<!DOCTYPE html>
<!-- saved from url=(0089)https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/ -->
<html lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="profile" href="http://gmpg.org/xfn/11">
<link rel="pingback" href="https://mhaseebmlk.wordpress.com/xmlrpc.php">

<title>MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb</title>
<link rel="dns-prefetch" href="https://s2.wp.com/">
<link rel="dns-prefetch" href="https://s1.wp.com/">
<link rel="dns-prefetch" href="https://s0.wp.com/">
<link rel="dns-prefetch" href="https://fonts.googleapis.com/">
<link rel="dns-prefetch" href="https://s.pubmine.com/">
<link rel="dns-prefetch" href="https://x.bidswitch.net/">
<link rel="dns-prefetch" href="https://static.criteo.net/">
<link rel="dns-prefetch" href="https://ib.adnxs.com/">
<link rel="dns-prefetch" href="https://aax.amazon-adsystem.com/">
<link rel="dns-prefetch" href="https://bidder.criteo.com/">
<link rel="dns-prefetch" href="https://cas.criteo.com/">
<link rel="dns-prefetch" href="https://gum.criteo.com/">
<link rel="dns-prefetch" href="https://ads.pubmatic.com/">
<link rel="dns-prefetch" href="https://gads.pubmatic.com/">
<link rel="dns-prefetch" href="https://tpc.googlesyndication.com/">
<link rel="dns-prefetch" href="https://ad.doubleclick.net/">
<link rel="dns-prefetch" href="https://googleads.g.doubleclick.net/">
<link rel="dns-prefetch" href="https://www.googletagservices.com/">
<link rel="dns-prefetch" href="https://cdn.switchadhub.com/">
<link rel="dns-prefetch" href="https://delivery.g.switchadhub.com/">
<link rel="dns-prefetch" href="https://delivery.swid.switchadhub.com/">
<link rel="alternate" type="application/rss+xml" title="Mohammad Haseeb » Feed" href="https://mhaseebmlk.wordpress.com/feed/">
<link rel="alternate" type="application/rss+xml" title="Mohammad Haseeb » Comments Feed" href="https://mhaseebmlk.wordpress.com/comments/feed/">
	<script type="text/javascript">
		/* <![CDATA[ */
		function addLoadEvent(func) {
			var oldonload = window.onload;
			if (typeof window.onload != 'function') {
				window.onload = func;
			} else {
				window.onload = function () {
					oldonload();
					func();
				}
			}
		}
		/* ]]> */
	</script>
			<script type="text/javascript">
			window._wpemojiSettings = {"baseUrl":"https:\/\/s0.wp.com\/wp-content\/mu-plugins\/wpcom-smileys\/twemoji\/2\/72x72\/","ext":".png","svgUrl":"https:\/\/s0.wp.com\/wp-content\/mu-plugins\/wpcom-smileys\/twemoji\/2\/svg\/","svgExt":".svg","source":{"concatemoji":"https:\/\/s2.wp.com\/wp-includes\/js\/wp-emoji-release.min.js?m=1516999477h&ver=4.9.7-alpha-43298"}};
			!function(a,b,c){function d(a,b){var c=String.fromCharCode;l.clearRect(0,0,k.width,k.height),l.fillText(c.apply(this,a),0,0);var d=k.toDataURL();l.clearRect(0,0,k.width,k.height),l.fillText(c.apply(this,b),0,0);var e=k.toDataURL();return d===e}function e(a){var b;if(!l||!l.fillText)return!1;switch(l.textBaseline="top",l.font="600 32px Arial",a){case"flag":return!(b=d([55356,56826,55356,56819],[55356,56826,8203,55356,56819]))&&(b=d([55356,57332,56128,56423,56128,56418,56128,56421,56128,56430,56128,56423,56128,56447],[55356,57332,8203,56128,56423,8203,56128,56418,8203,56128,56421,8203,56128,56430,8203,56128,56423,8203,56128,56447]),!b);case"emoji":return b=d([55357,56692,8205,9792,65039],[55357,56692,8203,9792,65039]),!b}return!1}function f(a){var c=b.createElement("script");c.src=a,c.defer=c.type="text/javascript",b.getElementsByTagName("head")[0].appendChild(c)}var g,h,i,j,k=b.createElement("canvas"),l=k.getContext&&k.getContext("2d");for(j=Array("flag","emoji"),c.supports={everything:!0,everythingExceptFlag:!0},i=0;i<j.length;i++)c.supports[j[i]]=e(j[i]),c.supports.everything=c.supports.everything&&c.supports[j[i]],"flag"!==j[i]&&(c.supports.everythingExceptFlag=c.supports.everythingExceptFlag&&c.supports[j[i]]);c.supports.everythingExceptFlag=c.supports.everythingExceptFlag&&!c.supports.flag,c.DOMReady=!1,c.readyCallback=function(){c.DOMReady=!0},c.supports.everything||(h=function(){c.readyCallback()},b.addEventListener?(b.addEventListener("DOMContentLoaded",h,!1),a.addEventListener("load",h,!1)):(a.attachEvent("onload",h),b.attachEvent("onreadystatechange",function(){"complete"===b.readyState&&c.readyCallback()})),g=c.source||{},g.concatemoji?f(g.concatemoji):g.wpemoji&&g.twemoji&&(f(g.twemoji),f(g.wpemoji)))}(window,document,window._wpemojiSettings);
		</script><script src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/wp-emoji-release.min.js.download" type="text/javascript" defer=""></script>
		<style type="text/css">
img.wp-smiley,
img.emoji {
	display: inline !important;
	border: none !important;
	box-shadow: none !important;
	height: 1em !important;
	width: 1em !important;
	margin: 0 .07em !important;
	vertical-align: -0.1em !important;
	background: none !important;
	padding: 0 !important;
}
</style>
<link rel="stylesheet" id="all-css-0-1" href="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/saved_resource" type="text/css" media="all">
<link rel="stylesheet" id="snaps-lato-css" href="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/css" type="text/css" media="all">
<link rel="stylesheet" id="all-css-2-1" href="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/saved_resource(1)" type="text/css" media="all">
<link rel="stylesheet" id="print-css-3-1" href="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/global-print.css" type="text/css" media="print">
<link rel="stylesheet" id="all-css-4-1" href="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/saved_resource(2)" type="text/css" media="all">
<script type="text/javascript" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/saved_resource(3)"></script>
<link rel="EditURI" type="application/rsd+xml" title="RSD" href="https://mhaseebmlk.wordpress.com/xmlrpc.php?rsd">
<link rel="wlwmanifest" type="application/wlwmanifest+xml" href="https://s1.wp.com/wp-includes/wlwmanifest.xml"> 
<link rel="prev" title="National Engineering Robotics Competition 2015" href="https://mhaseebmlk.wordpress.com/portfolio/national-engineering-robotics-competition-2015/">
<link rel="next" title="Reversi/Othello Game" href="https://mhaseebmlk.wordpress.com/portfolio/reversi-game/">
<meta name="generator" content="WordPress.com">
<link rel="canonical" href="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/">
<link rel="shortlink" href="https://wp.me/p6viKC-3K">
<link rel="alternate" type="application/json+oembed" href="https://public-api.wordpress.com/oembed/?format=json&amp;url=https%3A%2F%2Fmhaseebmlk.wordpress.com%2Fportfolio%2Fmips-32-bit-single-cycle-processor-simulation%2F&amp;for=wpcom-auto-discovery"><link rel="alternate" type="application/xml+oembed" href="https://public-api.wordpress.com/oembed/?format=xml&amp;url=https%3A%2F%2Fmhaseebmlk.wordpress.com%2Fportfolio%2Fmips-32-bit-single-cycle-processor-simulation%2F&amp;for=wpcom-auto-discovery">
<!-- Jetpack Open Graph Tags -->
<meta property="og:type" content="article">
<meta property="og:title" content="MIPS 32-bit Single Cycle Processor Simulation">
<meta property="og:url" content="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/">
<meta property="og:description" content="This was our end of course project for Computer Organization and Assembly Language. The objective was to simulate the original MIPS 32-bit processor: its working and a subset of the original instru…">
<meta property="article:published_time" content="2016-01-21T13:22:15+00:00">
<meta property="article:modified_time" content="2016-11-20T07:56:26+00:00">
<meta property="og:site_name" content="Mohammad Haseeb">
<meta property="og:image" content="https://mhaseebmlk.files.wordpress.com/2016/01/processor-parent-sheet.png">
<meta property="og:image:width" content="1075">
<meta property="og:image:height" content="575">
<meta property="og:locale" content="en_US">
<meta name="twitter:site" content="@wordpressdotcom">
<meta name="twitter:text:title" content="MIPS 32-bit Single Cycle Processor Simulation">
<meta name="twitter:image" content="https://mhaseebmlk.files.wordpress.com/2016/01/processor-parent-sheet.png?w=640">
<meta name="twitter:card" content="summary_large_image">
<meta property="fb:app_id" content="249643311490">
<meta property="article:publisher" content="https://www.facebook.com/WordPresscom">

<!-- End Jetpack Open Graph Tags -->
<link rel="shortcut icon" type="image/x-icon" href="https://s1.wp.com/i/favicon.ico" sizes="16x16 24x24 32x32 48x48">
<link rel="icon" type="image/x-icon" href="https://s1.wp.com/i/favicon.ico" sizes="16x16 24x24 32x32 48x48">
<link rel="apple-touch-icon-precomposed" href="https://s2.wp.com/i/webclip.png">
<link rel="openid.server" href="https://mhaseebmlk.wordpress.com/?openidserver=1">
<link rel="openid.delegate" href="https://mhaseebmlk.wordpress.com/">
<link rel="search" type="application/opensearchdescription+xml" href="https://mhaseebmlk.wordpress.com/osd.xml" title="Mohammad Haseeb">
<link rel="search" type="application/opensearchdescription+xml" href="https://s1.wp.com/opensearch.xml" title="WordPress.com">
		<style type="text/css">
			.recentcomments a {
				display: inline !important;
				padding: 0 !important;
				margin: 0 !important;
			}

			table.recentcommentsavatartop img.avatar, table.recentcommentsavatarend img.avatar {
				border: 0px;
				margin: 0;
			}

			table.recentcommentsavatartop a, table.recentcommentsavatarend a {
				border: 0px !important;
				background-color: transparent !important;
			}

			td.recentcommentsavatarend, td.recentcommentsavatartop {
				padding: 0px 0px 1px 0px;
				margin: 0px;
			}

			td.recentcommentstextend {
				border: none !important;
				padding: 0px 0px 2px 10px;
			}

			.rtl td.recentcommentstextend {
				padding: 0px 10px 2px 0px;
			}

			td.recentcommentstexttop {
				border: none;
				padding: 0px 0px 0px 10px;
			}

			.rtl td.recentcommentstexttop {
				padding: 0px 10px 0px 0px;
			}
		</style>
		<meta name="application-name" content="Mohammad Haseeb"><meta name="msapplication-window" content="width=device-width;height=device-height"><meta name="msapplication-tooltip" content="Student, dreamer, geek, footballer"><meta name="msapplication-task" content="name=Subscribe;action-uri=https://mhaseebmlk.wordpress.com/feed/;icon-uri=https://s1.wp.com/i/favicon.ico"><meta name="msapplication-task" content="name=Sign up for a free blog;action-uri=http://wordpress.com/signup/;icon-uri=https://s1.wp.com/i/favicon.ico"><meta name="msapplication-task" content="name=WordPress.com Support;action-uri=http://support.wordpress.com/;icon-uri=https://s1.wp.com/i/favicon.ico"><meta name="msapplication-task" content="name=WordPress.com Forums;action-uri=http://forums.wordpress.com/;icon-uri=https://s1.wp.com/i/favicon.ico"><meta name="description" content="This was our end of course project for Computer Organization and Assembly Language. The objective was to simulate the original MIPS 32-bit processor: its working and a subset of the original instruction set of MIPS. Specifically, our simulation was capable of running R-type (e.g. ADD, SUB, AND), I-type (e.g. ADDI, SUBI, SW, LW), BEQ (branch if…">
		<script type="text/javascript">
		var __ATA_PP = { pt: 1, ht: 0, tn: 'snaps', amp: false, siteid: 8982, consent: 0 };
		var __ATA = __ATA || {};
		__ATA.cmd = __ATA.cmd || [];
		__ATA.criteo = __ATA.criteo || {};
		__ATA.criteo.cmd = __ATA.criteo.cmd || [];
		</script>
		<script type="text/javascript" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/head.js.download" async=""></script><style type="text/css" id="syntaxhighlighteranchor"></style>
<script type="text/javascript">
	window.google_analytics_uacct = "UA-52447-2";
</script>

<script type="text/javascript">
	var _gaq = _gaq || [];
	_gaq.push(['_setAccount', 'UA-52447-2']);
	_gaq.push(['_setDomainName', 'wordpress.com']);
	_gaq.push(['_initData']);
	_gaq.push(['_trackPageview']);

	(function() {
		var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
		ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
		(document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(ga);
	})();
</script><script type="text/javascript" async="" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/ga.js.download"></script>
<style type="text/css"></style><link rel="stylesheet" type="text/css" id="gravatar-card-css" href="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/hovercard.css"><link rel="stylesheet" type="text/css" id="gravatar-card-services-css" href="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/services.css"><script type="text/javascript" async="" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/saved_resource(4)"></script><script type="text/javascript" async="" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/saved_resource(5)"></script></head>

<body class="jetpack-portfolio-template-default single single-jetpack-portfolio postid-232 single-format-standard custom-background mp6 customizer-styles-applied highlander-enabled highlander-light">
<div id="page" class="hfeed site">
		
	<header id="masthead" class="site-header" role="banner" style="background-image: url(https://mhaseebmlk.files.wordpress.com/2015/07/meteor-shower-header.jpg);">

				<div class="site-text-contain" style="height:500px;">

			<div class="site-text">
				
									<p class="site-title"><a href="https://mhaseebmlk.wordpress.com/" title="Mohammad Haseeb" rel="home">Mohammad Haseeb</a></p>
								<p class="site-description">Student, dreamer, geek, footballer</p>
			</div>

		</div>

		<nav id="anchor" role="navigation" class="site-navigation main-navigation">
			<button class="menu-toggle">Menu</button>
			<a class="assistive-text skip-link" href="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/#content" title="Skip to content">Skip to content</a>
			<div class="menu-primary-menu-container"><ul id="menu-primary-menu" class="menu"><li id="menu-item-31" class="menu-item menu-item-type-post_type menu-item-object-page menu-item-home menu-item-31"><a href="https://mhaseebmlk.wordpress.com/">About Me</a></li>
<li id="menu-item-32" class="menu-item menu-item-type-post_type menu-item-object-page current-menu-ancestor current-menu-parent current_page_parent current_page_ancestor menu-item-has-children menu-item-32"><a href="https://mhaseebmlk.wordpress.com/portfolio-2/">Portfolio</a>
<ul class="sub-menu">
	<li id="menu-item-351" class="menu-item menu-item-type-post_type menu-item-object-jetpack-portfolio menu-item-351"><a href="https://mhaseebmlk.wordpress.com/portfolio/secure-cloud-storage/">Secure Cloud Storage</a></li>
	<li id="menu-item-336" class="menu-item menu-item-type-post_type menu-item-object-jetpack-portfolio menu-item-336"><a href="https://mhaseebmlk.wordpress.com/portfolio/reversi-game/">Reversi/Othello Game</a></li>
	<li id="menu-item-237" class="menu-item menu-item-type-post_type menu-item-object-jetpack-portfolio current-menu-item menu-item-237"><a href="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/">MIPS 32-bit Single Cycle Processor</a></li>
	<li id="menu-item-223" class="menu-item menu-item-type-post_type menu-item-object-jetpack-portfolio menu-item-223"><a href="https://mhaseebmlk.wordpress.com/portfolio/national-engineering-robotics-competition-2015/">NERC 2015</a></li>
	<li id="menu-item-196" class="menu-item menu-item-type-post_type menu-item-object-jetpack-portfolio menu-item-196"><a href="https://mhaseebmlk.wordpress.com/portfolio/black-holes-a-brief-overview-and-their-phenomena/">Black Holes</a></li>
	<li id="menu-item-62" class="menu-item menu-item-type-post_type menu-item-object-jetpack-portfolio menu-item-62"><a href="https://mhaseebmlk.wordpress.com/portfolio/rahnuma-hypergraph-based-tool-for-analysis-and-comparison-of-metabolic-pathways/">Rahnuma</a></li>
	<li id="menu-item-59" class="menu-item menu-item-type-post_type menu-item-object-jetpack-portfolio menu-item-59"><a href="https://mhaseebmlk.wordpress.com/portfolio/robo-dog-the-robotic-watchdog/">Robo Dog</a></li>
</ul>
</li>
<li id="menu-item-33" class="menu-item menu-item-type-post_type menu-item-object-page menu-item-33"><a href="https://mhaseebmlk.wordpress.com/resume/">Résumé</a></li>
<li id="menu-item-34" class="menu-item menu-item-type-post_type menu-item-object-page menu-item-34"><a href="https://mhaseebmlk.wordpress.com/contact-me/">Contact Me</a></li>
</ul></div>			<div class="menu-social-links"><ul id="menu-social-links-menu" class="menu"><li id="menu-item-120" class="menu-item menu-item-type-custom menu-item-object-custom menu-item-120"><a target="_blank" href="https://www.facebook.com/mhaseebmlk">Facebook</a></li>
<li id="menu-item-121" class="menu-item menu-item-type-custom menu-item-object-custom menu-item-121"><a target="_blank" href="https://twitter.com/mhaseebmlk">Twitter</a></li>
<li id="menu-item-122" class="menu-item menu-item-type-custom menu-item-object-custom menu-item-122"><a target="_blank" href="https://instagram.com/mhaseebmlk/">Instagram</a></li>
</ul></div>		</nav><!-- .site-navigation .main-navigation -->

	</header><!-- #masthead .site-header -->

	<div id="main" class="site-main">

	<div id="primary" class="content-area">
		<div id="content" class="site-content clearfix" role="main">

		
			
<article id="post-232" class="post-232 jetpack-portfolio type-jetpack-portfolio status-publish format-standard has-post-thumbnail hentry jetpack-portfolio-type-projects-i-have-worked-on jetpack-portfolio-tag-32-bit jetpack-portfolio-tag-assembly-language jetpack-portfolio-tag-computer-organization jetpack-portfolio-tag-mips jetpack-portfolio-tag-processor jetpack-portfolio-tag-simulation clearfix">

	<header class="entry-header"><h1 class="entry-title">MIPS 32-bit Single Cycle Processor&nbsp;Simulation</h1></header>
	<div class="entry-content">
		<div class="entry-content-wrap">
			<p>This was our end of course project for Computer Organization and Assembly Language. The objective was to simulate the original MIPS 32-bit processor: its working and&nbsp;a subset of the original instruction set of MIPS. Specifically, our simulation was capable of running R-type (e.g. ADD, SUB, AND), I-type (e.g. ADDI, SUBI, SW, LW), BEQ (branch if equal) and JUMP instructions. Note that BEQ is also an I-type instruction but is special since it requires extra hardware to implement.</p>
<p>My team-mate in this project was Anam Tahir. Both of us worked extremely hard on solving the little problems we faced during this project. The completion of this project has much to do with Anam’s input and deliberation.</p>
<p>The project was done using the software Proteus 7. I will be providing brief insights and overviews into the individual components that made up the eventual processor, for example, the 32 bit registers, the register file, MUXs, Data Memory etc. along with the screen shots from our simulation. The labelling of wires and busses was of supreme importance as that enabled the software to understand which wires and busses are being passed to which circuits/IC’s. One theme that the avid reader will notice throughout the discussion is&nbsp;connecting together smaller blocks/ICs to get the desired functionality. For example,&nbsp;connecting together the builtin 8-bit IC’s in such a way to achieve a 32-bit register required for the project.</p>
<p>To begin with, below is a schematic of the MIPS Single Cycle Processor that supports R-type, I-type and BEQ instructions. We followed this diagram closely throughout the project.</p>
<figure data-shortcode="caption" id="attachment_233" style="width: 805px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/f0519.gif" target="_blank" rel="attachment wp-att-233"><img data-attachment-id="233" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/f0519/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/f0519.gif?w=1075" data-orig-size="805,463" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="MIPS Processor" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/f0519.gif?w=1075?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/f0519.gif?w=1075?w=805" class="wp-image-233 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/f0519.gif" alt="Schematic of MIPS Processor with Branching Capabilities"></a><figcaption class="wp-caption-text">Figure 1: Schematic of MIPS Processor with Branching Capabilities</figcaption></figure>
<p><span style="text-decoration:underline;"><strong>32-Bit Register</strong></span></p>
<p>Following&nbsp;is what our 32-bit registers looked like.</p>
<figure data-shortcode="caption" id="attachment_244" style="width: 1366px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/register-close-up.png" target="_blank" rel="attachment wp-att-244"><img data-attachment-id="244" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/register-close-up/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/register-close-up.png?w=1075" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Register Close up" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/register-close-up.png?w=1075?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/register-close-up.png?w=1075?w=1024" class="wp-image-244 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/register-close-up.png" alt="Register Close up" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/register-close-up.png?w=1075 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/register-close-up.png?w=150 150w, https://mhaseebmlk.files.wordpress.com/2016/01/register-close-up.png?w=300 300w, https://mhaseebmlk.files.wordpress.com/2016/01/register-close-up.png?w=768 768w, https://mhaseebmlk.files.wordpress.com/2016/01/register-close-up.png?w=1024 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/register-close-up.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Copies of 32-bit registers</figcaption></figure>
<p>As can be seen, each a clock (clk0) is passed to the register along with the 32-bit data (d[0..31]). It is important to note that the data is written to the registers on the falling edge of the clock. To ensure this, we simply inverted the original clock of the processor, as can be seen in the parent sheet image towards the end.</p>
<p>We now dive into one of these registers.</p>
<figure data-shortcode="caption" id="attachment_245" style="width: 1366px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-register-inside.png" target="_blank" rel="attachment wp-att-245"><img data-attachment-id="245" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/32-bit-register-inside/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-register-inside.png?w=1075" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="32 bit Register Inside" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-register-inside.png?w=1075?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-register-inside.png?w=1075?w=1024" class="wp-image-245 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/32-bit-register-inside.png" alt="32 bit Register Inside" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-register-inside.png?w=1075 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-register-inside.png?w=150 150w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-register-inside.png?w=300 300w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-register-inside.png?w=768 768w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-register-inside.png?w=1024 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-register-inside.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">The sub-circuit of one of the 32-bit registers</figcaption></figure>
<p>We used the built in 74273 IC which is an Octal D-type Flip Flop with Clear. In other words, the software provided us with an 8 bit register and we combined four of these to get a 32 bit register. The&nbsp;clocks were all made common and connected to the CLK pin, whereas the CLEAR pin (MR) was deliberately kept HIGH so as it give the IC a logical 0 since the CLEAR pin is an active LOW.</p>
<p>The output of the registers was given into&nbsp;Octal 3-State&nbsp;Buffer ICs for the sole reason of keeping the data bits consistent and&nbsp;avoiding a logic contention error due to the bits getting mixed up on the busses.</p>
<p><span style="text-decoration:underline;"><strong>32-Bit Register File</strong></span></p>
<p>The register file was perhaps one of the most challenging aspects of this projects, so much so that we had to implement this thrice before we finally got it to work fine on the fourth attempt. The register file consisted of various sub-circuits such as the 5-32 Decoder, the 32-AND Gate sub-circuit and the 32 32-1 MUX. We made all these circuits from scratch, using the smaller IC’s provided, of course.</p>
<p>This is what the register file looked from the outside (the circuit named “FINAL”).</p>
<figure data-shortcode="caption" id="attachment_250" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/register-file-parent-sheet.png" target="_blank" rel="attachment wp-att-250"><img data-attachment-id="250" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/register-file-parent-sheet/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/register-file-parent-sheet.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Register File Parent Sheet" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/register-file-parent-sheet.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/register-file-parent-sheet.png?w=1075&amp;h=604?w=1024" class="wp-image-250 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/register-file-parent-sheet.png" alt="The register file" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/register-file-parent-sheet.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/register-file-parent-sheet.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/register-file-parent-sheet.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/register-file-parent-sheet.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/register-file-parent-sheet.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/register-file-parent-sheet.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">The register file</figcaption></figure>
<p>Notice the presence of the NOT gate numbered U812? This is the not-ed clock that I talked about earlier. This makes sure that data is written to the register file only on the falling edge of the clock pulse. The&nbsp;<em>ReadWrite&nbsp;</em>control input comes from the Control Unit, which decides on whether to give a logic HIGH or a logic LOW, depending on the instruction to be carried out. More on the control unit later.</p>
<p>The&nbsp;<em>RS0-RS4</em> are the 5 bits that decide the source register for the instructions. For example, the instruction ADD R3,R4,R16 adds the contents of the registers 4 and 16 and stores the result in register 3. In this case, the source register is register 4. Moreover, this is a R-type instruction and so, the&nbsp;<em>Rt/Rd MUX&nbsp;</em>will select the register number 3 (for the destination register).</p>
<p>We now go into the register file.</p>
<figure data-shortcode="caption" id="attachment_253" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/register-file-child-sheet-1.png" target="_blank" rel="attachment wp-att-253"><img data-attachment-id="253" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/register-file-child-sheet-1/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/register-file-child-sheet-1.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Register File Child Sheet 1" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/register-file-child-sheet-1.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/register-file-child-sheet-1.png?w=1075&amp;h=604?w=1024" class="wp-image-253 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/register-file-child-sheet-1.png" alt="The register file consists of various other components" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/register-file-child-sheet-1.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/register-file-child-sheet-1.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/register-file-child-sheet-1.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/register-file-child-sheet-1.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/register-file-child-sheet-1.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/register-file-child-sheet-1.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">The register file consists of various other components</figcaption></figure>
<p>To get a 32-bit processor, we needed 32 registers, each being 32-bit. I already discussed above how we made a 32-bit register. To make get 32 registers to work in sync was relatively easy as is shown below.</p>
<figure data-shortcode="caption" id="attachment_257" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/32-registers-regfile-child-sheet-2.png" target="_blank" rel="attachment wp-att-257"><img data-attachment-id="257" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/32-registers-regfile-child-sheet-2/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-registers-regfile-child-sheet-2.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="32 Registers (RegFile Child Sheet 2)" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-registers-regfile-child-sheet-2.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-registers-regfile-child-sheet-2.png?w=1075&amp;h=604?w=1024" class="wp-image-257 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/32-registers-regfile-child-sheet-2.png" alt="The 32 32-bit registers together" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/32-registers-regfile-child-sheet-2.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/32-registers-regfile-child-sheet-2.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/32-registers-regfile-child-sheet-2.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/32-registers-regfile-child-sheet-2.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/32-registers-regfile-child-sheet-2.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/32-registers-regfile-child-sheet-2.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">The 32 32-bit registers together</figcaption></figure>
<p>The only difference in all of the 32 registers above is that each one receives a different clock signal that decides which register’s content is changed. This clock comes through a series of steps as discussed below.</p>
<p><span style="text-decoration:underline;">5-32 Decoder</span></p>
<p>A 5-32 line decoder is needed for the translation of the 5 bit binary to the corresponding decimal number which represents either the register to be written or the register to read from, depending on the instruction. For example, given the 5-bit binary number 11001 to the 5-32 decoder, all output lines would give a logic 0 except for line 25 because 11001 corresponds to the decimal number 25.</p>
<p>Why is this important? Remember that the data inside our registers is always available for reading and writing.&nbsp;To ensure that in one instruction, only the registers we want to manipulate are changed an there is no effect on the contents of the others, we provide a certain address the&nbsp;<em>RS0-RS4&nbsp;</em>lines (in our case the number 11001) which gives a logic HIGH to the&nbsp;<em>32-AND Gates</em> circuit. The write signal is AND-ed with the falling-edge clock such that when both signals are HIGH, the HIGH output signal is AND-ed with the outputs of the 5-32 line decoder. Now, only the 25th line would be HIGH as both the output from the decoder is a HIGH and the output of the AND gate labelled U513:A is HIGH. This would&nbsp;serve as the clock for the 25th register and the data would be written only on that register. All other registers would see a logic LOW for their clock since the LOW from the decoder’s output AND-ed with the HIGH of the other AND gate would yield a LOW, thus preventing the contents of all the other register.&nbsp;As you can see, the decoder, like all other components is extremely important.</p>
<p>The decoder was made by connecting together four&nbsp;3-to-8 line decoders (74HC138) and their outputs inverted since the output of this IC is an active LOW.</p>
<figure data-shortcode="caption" id="attachment_256" style="width: 1366px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/5-32-decoder-inside.png" target="_blank" rel="attachment wp-att-256"><img data-attachment-id="256" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/5-32-decoder-inside/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/5-32-decoder-inside.png?w=1075" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="5-32 Decoder Inside" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/5-32-decoder-inside.png?w=1075?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/5-32-decoder-inside.png?w=1075?w=1024" class="wp-image-256 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/5-32-decoder-inside.png" alt="Inside the 5-32 decoder" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/5-32-decoder-inside.png?w=1075 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/5-32-decoder-inside.png?w=150 150w, https://mhaseebmlk.files.wordpress.com/2016/01/5-32-decoder-inside.png?w=300 300w, https://mhaseebmlk.files.wordpress.com/2016/01/5-32-decoder-inside.png?w=768 768w, https://mhaseebmlk.files.wordpress.com/2016/01/5-32-decoder-inside.png?w=1024 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/5-32-decoder-inside.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Inside the 5-32 decoder</figcaption></figure>
<p><span style="text-decoration:underline;">32-AND Gates</span></p>
<figure data-shortcode="caption" id="attachment_259" style="width: 1366px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/32-and-gates-inside.png" target="_blank" rel="attachment wp-att-259"><img data-attachment-id="259" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/32-and-gates-inside/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-and-gates-inside.png?w=1075" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="32 AND Gates Inside" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-and-gates-inside.png?w=1075?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-and-gates-inside.png?w=1075?w=1024" class="wp-image-259 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/32-and-gates-inside.png" alt="Inside of the 32 AND gate circuit" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/32-and-gates-inside.png?w=1075 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/32-and-gates-inside.png?w=150 150w, https://mhaseebmlk.files.wordpress.com/2016/01/32-and-gates-inside.png?w=300 300w, https://mhaseebmlk.files.wordpress.com/2016/01/32-and-gates-inside.png?w=768 768w, https://mhaseebmlk.files.wordpress.com/2016/01/32-and-gates-inside.png?w=1024 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/32-and-gates-inside.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Inside of the 32 AND gate circuit</figcaption></figure>
<p>The circuitry of this component was rather simple. The outputs of the 5-32 decoder were the inputs to this circuit along with the main clock, and all the decoder’s outputs were AND-ed together with this clock and consequently outputted too as can be seen above.</p>
<p><span style="text-decoration:underline;">32 32-1 MUX</span></p>
<figure data-shortcode="caption" id="attachment_261" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/a-32-32-1-mux.png" target="_blank" rel="attachment wp-att-261"><img data-attachment-id="261" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/a-32-32-1-mux/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/a-32-32-1-mux.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="A 32 32-1 MUX" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/a-32-32-1-mux.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/a-32-32-1-mux.png?w=1075&amp;h=604?w=1024" class="wp-image-261 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/a-32-32-1-mux.png" alt="A 32 32-1 MUX" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/a-32-32-1-mux.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/a-32-32-1-mux.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/a-32-32-1-mux.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/a-32-32-1-mux.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/a-32-32-1-mux.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/a-32-32-1-mux.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">A 32 32-1 MUX</figcaption></figure>
<p>In order to decide which of the 32 register’s data is to be outputted from the register file, we needed a 32-1 MUX as there are 32 registers and we needed to select exactly one register. Not so simple. This would be simple if all the registers were just 1 bit, however, our registers are of 32 bits – hence the need for a 32 32-2 MUX.&nbsp;Have a look at the screen shot below to help all that sink in.</p>
<figure data-shortcode="caption" id="attachment_262" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/32-32-1-muxs.png" target="_blank" rel="attachment wp-att-262"><img data-attachment-id="262" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/32-32-1-muxs/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-32-1-muxs.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="32 32-1 MUXs" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-32-1-muxs.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-32-1-muxs.png?w=1075&amp;h=604?w=1024" class="wp-image-262 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/32-32-1-muxs.png" alt="32 32-1 MUXs" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/32-32-1-muxs.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/32-32-1-muxs.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/32-32-1-muxs.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/32-32-1-muxs.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/32-32-1-muxs.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/32-32-1-muxs.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">32 32-1 MUXs</figcaption></figure>
<p>This screenshot shows 32 32-1 MUXs which form the sub-circuit for one big 32-bit 32-1 MUX. Essentially, the select lines are the same for all the 32 MUXs and so each of the MUX above selects exactly one bit from the desired register and outputs that bit onto the output bus. Combining all of the 32 bits, we get the desired 32-bit data from the desired register amongst all the 32 registers.</p>
<figure data-shortcode="caption" id="attachment_263" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-closeup.png" target="_blank" rel="attachment wp-att-263"><img data-attachment-id="263" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/32-1-mux-closeup/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-closeup.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="32-1 MUX Closeup" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-closeup.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-closeup.png?w=1075&amp;h=604?w=1024" class="wp-image-263 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/32-1-mux-closeup.png" alt="A closeup of the MUX that selects the 0th-bit from the 32 registers" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-closeup.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-closeup.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-closeup.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-closeup.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-closeup.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-closeup.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">A closeup of the MUX that selects the 0th-bit from the 32 registers</figcaption></figure>
<p>Another hurdle was that the software did not have a built in 32-1 MUX IC. We got around this problem by concatenating two 74150 16-1 ICs in such a manner that we got one 32-1 IC. This is shown below.</p>
<figure data-shortcode="caption" id="attachment_264" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-inside.png" target="_blank" rel="attachment wp-att-264"><img data-attachment-id="264" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/32-1-mux-inside/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-inside.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="32-1 MUX Inside" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-inside.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-inside.png?w=1075&amp;h=604?w=1024" class="wp-image-264 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/32-1-mux-inside.png" alt="Concatenating two 16-1 MUX&#39;s to form one 32-1 MUX" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-inside.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-inside.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-inside.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-inside.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-inside.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/32-1-mux-inside.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Concatenating two 16-1 MUX’s to form one 32-1 MUX</figcaption></figure>
<p><span style="text-decoration:underline;"><strong>Program Counter (PC)</strong></span></p>
<figure data-shortcode="caption" id="attachment_266" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/program-counter-parent-sheet.png" target="_blank" rel="attachment wp-att-266"><img data-attachment-id="266" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/program-counter-parent-sheet/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/program-counter-parent-sheet.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Program Counter Parent Sheet" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/program-counter-parent-sheet.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/program-counter-parent-sheet.png?w=1075&amp;h=604?w=1024" class="wp-image-266 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/program-counter-parent-sheet.png" alt="Our Program Counter (PC)" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/program-counter-parent-sheet.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/program-counter-parent-sheet.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/program-counter-parent-sheet.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/program-counter-parent-sheet.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/program-counter-parent-sheet.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/program-counter-parent-sheet.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Our Program Counter (PC)</figcaption></figure>
<p>A program counter is needed to store the address of the next instruction to be carried out by the processor. This is simply a register that stores addresses (of a ROM in our case). As you can &nbsp;well imagine, the implementation of the PC is simple. All we needed was one of the registers that we already made.</p>
<figure data-shortcode="caption" id="attachment_267" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/inside-of-pc.png" target="_blank" rel="attachment wp-att-267"><img data-attachment-id="267" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/inside-of-pc/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/inside-of-pc.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Inside of PC" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/inside-of-pc.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/inside-of-pc.png?w=1075&amp;h=604?w=1024" class="wp-image-267 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/inside-of-pc.png" alt="Inside of the Program Counter" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/inside-of-pc.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/inside-of-pc.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/inside-of-pc.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/inside-of-pc.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/inside-of-pc.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/inside-of-pc.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Inside the Program Counter</figcaption></figure>
<p><span style="text-decoration:underline;"><strong>32-Bit Adder</strong></span></p>
<figure data-shortcode="caption" id="attachment_269" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-adder-parent-sheet.png" target="_blank" rel="attachment wp-att-269"><img data-attachment-id="269" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/32-bit-adder-parent-sheet/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-adder-parent-sheet.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="32 bit Adder Parent Sheet" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-adder-parent-sheet.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-adder-parent-sheet.png?w=1075&amp;h=604?w=1024" class="wp-image-269 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/32-bit-adder-parent-sheet.png" alt="Our 32-bit adder" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-adder-parent-sheet.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-adder-parent-sheet.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-adder-parent-sheet.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-adder-parent-sheet.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-adder-parent-sheet.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-adder-parent-sheet.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Our 32-bit adder</figcaption></figure>
<p>In a real MIPS processor, to&nbsp;keep the program counter pointing to the address of the next instruction in memory, a special adder is needed who’s job is to only add 4 to the current address. Why 4? Because 4B = 32 bits. That is, every instruction is 4B away in memory. However, since we are using the built in ROM IC, instead of adding a 4, we add 1 because the next instruction to be executed is at the next location of the ROM, which is precisely 1 address away.</p>
<figure data-shortcode="caption" id="attachment_270" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/inside-32-bit-adder.png" target="_blank" rel="attachment wp-att-270"><img data-attachment-id="270" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/inside-32-bit-adder/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/inside-32-bit-adder.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Inside 32 bit Adder" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/inside-32-bit-adder.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/inside-32-bit-adder.png?w=1075&amp;h=604?w=1024" class="wp-image-270 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/inside-32-bit-adder.png" alt="Inside the 32-bit adder" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/inside-32-bit-adder.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/inside-32-bit-adder.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/inside-32-bit-adder.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/inside-32-bit-adder.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/inside-32-bit-adder.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/inside-32-bit-adder.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Inside the 32-bit adder</figcaption></figure>
<p>This is why you see that we have given a constant 1 to smallest input of the adder IC 7483 and grounded the rest. This serves the purpose of adding a 1 instead of 4. And like always, we have concatenated smaller IC’s to from a big 32-bit IC.</p>
<p><span style="text-decoration:underline;"><strong>Instruction Memory</strong></span></p>
<figure data-shortcode="caption" id="attachment_272" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-parent-sheet.png" target="_blank" rel="attachment wp-att-272"><img data-attachment-id="272" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/instruction-memory-parent-sheet/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-parent-sheet.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Instruction Memory Parent Sheet" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-parent-sheet.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-parent-sheet.png?w=1075&amp;h=604?w=1024" class="wp-image-272 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/instruction-memory-parent-sheet.png" alt="The Instruction Memory" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-parent-sheet.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-parent-sheet.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-parent-sheet.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-parent-sheet.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-parent-sheet.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-parent-sheet.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">The Instruction Memory</figcaption></figure>
<p>The name says it all. The instruction memory stores the instructions to be executed. We implanted this using the built in ROM IC’s 27C512. Moreover, since our program size was not going to exceed 32 instructions, we made available only the first 5 lines of the ROM and so we got 32 memory spaces where we could burn our instructions.</p>
<figure data-shortcode="caption" id="attachment_273" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-inside.png" target="_blank" rel="attachment wp-att-273"><img data-attachment-id="273" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/instruction-memory-inside/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-inside.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Instruction Memory Inside" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-inside.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-inside.png?w=1075&amp;h=604?w=1024" class="wp-image-273 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/instruction-memory-inside.png" alt="Inside the Instruction Memory" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-inside.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-inside.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-inside.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-inside.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-inside.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/instruction-memory-inside.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Inside the Instruction Memory</figcaption></figure>
<p>Notice that each ROM’s output was 8-bits but our instruction is of 32-bits, therefore, concatenation comes to the rescue once again.</p>
<p><span style="text-decoration:underline;"><strong>Sign Extender</strong></span></p>
<figure data-shortcode="caption" id="attachment_276" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-parent-sheet.png" target="_blank" rel="attachment wp-att-276"><img data-attachment-id="276" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/sign-extender-parent-sheet/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-parent-sheet.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Sign Extender" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-parent-sheet.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-parent-sheet.png?w=1075&amp;h=604?w=1024" class="wp-image-276 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/sign-extender-parent-sheet.png" alt="Sign Extender" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-parent-sheet.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-parent-sheet.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-parent-sheet.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-parent-sheet.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-parent-sheet.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-parent-sheet.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Sign Extender</figcaption></figure>
<p>Sign extension is used mainly in I-type instructions. The “I” here stands for immediate. As an example, consider the instruction SUBI R10,R15,20. This instruction subtracts 20 from the contents of register 15 and stores the result in register 10. Remember that everything in computers is represented in binary. Binary representation of 20 is the number 10100 which is 5 bits long. However, as per the MIPS standards, the immediate field of an I-type instruction is 16 bits. How? Its simple. 5 bits are reserved for the source register representation. 5 bits for the destination register representation. The first 6 bits are reserved for the&nbsp;<em>opcode,&nbsp;</em>more on that later. That leaves 32-(5+5+6) = 16 bits for the immediate.</p>
<p>As we saw that 20 is represented in 5 bits but the immediate field is of 16 bits, there must be a way out. This is the use of sign extension. All there is to sign extension is that you take the most significant bit of the number (1 in the case of our example) and simply AND it with 1 to append &nbsp;11 more 1’s. Thus, we get the binary number 1111111111110100 after sign extension. Following is the schematic for the sign extension hardware.</p>
<figure data-shortcode="caption" id="attachment_275" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-inside.png" target="_blank" rel="attachment wp-att-275"><img data-attachment-id="275" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/sign-extender-inside/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-inside.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Sign Extender Inside" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-inside.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-inside.png?w=1075&amp;h=604?w=1024" class="wp-image-275 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/sign-extender-inside.png" alt="Inside the Sign Extender" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-inside.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-inside.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-inside.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-inside.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-inside.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/sign-extender-inside.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Inside the Sign Extender</figcaption></figure>
<p><span style="text-decoration:underline;"><strong>Rt/Rd MUX</strong></span></p>
<figure data-shortcode="caption" id="attachment_277" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux.png" rel="attachment wp-att-277"><img data-attachment-id="277" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/rd-or-rt-mux/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Rd or Rt MUX" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux.png?w=1075&amp;h=604?w=1024" class="size-full wp-image-277" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/rd-or-rt-mux.png" alt="Rd or Rt MUX" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Rd/Rt MUX</figcaption></figure>
<p>Depending on the&nbsp;<em>S0&nbsp;</em>(as shown on the highlighted circuit) signal generated by the control unit, which itself depends on the whether the instruction was R-type or I-type, this MUX select which MUX to write data to. If the instruction were an R-type instruction like ADD R3,R4,R16 then then &nbsp; &nbsp;the result of the addition would be stored in register 3 and the register 16’s binary address would be passed through the input terminals labelled&nbsp;<em>Rx0-Rx4</em> (never mind the reverse labelling of the <em>Select </em>and the&nbsp;<em>Rx&nbsp;</em>labels). In case of an I-type instruction like&nbsp;SUBI R10,R15,20, the MUX would select&nbsp;<em>Rt</em> which would now act as the destination register.</p>
<figure data-shortcode="caption" id="attachment_278" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux-inside.png" target="_blank" rel="attachment wp-att-278"><img data-attachment-id="278" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/rd-or-rt-mux-inside/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux-inside.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Rd or Rt MUX Inside" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux-inside.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux-inside.png?w=1075&amp;h=604?w=1024" class="wp-image-278 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/rd-or-rt-mux-inside.png" alt="Inside the Rd/Rt MUX" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux-inside.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux-inside.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux-inside.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux-inside.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux-inside.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/rd-or-rt-mux-inside.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Inside the Rd/Rt MUX</figcaption></figure>
<p>This MUX was made using the 74LS157 IC.</p>
<p><span style="text-decoration:underline;"><strong>Control Unit</strong></span></p>
<figure data-shortcode="caption" id="attachment_279" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/control-unit-parent-sheet.png" target="_blank" rel="attachment wp-att-279"><img data-attachment-id="279" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/control-unit-parent-sheet/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/control-unit-parent-sheet.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Control Unit Parent Sheet" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/control-unit-parent-sheet.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/control-unit-parent-sheet.png?w=1075&amp;h=604?w=1024" class="wp-image-279 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/control-unit-parent-sheet.png" alt="Control Unit" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/control-unit-parent-sheet.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/control-unit-parent-sheet.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/control-unit-parent-sheet.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/control-unit-parent-sheet.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/control-unit-parent-sheet.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/control-unit-parent-sheet.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Control Unit</figcaption></figure>
<p>As mentioned above, every MIPS instruction has an&nbsp;<em>opcode&nbsp;</em>associated with it. The opcode (short for “operation code”) has two functions.</p>
<ol>
<li>It determines whether the instruction is an R-type instruction or an I-type instruction</li>
</ol>
<p>This is done by simple checking if the first 6 bits of the instruction are all 0’s then it is an R-type instruction, else, it is an I-type instruction.</p>
<ol>
<li>If it is an I-type instruction, then every operation (ADDI, SUBI, etc.) is given a unique code.</li>
</ol>
<p>Depending on that code, the control bits are set for each of the hardwares involved in the execution of this instruction.</p>
<p>Moving on, the control unit was implemented using ROMS. The opcodes and control bits were burnt into the ROMS and as many outputs as needed were taken out of the ROM. Then, each output was sent to its corresponding hardware so as to automate the whole process once the simulation began.</p>
<figure data-shortcode="caption" id="attachment_280" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/inside-control-unit.png" target="_blank" rel="attachment wp-att-280"><img data-attachment-id="280" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/inside-control-unit/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/inside-control-unit.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Inside Control Unit" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/inside-control-unit.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/inside-control-unit.png?w=1075&amp;h=604?w=1024" class="wp-image-280 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/inside-control-unit.png" alt="Inside Control Unit" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/inside-control-unit.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/inside-control-unit.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/inside-control-unit.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/inside-control-unit.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/inside-control-unit.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/inside-control-unit.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Inside Control Unit</figcaption></figure>
<p><span style="text-decoration:underline;"><strong>Immediate/Rt</strong></span></p>
<figure data-shortcode="caption" id="attachment_281" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux.png" target="_blank" rel="attachment wp-att-281"><img data-attachment-id="281" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/immediate-or-rt-mux/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Immediate or Rt MUX" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux.png?w=1075&amp;h=604?w=1024" class="wp-image-281 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/immediate-or-rt-mux.png" alt="Immediate/Rt MUX" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Immediate/Rt MUX</figcaption></figure>
<p>I mentioned above that the sign extender is needed only for I-type instructions. Moreover, note that in the I-type instructions, the&nbsp;<em>Rt</em> output is not needed, that is the register where the results of the computation is to be written, not read. Therefore, we need to select between the sign extended immediate value (in case of I-type instruction) or the actual&nbsp;<em>Rt</em> value (in case of R-type instruction where the value of Rt is actually needed for the computation). The select bit is again decided by the control unit depending on which type of instruction is being executed.</p>
<p>The implementation of this MUX was simple and required the concatenation of the 74LS157 IC.</p>
<figure data-shortcode="caption" id="attachment_282" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux-inside.png" target="_blank" rel="attachment wp-att-282"><img data-attachment-id="282" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/immediate-or-rt-mux-inside/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux-inside.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Immediate or Rt MUX Inside" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux-inside.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux-inside.png?w=1075&amp;h=604?w=1024" class="wp-image-282 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/immediate-or-rt-mux-inside.png" alt="Inside the Immediate/Rt MUX" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux-inside.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux-inside.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux-inside.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux-inside.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux-inside.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/immediate-or-rt-mux-inside.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Inside the Immediate/Rt MUX</figcaption></figure>
<p><span style="text-decoration:underline;"><strong>ALU Control Unit</strong></span></p>
<p>The ALU needs to decide whether to add or subtract depending on the type of instruction and the operation that instruction is carrying out. Therefore, we also need a control unit for the ALU – a simple ROM that has burnt inside it the code and the corresponding arithmetic operation code. We decided on a custom code and control unit bits for our own ease.</p>
<p><span style="text-decoration:underline;"><strong>32-Bit ALU</strong></span></p>
<figure data-shortcode="caption" id="attachment_285" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-parent-sheet.png" target="_blank" rel="attachment wp-att-285"><img data-attachment-id="285" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/32-bit-alu-parent-sheet/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-parent-sheet.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="32 bit ALU Parent Sheet" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-parent-sheet.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-parent-sheet.png?w=1075&amp;h=604?w=1024" class="wp-image-285 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/32-bit-alu-parent-sheet.png" alt="The 32-bit ALU" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-parent-sheet.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-parent-sheet.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-parent-sheet.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-parent-sheet.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-parent-sheet.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-parent-sheet.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">The 32-bit ALU</figcaption></figure>
<p>The Arithmetic Logic Unit (ALU) is responsible for carrying out both the arithmetic (addition, subtraction) and the logical (AND, OR etc.) operations. Every operation is represented by a combination of bits&nbsp;<em>CN, M, S0-S3</em>. The current code of 101001 shown in the above screenshot represents addition. 32-bit data A is added into 32-bit data B and the output is in the C[0..31] bus.</p>
<figure data-shortcode="caption" id="attachment_286" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside.png" rel="attachment wp-att-286"><img data-attachment-id="286" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/32-bit-alu-inside/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="32 bit ALU Inside" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside.png?w=1075&amp;h=604?w=1024" class="size-full wp-image-286" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/32-bit-alu-inside.png" alt="Inside the ALU" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Inside the ALU</figcaption></figure>
<p>8 4-bit ALU IC’s (74LS157) were concatenated to form a 32-bit ALU IC that served our purpose. In addition to this, notice that there was also a need for the Zero flag in the ALU. This flag is needed for the BEQ instruction. The instruction BEQ R10,R16,4 checks if the contents of register 10 equal the contents of register 16, if so, the instruction that is 4 instructions away is executed next. This was done by providing the subtraction code to the ALU and if the output bits were all 0’s it meant that the two registers were equal.</p>
<p>The figure below shows the closeup of the inside of the ALU and how we achieved and implemented the logic for the&nbsp;<em>Zero Flag</em> using 4-input NOR gates, 4-input AND gates and finally, a 2-input AND gate.</p>
<figure data-shortcode="caption" id="attachment_287" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside-closeup.png" target="_blank" rel="attachment wp-att-287"><img data-attachment-id="287" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/32-bit-alu-inside-closeup/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside-closeup.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="32 bit ALU Inside Closeup" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside-closeup.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside-closeup.png?w=1075&amp;h=604?w=1024" class="wp-image-287 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/32-bit-alu-inside-closeup.png" alt="Closeup of the ALU" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside-closeup.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside-closeup.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside-closeup.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside-closeup.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside-closeup.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/32-bit-alu-inside-closeup.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Closeup of the ALU</figcaption></figure>
<p><span style="text-decoration:underline;"><strong>Data Memory (RAM)</strong></span></p>
<figure data-shortcode="caption" id="attachment_288" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-parent-sheet.png" target="_blank" rel="attachment wp-att-288"><img data-attachment-id="288" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/ramdata-memory-parent-sheet/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-parent-sheet.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="RAM(Data Memory) Parent Sheet" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-parent-sheet.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-parent-sheet.png?w=1075&amp;h=604?w=1024" class="wp-image-288 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/ramdata-memory-parent-sheet.png" alt="The Data Memory" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-parent-sheet.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-parent-sheet.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-parent-sheet.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-parent-sheet.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-parent-sheet.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-parent-sheet.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">The Data Memory</figcaption></figure>
<p>I really enjoyed implementing this component. This is because it required the use of two very useful IC’s: the monostable vibrator and the tristate buffer. The&nbsp;<em>CO&nbsp;</em>and&nbsp;<em>S3</em> are two control bits needed to control when to write to the data memory and when to not write. Although the address is 32-bits, we only used the first 5-bits as the size of memory need not be the actual 4GB can be&nbsp;supported by a 32-bit processor. Nevertheless, the data to write and read were still 32-bits.</p>
<p>Shown below is the inside of the memory. We used the four 62256 8-bit High Speed CMOS Static RAMs to make one RAM that supported the 32-bit data.</p>
<figure data-shortcode="caption" id="attachment_289" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedout.png" target="_blank" rel="attachment wp-att-289"><img data-attachment-id="289" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/ramdata-memory-inside-zoomedout/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedout.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="RAM(Data Memory) Inside Zoomedout" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedout.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedout.png?w=1075&amp;h=604?w=1024" class="wp-image-289 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/ramdata-memory-inside-zoomedout.png" alt="Inside the Data Memory" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedout.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedout.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedout.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedout.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedout.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedout.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Inside the Data Memory</figcaption></figure>
<p>To really understand the logic behind the RAM, have a look at the closeup of the RAM below.</p>
<figure data-shortcode="caption" id="attachment_290" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedin-1.png" target="_blank" rel="attachment wp-att-290"><img data-attachment-id="290" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/ramdata-memory-inside-zoomedin-1/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedin-1.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="RAM(Data Memory) Inside ZoomedIn 1" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedin-1.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedin-1.png?w=1075&amp;h=604?w=1024" class="wp-image-290 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/ramdata-memory-inside-zoomedin-1.png" alt="Closeup of the RAM" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedin-1.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedin-1.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedin-1.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedin-1.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedin-1.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-inside-zoomedin-1.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Closeup of the RAM</figcaption></figure>
<p>When reading from the RAM, a binary address is given to the RAM and the corresponding data on that location is presented out. This output from the RAM is given as input to the buffers, who’s control bits are set so as to let the data pass from the input of the buffer to the output of the buffer with no change whatsoever. This output of the buffer is thus the actual output of the RAM at the given location when reading from the RAM.</p>
<p>The logic becomes slightly complicated when writing to the RAM. Like before, an address is provided where we want to write the data. However, the data to be written (represented as <em>WD</em> in our processor) is given as input to the buffers from the right side, as can be seen above. This time around, the control bits of the buffers are set so as to allow the data to go from right to left and into the RAM. Now, the data to be written is available to the RAM but has not yet been written. Once we have set all the control bits and made the RAM ready to be written at a specific location, we need to provide a clock pulse. The issue here is how to provide a clock pulse when this processor executes exactly one instruction on every clock pulse? The&nbsp;<em>monostable vibrator</em> solved this problem and is shown below.</p>
<figure data-shortcode="caption" id="attachment_291" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-clocking.png" target="_blank" rel="attachment wp-att-291"><img data-attachment-id="291" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/ramdata-memory-clocking/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-clocking.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="RAM(Data Memory) Clocking" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-clocking.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-clocking.png?w=1075&amp;h=604?w=1024" class="wp-image-291 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/ramdata-memory-clocking.png" alt="The monostable vibrator to generate a clock pulse" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-clocking.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-clocking.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-clocking.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-clocking.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-clocking.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/ramdata-memory-clocking.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">The monostable vibrator to generate a clock pulse</figcaption></figure>
<p>Using the 74HC123 IC and setting the control bits as shown, all we had to do was provide a clock pulse and a clock would be given to this monostable vibrator, generating a clock pulse itself. This&nbsp;enabled the SW (store word) instruction to be executed in exactly one clock pulse. Smart, isn’t it?</p>
<p><span style="text-decoration:underline;"><strong>MEM/REG MUX</strong></span></p>
<figure data-shortcode="caption" id="attachment_283" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/mem-to-reg-mux.png" target="_blank" rel="attachment wp-att-283"><img data-attachment-id="283" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/mem-to-reg-mux/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/mem-to-reg-mux.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="MEM to REG MUX" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/mem-to-reg-mux.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/mem-to-reg-mux.png?w=1075&amp;h=604?w=1024" class="wp-image-283 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/mem-to-reg-mux.png" alt="MEM to REG MUX" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/mem-to-reg-mux.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/mem-to-reg-mux.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/mem-to-reg-mux.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/mem-to-reg-mux.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/mem-to-reg-mux.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/mem-to-reg-mux.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">MEM to REG MUX</figcaption></figure>
<p>The&nbsp;MEM to REG MUX is important for the Load Word (LW) instruction. Given an instruction LW $R10,$R0,16, this will add 16 to the contents of register 0 (which usually stores 0) and the goes to that address in the Data Memory (RAM) and stores whatever content is present there in register 10. Notice that there is a register write operation in the LW instruction.</p>
<p>The control unit will again generate the control bit for this MUX depending on whether the instruction is LW or not. If it is not, then the data that would go into the register file will be from the result of the ALU, else, it will be from the memory location specified. Hence, the name of the MUX.</p>
<p><span style="text-decoration:underline;"><strong>Branch Address Adder</strong></span></p>
<figure data-shortcode="caption" id="attachment_293" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-parent-sheet.png" target="_blank" rel="attachment wp-att-293"><img data-attachment-id="293" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/branch-address-adder-parent-sheet/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-parent-sheet.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Branch Address Adder Parent Sheet" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-parent-sheet.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-parent-sheet.png?w=1075&amp;h=604?w=1024" class="wp-image-293 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/branch-address-adder-parent-sheet.png" alt="Branch Address Adder" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-parent-sheet.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-parent-sheet.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-parent-sheet.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-parent-sheet.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-parent-sheet.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-parent-sheet.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Branch Address Adder</figcaption></figure>
<p>This adder is responsible for adding the address of the current program counter and the branching offset in the BEQ instructions.</p>
<figure data-shortcode="caption" id="attachment_294" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-child-sheet-1.png" target="_blank" rel="attachment wp-att-294"><img data-attachment-id="294" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/branch-address-adder-child-sheet-1/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-child-sheet-1.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Branch Address Adder Child Sheet 1" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-child-sheet-1.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-child-sheet-1.png?w=1075&amp;h=604?w=1024" class="wp-image-294 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/branch-address-adder-child-sheet-1.png" alt="Inside the Branch Address Adder" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-child-sheet-1.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-child-sheet-1.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-child-sheet-1.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-child-sheet-1.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-child-sheet-1.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/branch-address-adder-child-sheet-1.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">Inside the Branch Address Adder</figcaption></figure>
<p>The adders inside this 32-bit adder are given the code for addition such that it&nbsp;<em>always</em> adds the two inputs. So then why does it not always branch? Simply because the PC/Branch MUX decides when to select the normal PC or when to select the Branch instruction address, depending on the branch control bit generated by the control unit.</p>
<p>Note: although Figure 1 shows a shift left 2 mechanism, we do not need it here as we are not multiplying the address calculated by 4. This is again because the instructions are al present one memory location away in the ROM, so no need to multiply by 4.</p>
<p><span style="text-decoration:underline;"><strong>PC/Branch Address MUX</strong></span></p>
<figure data-shortcode="caption" id="attachment_295" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/pc-or-branch-address-mux.png" target="_blank" rel="attachment wp-att-295"><img data-attachment-id="295" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/pc-or-branch-address-mux/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/pc-or-branch-address-mux.png?w=1075&amp;h=604" data-orig-size="1366,768" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="PC or Branch Address MUX" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/pc-or-branch-address-mux.png?w=1075&amp;h=604?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/pc-or-branch-address-mux.png?w=1075&amp;h=604?w=1024" class="wp-image-295 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/pc-or-branch-address-mux.png" alt="PC/Branch Address MUX" width="1075" height="604" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/pc-or-branch-address-mux.png?w=1075&amp;h=604 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/pc-or-branch-address-mux.png?w=150&amp;h=84 150w, https://mhaseebmlk.files.wordpress.com/2016/01/pc-or-branch-address-mux.png?w=300&amp;h=169 300w, https://mhaseebmlk.files.wordpress.com/2016/01/pc-or-branch-address-mux.png?w=768&amp;h=432 768w, https://mhaseebmlk.files.wordpress.com/2016/01/pc-or-branch-address-mux.png?w=1024&amp;h=576 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/pc-or-branch-address-mux.png 1366w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">PC/Branch Address MUX</figcaption></figure>
<p>When the branch control bit is 1 and the zero flag outputs a 1, the processor must branch to the address given by the branching offset. The AND gate shown above ensures this. Only when both the conditions are met is a logical HIGH generated, which selects the Branch address to be passed back to the PC.</p>
<p>The PC/JUMP MUX shown in the figure above is to support the implementation of the JUMP instruction. Using a similar logic as used in the BEQ instruction, when a JUMP instruction is encountered by the processor, a JUMP bit is generated which selects the JUMP address instead of the current PC address. This way, the JUMP instruction is also supported by our processor.</p>
<p><span style="text-decoration:underline;"><strong>The final processor</strong></span></p>
<p>This is what our final processor looked like with the R-type, I-type, BEQ and JUMP instructions implemented. As you can see, it is pretty&nbsp;similar to the Figure 1 above.</p>
<figure data-shortcode="caption" id="attachment_296" style="width: 1075px" class="wp-caption aligncenter"><a href="https://mhaseebmlk.files.wordpress.com/2016/01/processor-parent-sheet1.png" target="_blank" rel="attachment wp-att-296"><img data-attachment-id="296" data-permalink="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/processor-parent-sheet-2/" data-orig-file="https://mhaseebmlk.files.wordpress.com/2016/01/processor-parent-sheet1.png?w=1075&amp;h=575" data-orig-size="1175,628" data-comments-opened="1" data-image-meta="{&quot;aperture&quot;:&quot;0&quot;,&quot;credit&quot;:&quot;&quot;,&quot;camera&quot;:&quot;&quot;,&quot;caption&quot;:&quot;&quot;,&quot;created_timestamp&quot;:&quot;0&quot;,&quot;copyright&quot;:&quot;&quot;,&quot;focal_length&quot;:&quot;0&quot;,&quot;iso&quot;:&quot;0&quot;,&quot;shutter_speed&quot;:&quot;0&quot;,&quot;title&quot;:&quot;&quot;,&quot;orientation&quot;:&quot;0&quot;}" data-image-title="Processor Parent Sheet" data-image-description="" data-medium-file="https://mhaseebmlk.files.wordpress.com/2016/01/processor-parent-sheet1.png?w=1075&amp;h=575?w=300" data-large-file="https://mhaseebmlk.files.wordpress.com/2016/01/processor-parent-sheet1.png?w=1075&amp;h=575?w=1024" class="wp-image-296 size-full" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/processor-parent-sheet1.png" alt="The final processor" width="1075" height="575" srcset="https://mhaseebmlk.files.wordpress.com/2016/01/processor-parent-sheet1.png?w=1075&amp;h=575 1075w, https://mhaseebmlk.files.wordpress.com/2016/01/processor-parent-sheet1.png?w=150&amp;h=80 150w, https://mhaseebmlk.files.wordpress.com/2016/01/processor-parent-sheet1.png?w=300&amp;h=160 300w, https://mhaseebmlk.files.wordpress.com/2016/01/processor-parent-sheet1.png?w=768&amp;h=410 768w, https://mhaseebmlk.files.wordpress.com/2016/01/processor-parent-sheet1.png?w=1024&amp;h=547 1024w, https://mhaseebmlk.files.wordpress.com/2016/01/processor-parent-sheet1.png 1175w" sizes="(max-width: 1075px) 100vw, 1075px"></a><figcaption class="wp-caption-text">The final processor</figcaption></figure>
<hr>
<p>&nbsp;</p>
<ol>
<li><em>Figure 1 is property of&nbsp;<span class="skimlinks-unlinked">http://fourier.eng.hmc.edu/e85_old/lectures/figures/F0519.gif</span></em></li>
</ol>
<div id="atatags-370373-5b2fd4885e8ac">
        <script type="text/javascript">
            __ATA.cmd.push(function() {
                __ATA.initVideoSlot('atatags-370373-5b2fd4885e8ac', {
                    sectionId: '370373',
                    format: 'inread'
                });
            });
        </script>
    </div>		<div class="wpcnt">
			<div class="wpa wpmrec">
				<span class="wpa-about">Advertisements</span>
				<div class="u">		<div style="padding-bottom:15px;width:300px;height:250px;float:left;margin-right:5px;margin-top:0px">
		<div id="atatags-26942-5b2fd4885e8e3">
			<script type="text/javascript">
			__ATA.cmd.push(function() {
				__ATA.initSlot('atatags-26942-5b2fd4885e8e3',  {
					collapseEmpty: 'before',
					sectionId: '26942',
					width: 300,
					height: 250
				});
			});
			</script>
		</div></div>		<div style="padding-bottom:15px;width:300px;height:250px;float:left;margin-top:0px">
		<div id="atatags-114160-5b2fd4885e8e5">
			<script type="text/javascript">
			__ATA.cmd.push(function() {
				__ATA.initSlot('atatags-114160-5b2fd4885e8e5',  {
					collapseEmpty: 'before',
					sectionId: '114160',
					width: 300,
					height: 250
				});
			});
			</script>
		</div></div></div>
				
			</div>
		</div>		</div>

		<div class="entry-meta-wrap">
			<span class="entry-meta meta-categories">Type: <a href="https://mhaseebmlk.wordpress.com/project-type/projects-i-have-worked-on/" rel="tag">Projects I Have Worked On</a></span><span class="entry-meta meta-tags">Tags: <a href="https://mhaseebmlk.wordpress.com/project-tag/32-bit/" rel="tag">32 bit</a>, <a href="https://mhaseebmlk.wordpress.com/project-tag/assembly-language/" rel="tag">assembly language</a>, <a href="https://mhaseebmlk.wordpress.com/project-tag/computer-organization/" rel="tag">computer organization</a>, <a href="https://mhaseebmlk.wordpress.com/project-tag/mips/" rel="tag">mips</a>, <a href="https://mhaseebmlk.wordpress.com/project-tag/processor/" rel="tag">processor</a>, <a href="https://mhaseebmlk.wordpress.com/project-tag/simulation/" rel="tag">simulation</a></span>		</div>
	</div><!-- .entry-content -->

</article><!-- #post-232 -->

			
	<nav class="navigation post-navigation" role="navigation">
		<h2 class="screen-reader-text">Post navigation</h2>
		<div class="nav-links"><div class="nav-previous"><a href="https://mhaseebmlk.wordpress.com/portfolio/national-engineering-robotics-competition-2015/" rel="prev">National Engineering Robotics Competition&nbsp;2015</a></div><div class="nav-next"><a href="https://mhaseebmlk.wordpress.com/portfolio/reversi-game/" rel="next">Reversi/Othello Game</a></div></div>
	</nav>
			

	<div id="comments" class="comments-area clearfix">

	
	
			<p class="nocomments">Comments are closed.</p>
	
	
</div><!-- #comments .comments-area -->

		
		</div><!-- #content .site-content -->
	</div><!-- #primary .content-area -->


		
<div id="secondary">
	
		<div id="second" class="widget-area" role="complementary">
		<aside id="search-9" class="widget widget_search"><h1 class="widget-title">Search the site</h1><form role="search" method="get" class="search-form" action="https://mhaseebmlk.wordpress.com/">
				<label>
					<span class="screen-reader-text">Search for:</span>
					<input type="search" class="search-field" placeholder="Search …" value="" name="s">
				</label>
				<input type="submit" class="search-submit" value="Search">
			</form></aside><aside id="text-3" class="widget widget_text"><h1 class="widget-title">My inspiration</h1>			<div class="textwidget">“When you do things from your soul, you feel a river moving in you, a joy.” - Rumi</div>
		</aside>		<div class="wpcnt">
			<div class="wpa wpmrec">
				<span class="wpa-about">Advertisements</span>
				<div class="u">
							<div style="padding-bottom:15px;width:300px;height:250px;">
		<div id="atatags-286348-5b2fd488676b5">
			<script type="text/javascript">
			__ATA.cmd.push(function() {
				__ATA.initSlot('atatags-286348-5b2fd488676b5',  {
					collapseEmpty: 'before',
					sectionId: '286348',
					width: 300,
					height: 250
				});
			});
			</script>
		</div></div>
				</div>
				
			</div>
		</div>	</div><!-- #second .widget-area -->
	
	</div><!-- #supplementary -->

		<footer id="colophon" class="site-footer" role="contentinfo">
			<div class="site-info">
				<a href="https://wordpress.com/?ref=footer_blog">Blog at WordPress.com.</a>
							</div><!-- .site-info -->
		</footer><!-- #colophon .site-footer -->

	</div><!-- #main .site-main -->
</div><!-- #page .hfeed .site -->

<!--  -->
<script type="text/javascript" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/gprofiles.js.download"></script>
<script type="text/javascript">
/* <![CDATA[ */
var WPGroHo = {"my_hash":""};
/* ]]> */
</script>
<script type="text/javascript" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/wpgroho.js.download"></script>

	<script>
		//initialize and attach hovercards to all gravatars
		jQuery( document ).ready( function( $ ) {

			if (typeof Gravatar === "undefined"){
				return;
			}

			if ( typeof Gravatar.init !== "function" ) {
				return;
			}			

			Gravatar.profile_cb = function( hash, id ) {
				WPGroHo.syncProfileData( hash, id );
			};
			Gravatar.my_hash = WPGroHo.my_hash;
			Gravatar.init( 'body', '#wp-admin-bar-my-account' );
		});
	</script>

		<div style="display:none">
	</div>

	<div id="carousel-reblog-box">
		<form action="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/#" name="carousel-reblog">
			<textarea id="carousel-reblog-content" name="carousel-reblog-content" placeholder="Add your thoughts here... (optional)"></textarea>
			<label for="carousel-reblog-to-blog-id" id="carousel-reblog-lblogid">Post to</label>
			<select name="carousel-reblog-to-blog-id" id="carousel-reblog-to-blog-id">
						</select>

			<div class="submit">
				<span class="canceltext"><a href="https://mhaseebmlk.wordpress.com/portfolio/mips-32-bit-single-cycle-processor-simulation/#" class="cancel">Cancel</a></span>
				<input type="submit" name="carousel-reblog-submit" class="button" id="carousel-reblog-submit" value="Reblog Post">
				<input type="hidden" id="carousel-reblog-blog-id" value="96118266">
				<input type="hidden" id="carousel-reblog-blog-url" value="https://mhaseebmlk.wordpress.com">
				<input type="hidden" id="carousel-reblog-blog-title" value="Mohammad Haseeb">
				<input type="hidden" id="carousel-reblog-post-url" value="">
				<input type="hidden" id="carousel-reblog-post-title" value="">
			</div>

			<input type="hidden" id="_wpnonce" name="_wpnonce" value="11b89a8241"><input type="hidden" name="_wp_http_referer" value="/portfolio/mips-32-bit-single-cycle-processor-simulation/">		</form>

		<div class="arrow"></div>
	</div>
<link rel="stylesheet" id="all-css-0-2" href="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/jetpack-carousel.css" type="text/css" media="all">
<!--[if lte IE 8]>
<link rel='stylesheet' id='jetpack-carousel-ie8fix-css'  href='https://s1.wp.com/wp-content/mu-plugins/carousel/jetpack-carousel-ie8fix.css?m=1412618825h&#038;ver=20121024' type='text/css' media='all' />
<![endif]-->
<script type="text/javascript">
/* <![CDATA[ */
var comment_like_text = {"loading":"Loading..."};
/* ]]> */
</script>
<script type="text/javascript">
/* <![CDATA[ */
var actionbardata = {"siteID":"96118266","siteName":"Mohammad Haseeb","siteURL":"http:\/\/mhaseebmlk.wordpress.com","icon":"<img alt='' src='https:\/\/s2.wp.com\/i\/logo\/wpcom-gray-white.png' class='avatar avatar-50' height='50' width='50' \/>","canManageOptions":"","canCustomizeSite":"","isFollowing":"","themeSlug":"pub\/snaps","signupURL":"https:\/\/wordpress.com\/start\/","loginURL":"https:\/\/mhaseebmlk.wordpress.com\/wp-login.php?redirect_to=https%3A%2F%2Fmhaseebmlk.wordpress.com%2Fportfolio%2Fmips-32-bit-single-cycle-processor-simulation%2F","themeURL":"https:\/\/wordpress.com\/theme\/snaps\/","xhrURL":"https:\/\/mhaseebmlk.wordpress.com\/wp-admin\/admin-ajax.php","nonce":"1a1b96bd07","isSingular":"1","isFolded":"","isLoggedIn":"","isMobile":"","subscribeNonce":"<input type=\"hidden\" id=\"_wpnonce\" name=\"_wpnonce\" value=\"6fe03d4285\" \/>","referer":"https:\/\/mhaseebmlk.wordpress.com\/portfolio\/mips-32-bit-single-cycle-processor-simulation\/","canFollow":"","feedID":null,"statusMessage":"","customizeLink":"https:\/\/mhaseebmlk.wordpress.com\/wp-admin\/customize.php?url=https%3A%2F%2Fmhaseebmlk.wordpress.com%2Fportfolio%2Fmips-32-bit-single-cycle-processor-simulation%2F","postID":"232","shortlink":"https:\/\/wp.me\/p6viKC-3K","canEditPost":"","editLink":"https:\/\/wordpress.com\/edit\/jetpack-portfolio\/mhaseebmlk.wordpress.com\/232","statsLink":"https:\/\/wordpress.com\/stats\/post\/232\/mhaseebmlk.wordpress.com","i18n":{"view":"View site","follow":"Follow","following":"Following","edit":"Edit","login":"Log in","signup":"Sign up","customize":"Customize","report":"Report this content","themeInfo":"Get theme: Snaps","shortlink":"Copy shortlink","copied":"Copied","followedText":"New posts from this site will now appear in your <a href=\"https:\/\/wordpress.com\/\">Reader<\/a>","foldBar":"Collapse this bar","unfoldBar":"Expand this bar","editSubs":"Manage subscriptions","viewReader":"View site in Reader","viewReadPost":"View post in Reader","subscribe":"Sign me up","enterEmail":"Enter your email address","followers":"","alreadyUser":"Already have a WordPress.com account? <a href=\"https:\/\/mhaseebmlk.wordpress.com\/wp-login.php?redirect_to=https%3A%2F%2Fmhaseebmlk.wordpress.com%2Fportfolio%2Fmips-32-bit-single-cycle-processor-simulation%2F\">Log in now.<\/a>","stats":"Stats"}};
/* ]]> */
</script>
<script type="text/javascript">
/* <![CDATA[ */
var jetpackCarouselStrings = {"widths":[370,700,1000,1200,1400,2000],"is_logged_in":"","lang":"en","ajaxurl":"https:\/\/mhaseebmlk.wordpress.com\/wp-admin\/admin-ajax.php","nonce":"a748a684b2","display_exif":"1","display_geo":"1","single_image_gallery":"1","single_image_gallery_media_file":"","background_color":"black","comment":"Comment","post_comment":"Post Comment","write_comment":"Write a Comment...","loading_comments":"Loading Comments...","download_original":"View full size <span class=\"photo-size\">{0}<span class=\"photo-size-times\">\u00d7<\/span>{1}<\/span>","no_comment_text":"Please be sure to submit some text with your comment.","no_comment_email":"Please provide an email address to comment.","no_comment_author":"Please provide your name to comment.","comment_post_error":"Sorry, but there was an error posting your comment. Please try again later.","comment_approved":"Your comment was approved.","comment_unapproved":"Your comment is in moderation.","camera":"Camera","aperture":"Aperture","shutter_speed":"Shutter Speed","focal_length":"Focal Length","copyright":"Copyright","comment_registration":"0","require_name_email":"1","login_url":"https:\/\/mhaseebmlk.wordpress.com\/wp-login.php?redirect_to=https%3A%2F%2Fmhaseebmlk.wordpress.com%2Fportfolio%2Fmips-32-bit-single-cycle-processor-simulation%2F","blog_id":"96118266","meta_data":["camera","aperture","shutter_speed","focal_length","copyright"],"local_comments_commenting_as":"<fieldset><label for=\"email\">Email (Required)<\/label> <input type=\"text\" name=\"email\" class=\"jp-carousel-comment-form-field jp-carousel-comment-form-text-field\" id=\"jp-carousel-comment-form-email-field\" \/><\/fieldset><fieldset><label for=\"author\">Name (Required)<\/label> <input type=\"text\" name=\"author\" class=\"jp-carousel-comment-form-field jp-carousel-comment-form-text-field\" id=\"jp-carousel-comment-form-author-field\" \/><\/fieldset><fieldset><label for=\"url\">Website<\/label> <input type=\"text\" name=\"url\" class=\"jp-carousel-comment-form-field jp-carousel-comment-form-text-field\" id=\"jp-carousel-comment-form-url-field\" \/><\/fieldset>","reblog":"Reblog","reblogged":"Reblogged","reblog_add_thoughts":"Add your thoughts here... (optional)","reblogging":"Reblogging...","post_reblog":"Post Reblog","stats_query_args":"blog=96118266&v=wpcom&tz=0&user_id=0&subd=mhaseebmlk","is_public":"1","reblog_enabled":""};
/* ]]> */
</script>
<script type="text/javascript" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/saved_resource(6)"></script><div class="widget widget_eu_cookie_law_widget" style="display: block;">
</div><div id="actionbar" class="actnbr-pub-snaps actnbr-has-follow actnbr-hidden"><ul><li class="actnbr-ellipsis actnbr-hidden"> 			  <svg class="gridicon gridicon__ellipsis" height="24" width="24" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><g><circle cx="5" cy="12" r="2"></circle><circle cx="19" cy="12" r="2"></circle><circle cx="12" cy="12" r="2"></circle></g></svg> 			  <div class="actnbr-popover tip tip-top-left actnbr-more"> 			  	<div class="tip-arrow"></div> 			  	<div class="tip-inner"> 				  <ul> 				    <li class="actnbr-sitename actnbr-hidden"><a href="http://mhaseebmlk.wordpress.com/"><img alt="" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/wpcom-gray-white.png" class="avatar avatar-50" height="50" width="50"> Mohammad Haseeb</a></li> 				   	<li class="actnbr-folded-customize actnbr-hidden"><a href="https://mhaseebmlk.wordpress.com/wp-admin/customize.php?url=https%3A%2F%2Fmhaseebmlk.wordpress.com%2Fportfolio%2Fmips-32-bit-single-cycle-processor-simulation%2F"><svg class="gridicon gridicon__customize" height="20px" width="20px" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><g><path d="M2 6c0-1.505.78-3.08 2-4 0 .845.69 2 2 2 1.657 0 3 1.343 3 3 0 .386-.08.752-.212 1.09.74.594 1.476 1.19 2.19 1.81L8.9 11.98c-.62-.716-1.214-1.454-1.807-2.192C6.753 9.92 6.387 10 6 10c-2.21 0-4-1.79-4-4zm12.152 6.848l1.34-1.34c.607.304 1.283.492 2.008.492 2.485 0 4.5-2.015 4.5-4.5 0-.725-.188-1.4-.493-2.007L18 9l-2-2 3.507-3.507C18.9 3.188 18.225 3 17.5 3 15.015 3 13 5.015 13 7.5c0 .725.188 1.4.493 2.007L3 20l2 2 6.848-6.848c1.885 1.928 3.874 3.753 5.977 5.45l1.425 1.148 1.5-1.5-1.15-1.425c-1.695-2.103-3.52-4.092-5.448-5.977z" data-reactid=".2.1.1:0.1b.0"></path></g></svg><span>Customize<span></span></span></a></li> 				     					<li class="actnbr-signup actnbr-hidden"><a href="https://wordpress.com/start/">Sign up</a></li> 				    <li class="actnbr-login actnbr-hidden"><a href="https://mhaseebmlk.wordpress.com/wp-login.php?redirect_to=https%3A%2F%2Fmhaseebmlk.wordpress.com%2Fportfolio%2Fmips-32-bit-single-cycle-processor-simulation%2F">Log in</a></li> 				     				    <li class="actnbr-shortlink actnbr-hidden"><a href="https://wp.me/p6viKC-3K">Copy shortlink</a></li> 				    <li class="flb-report actnbr-hidden"><a href="http://en.wordpress.com/abuse/">Report this content</a></li> 				     				     				    <li class="actnbr-subs actnbr-hidden"><a href="https://subscribe.wordpress.com/">Manage subscriptions</a></li> 				     			      </ul> 			    </div> 		      </div> 		    </li> 	      </ul></div>
<script type="text/javascript">
// <![CDATA[
(function() {
try{
  if ( window.external &&'msIsSiteMode' in window.external) {
    if (window.external.msIsSiteMode()) {
      var jl = document.createElement('script');
      jl.type='text/javascript';
      jl.async=true;
      jl.src='/wp-content/plugins/ie-sitemode/custom-jumplist.php';
      var s = document.getElementsByTagName('script')[0];
      s.parentNode.insertBefore(jl, s);
    }
  }
}catch(e){}
})();
// ]]>
</script>	<script type="text/javascript">
	var skimlinks_pub_id = "725X584219"
	var skimlinks_sitename = "mhaseebmlk.wordpress.com";
	</script>
	<script type="text/javascript" defer="" src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/725X1342.skimlinks.js.download"></script><script src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/w.js.download" type="text/javascript" async="" defer=""></script>
<script type="text/javascript">
_tkq = window._tkq || [];
_stq = window._stq || [];
_tkq.push(['storeContext', {'blog_id':'96118266','blog_tz':'0','user_lang':'en','blog_lang':'en','user_id':'0'}]);
_stq.push(['view', {'blog':'96118266','v':'wpcom','tz':'0','user_id':'0','post':'232','subd':'mhaseebmlk'}]);
_stq.push(['extra', {'crypt':'UE5XaGUuOTlwaD85flAmcm1mcmZsaDhkV11YdWFnNncxc1tjZG9XVXhRUDQsP1tuLkN1bEJ8T2c0bnd3TFFHQTBuMDQucnlzdi5CeFdNVlNZQSs1OTZrLm13TGVXT1kyP2VJREdMOC1peDl4Z1F3JWt0Ni9zK184MTM0Lz1BRm5GWW1OUTBXUlBmbFNvblAxcVBpS2tZQXcmMHRwfEl1LzdVVmJvLk18TzFuME5aOGVCSEQ9ZFBaZkRXXUZvd0hldTJnYVNIUG9DQ3VMY0ovWCZwdDgxcyVtUmtBZmRiM098P2RQPXFdSDd3Nmo5NnI0NjlEb2tuMVprcSV4anclaWRSLEluY00='}]);
_stq.push([ 'clickTrackerInit', '96118266', '232' ]);
	</script>
<noscript><img src="https://pixel.wp.com/b.gif?v=noscript" style="height:0px;width:0px;overflow:hidden" alt="" /></noscript>
<script>
if ( 'object' === typeof wpcom_mobile_user_agent_info ) {

	wpcom_mobile_user_agent_info.init();
	var mobileStatsQueryString = "";
	
	if( false !== wpcom_mobile_user_agent_info.matchedPlatformName )
		mobileStatsQueryString += "&x_" + 'mobile_platforms' + '=' + wpcom_mobile_user_agent_info.matchedPlatformName;
	
	if( false !== wpcom_mobile_user_agent_info.matchedUserAgentName )
		mobileStatsQueryString += "&x_" + 'mobile_devices' + '=' + wpcom_mobile_user_agent_info.matchedUserAgentName;
	
	if( wpcom_mobile_user_agent_info.isIPad() )
		mobileStatsQueryString += "&x_" + 'ipad_views' + '=' + 'views';

	if( "" != mobileStatsQueryString ) {
		new Image().src = document.location.protocol + '//pixel.wp.com/g.gif?v=wpcom-no-pv' + mobileStatsQueryString + '&baba=' + Math.random();
	}
	
}
</script>


<div class="comment-likes-overlay" style="display: none;"></div><img src="./MIPS 32-bit Single Cycle Processor Simulation – Mohammad Haseeb_files/g.gif" alt=":)" id="wpstats"></body></html>