---
layout: page
title: Diagrama de bloques
permalink: /bloques/
categories: doc
tags: doc vhdl
---

Diagrama de bloques y explicaci칩n

Ac치 va la documentaci칩n.  Para m치s info busca [en google][google]

{% highlight vhdl linenos %}
entity my_entity
	port map (
		clk: in std_logic;
		rst: in std_logic
	)
end entity;
{% endhighlight %}

[google]:      http://google.com