// Seed: 1387532304
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
  wor  id_9;
  assign id_9 = (1);
  assign id_8 = id_8;
  always disable id_10;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1,
    input  wire id_2,
    output tri  id_3,
    input  wand id_4,
    input  wire id_5
);
  assign id_1 = 1 | 1;
  assign id_3 = 1;
  assign id_3 = id_4;
  supply1 id_7;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_7
  );
  assign id_7 = 1;
  wire id_10;
endmodule
