// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _StreamingMatrixVecto_2_HH_
#define _StreamingMatrixVecto_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "BlackBoxJam_mul_24s_24s_48_4_1.h"
#include "BlackBoxJam_mul_mul_16s_24s_24_3_1.h"
#include "BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1.h"
#include "StreamingMatrixVecto_2_inputBuf_V.h"

namespace ap_rtl {

struct StreamingMatrixVecto_2 : public sc_module {
    // Port declarations 28
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<4> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_out< sc_lv<1> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;
    sc_out< sc_lv<15> > weightMem_V_address0;
    sc_out< sc_logic > weightMem_V_ce0;
    sc_in< sc_lv<4> > weightMem_V_q0;
    sc_out< sc_lv<9> > thresMem_V_address0;
    sc_out< sc_logic > thresMem_V_ce0;
    sc_in< sc_lv<24> > thresMem_V_q0;
    sc_out< sc_lv<9> > alphaMem_V_address0;
    sc_out< sc_logic > alphaMem_V_ce0;
    sc_in< sc_lv<24> > alphaMem_V_q0;
    sc_in< sc_lv<24> > means_in6_V_0;
    sc_in< sc_lv<24> > means_in6_V_1;
    sc_in< sc_lv<24> > means_out6_V_0;


    // Module declarations
    StreamingMatrixVecto_2(sc_module_name name);
    SC_HAS_PROCESS(StreamingMatrixVecto_2);

    ~StreamingMatrixVecto_2();

    sc_trace_file* mVcdFile;

    StreamingMatrixVecto_2_inputBuf_V* inputBuf_V_U;
    BlackBoxJam_mul_24s_24s_48_4_1<1,4,24,24,48>* BlackBoxJam_mul_24s_24s_48_4_1_U594;
    BlackBoxJam_mul_mul_16s_24s_24_3_1<1,3,16,24,24>* BlackBoxJam_mul_mul_16s_24s_24_3_1_U595;
    BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1<1,3,16,24,24,24>* BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1_U596;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_reg_655;
    sc_signal< sc_lv<1> > tmp_s_reg_675;
    sc_signal< sc_logic > out_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > exitcond_reg_655_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_45_reg_690;
    sc_signal< sc_lv<1> > tmp_45_reg_690_pp0_iter7_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<1> > tmp_45_reg_690_pp0_iter8_reg;
    sc_signal< sc_lv<32> > nf_reg_206;
    sc_signal< sc_lv<16> > i7_reg_218;
    sc_signal< sc_lv<1> > tmp_fu_262_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<2> > in_idx_3_fu_268_p2;
    sc_signal< sc_lv<1> > exitcond_fu_314_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_predicate_op75_read_state5;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter8;
    sc_signal< bool > ap_predicate_op151_write_state21;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_reg_655_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_reg_655_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_reg_655_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_reg_655_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_reg_655_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_reg_655_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_reg_655_pp0_iter7_reg;
    sc_signal< sc_lv<16> > i_fu_320_p2;
    sc_signal< sc_lv<16> > i_reg_659;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > sf_load_reg_664;
    sc_signal< sc_lv<32> > sf_4_fu_326_p2;
    sc_signal< sc_lv<32> > sf_4_reg_669;
    sc_signal< sc_lv<1> > tmp_s_fu_332_p2;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state16_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter7;
    sc_signal< bool > ap_predicate_op147_write_state20;
    sc_signal< bool > ap_block_state20_pp0_stage1_iter8;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > sf_load_5_reg_679;
    sc_signal< sc_lv<32> > tmp_41_fu_344_p2;
    sc_signal< sc_lv<32> > tmp_41_reg_685;
    sc_signal< sc_lv<1> > tmp_45_fu_349_p2;
    sc_signal< sc_lv<1> > tmp_45_reg_690_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_45_reg_690_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_45_reg_690_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_45_reg_690_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_45_reg_690_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_45_reg_690_pp0_iter6_reg;
    sc_signal< sc_lv<32> > nf_4_fu_358_p2;
    sc_signal< sc_lv<4> > tmp_V_reg_704;
    sc_signal< sc_lv<64> > tmp_46_fu_372_p1;
    sc_signal< sc_lv<64> > tmp_46_reg_715;
    sc_signal< sc_lv<64> > tmp_46_reg_715_pp0_iter2_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_715_pp0_iter3_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_715_pp0_iter4_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_715_pp0_iter5_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_715_pp0_iter6_reg;
    sc_signal< sc_lv<32> > p_nf_1_fu_382_p3;
    sc_signal< sc_lv<32> > p_nf_1_reg_721;
    sc_signal< sc_lv<4> > inputBuf_V_q0;
    sc_signal< sc_lv<4> > weightMem_V_load_reg_731;
    sc_signal< sc_lv<1> > tmp_1213_reg_736;
    sc_signal< sc_lv<2> > tmp_368_i_fu_451_p2;
    sc_signal< sc_lv<2> > tmp_368_i_reg_741;
    sc_signal< sc_lv<3> > pct_V_i_fu_463_p2;
    sc_signal< sc_lv<3> > pct_V_i_reg_746;
    sc_signal< sc_lv<16> > tmp_44_fu_489_p2;
    sc_signal< sc_lv<16> > tmp_44_reg_751;
    sc_signal< sc_lv<24> > grp_fu_599_p2;
    sc_signal< sc_lv<24> > tmp_57_reg_777;
    sc_signal< sc_lv<24> > grp_fu_605_p3;
    sc_signal< sc_lv<24> > tmp_134_1_reg_787;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<24> > alphaMem_V_load_reg_792;
    sc_signal< sc_lv<48> > grp_fu_533_p2;
    sc_signal< sc_lv<48> > tmp_49_reg_812;
    sc_signal< sc_lv<24> > thresMem_V_load_reg_817;
    sc_signal< sc_lv<24> > tmp_55_reg_822;
    sc_signal< sc_lv<1> > tmp_V_16_fu_569_p2;
    sc_signal< sc_lv<1> > tmp_V_16_reg_829;
    sc_signal< sc_lv<24> > tmp_58_fu_578_p2;
    sc_signal< sc_lv<24> > tmp_58_reg_835;
    sc_signal< sc_lv<24> > addconv_fu_583_p2;
    sc_signal< sc_lv<24> > addconv_reg_840;
    sc_signal< sc_lv<1> > tmp_V_17_fu_593_p2;
    sc_signal< sc_lv<1> > tmp_V_17_reg_845;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<7> > inputBuf_V_address0;
    sc_signal< sc_logic > inputBuf_V_ce0;
    sc_signal< sc_logic > inputBuf_V_we0;
    sc_signal< sc_lv<2> > in_idx_reg_195;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > ap_phi_mux_nf_phi_fu_210_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_i7_phi_fu_222_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_nf_1_reg_229;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_nf_1_reg_229;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter0_p_s_reg_239;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter1_p_s_reg_239;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter2_p_s_reg_239;
    sc_signal< sc_lv<64> > tmp_39_fu_364_p1;
    sc_signal< sc_lv<64> > tmp_42_fu_368_p1;
    sc_signal< sc_lv<64> > tmp_38_fu_390_p1;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<16> > accPopCount_V_fu_100;
    sc_signal< sc_lv<16> > accPopCount_V_0_0_1_fu_286_p3;
    sc_signal< sc_lv<16> > accPopCount_V_1_fu_104;
    sc_signal< sc_lv<16> > accPopCount_V_1_0_1_fu_278_p3;
    sc_signal< sc_lv<32> > sf_fu_112;
    sc_signal< sc_lv<16> > accPopCount_V_0_0_2_fu_116;
    sc_signal< sc_lv<16> > accPopCount_V_1_0_2_fu_120;
    sc_signal< sc_lv<1> > tmp_1208_fu_274_p1;
    sc_signal< sc_lv<32> > tmp_1209_fu_338_p2;
    sc_signal< sc_lv<1> > tmp_56_fu_376_p2;
    sc_signal< sc_lv<4> > tmp1_fu_394_p2;
    sc_signal< sc_lv<4> > masked_V_fu_400_p2;
    sc_signal< sc_lv<1> > tmp_1210_fu_405_p1;
    sc_signal< sc_lv<1> > tmp_1211_fu_409_p3;
    sc_signal< sc_lv<1> > tmp_1212_fu_425_p3;
    sc_signal< sc_lv<2> > tmp_365_i_cast_fu_421_p1;
    sc_signal< sc_lv<2> > tmp_366_i_cast_fu_433_p1;
    sc_signal< sc_lv<2> > tmp2_fu_445_p2;
    sc_signal< sc_lv<2> > tmp_i_cast_fu_417_p1;
    sc_signal< sc_lv<3> > tmp_368_i_cast_fu_457_p1;
    sc_signal< sc_lv<3> > tmp_369_i_cast_fu_460_p1;
    sc_signal< sc_lv<4> > tmp_i_fu_472_p3;
    sc_signal< sc_lv<4> > agg_result_V_i_fu_479_p2;
    sc_signal< sc_lv<16> > agg_result_V_i_cast_fu_485_p1;
    sc_signal< sc_lv<32> > tmp_52_fu_542_p3;
    sc_signal< sc_lv<49> > tmp_52_cast3_fu_549_p1;
    sc_signal< sc_lv<49> > tmp_50_fu_539_p1;
    sc_signal< sc_lv<49> > tmp_53_fu_553_p2;
    sc_signal< sc_lv<24> > accResidual_0_V_fu_588_p3;
    sc_signal< sc_logic > grp_fu_533_ce;
    sc_signal< sc_logic > grp_fu_599_ce;
    sc_signal< sc_logic > grp_fu_605_ce;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_215;
    sc_signal< bool > ap_condition_260;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_pp0_stage1;
    static const sc_lv<5> ap_ST_fsm_state22;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<16> ap_const_lv16_8000;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_200;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<32> ap_const_lv32_4;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_accPopCount_V_0_0_1_fu_286_p3();
    void thread_accPopCount_V_1_0_1_fu_278_p3();
    void thread_accResidual_0_V_fu_588_p3();
    void thread_addconv_fu_583_p2();
    void thread_agg_result_V_i_cast_fu_485_p1();
    void thread_agg_result_V_i_fu_479_p2();
    void thread_alphaMem_V_address0();
    void thread_alphaMem_V_ce0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage1_iter3();
    void thread_ap_block_state11_pp0_stage0_iter4();
    void thread_ap_block_state12_pp0_stage1_iter4();
    void thread_ap_block_state13_pp0_stage0_iter5();
    void thread_ap_block_state14_pp0_stage1_iter5();
    void thread_ap_block_state15_pp0_stage0_iter6();
    void thread_ap_block_state16_pp0_stage1_iter6();
    void thread_ap_block_state17_pp0_stage0_iter7();
    void thread_ap_block_state18_pp0_stage1_iter7();
    void thread_ap_block_state19_pp0_stage0_iter8();
    void thread_ap_block_state20_pp0_stage1_iter8();
    void thread_ap_block_state21_pp0_stage0_iter9();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_block_state7_pp0_stage0_iter2();
    void thread_ap_block_state8_pp0_stage1_iter2();
    void thread_ap_block_state9_pp0_stage0_iter3();
    void thread_ap_condition_215();
    void thread_ap_condition_260();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i7_phi_fu_222_p4();
    void thread_ap_phi_mux_nf_phi_fu_210_p4();
    void thread_ap_phi_reg_pp0_iter0_nf_1_reg_229();
    void thread_ap_phi_reg_pp0_iter0_p_s_reg_239();
    void thread_ap_predicate_op147_write_state20();
    void thread_ap_predicate_op151_write_state21();
    void thread_ap_predicate_op75_read_state5();
    void thread_ap_ready();
    void thread_exitcond_fu_314_p2();
    void thread_grp_fu_533_ce();
    void thread_grp_fu_599_ce();
    void thread_grp_fu_605_ce();
    void thread_i_fu_320_p2();
    void thread_in_V_V_blk_n();
    void thread_in_V_V_read();
    void thread_in_idx_3_fu_268_p2();
    void thread_inputBuf_V_address0();
    void thread_inputBuf_V_ce0();
    void thread_inputBuf_V_we0();
    void thread_internal_ap_ready();
    void thread_masked_V_fu_400_p2();
    void thread_nf_4_fu_358_p2();
    void thread_out_V_V_blk_n();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_p_nf_1_fu_382_p3();
    void thread_pct_V_i_fu_463_p2();
    void thread_real_start();
    void thread_sf_4_fu_326_p2();
    void thread_start_out();
    void thread_start_write();
    void thread_thresMem_V_address0();
    void thread_thresMem_V_ce0();
    void thread_tmp1_fu_394_p2();
    void thread_tmp2_fu_445_p2();
    void thread_tmp_1208_fu_274_p1();
    void thread_tmp_1209_fu_338_p2();
    void thread_tmp_1210_fu_405_p1();
    void thread_tmp_1211_fu_409_p3();
    void thread_tmp_1212_fu_425_p3();
    void thread_tmp_365_i_cast_fu_421_p1();
    void thread_tmp_366_i_cast_fu_433_p1();
    void thread_tmp_368_i_cast_fu_457_p1();
    void thread_tmp_368_i_fu_451_p2();
    void thread_tmp_369_i_cast_fu_460_p1();
    void thread_tmp_38_fu_390_p1();
    void thread_tmp_39_fu_364_p1();
    void thread_tmp_41_fu_344_p2();
    void thread_tmp_42_fu_368_p1();
    void thread_tmp_44_fu_489_p2();
    void thread_tmp_45_fu_349_p2();
    void thread_tmp_46_fu_372_p1();
    void thread_tmp_50_fu_539_p1();
    void thread_tmp_52_cast3_fu_549_p1();
    void thread_tmp_52_fu_542_p3();
    void thread_tmp_53_fu_553_p2();
    void thread_tmp_56_fu_376_p2();
    void thread_tmp_58_fu_578_p2();
    void thread_tmp_V_16_fu_569_p2();
    void thread_tmp_V_17_fu_593_p2();
    void thread_tmp_fu_262_p2();
    void thread_tmp_i_cast_fu_417_p1();
    void thread_tmp_i_fu_472_p3();
    void thread_tmp_s_fu_332_p2();
    void thread_weightMem_V_address0();
    void thread_weightMem_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
