Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Apr  9 16:21 2019
VCD+ Writer N-2017.12-SP2-1_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
@@
@@
@@                     0  Asserting System reset......
@@
@@                     0 : System STILL at reset, can't show anything
@@
@@
@@                   100 : System STILL at reset, can't show anything
@@
@@
@@                   200 : System STILL at reset, can't show anything
@@
@@
@@                   300 : System STILL at reset, can't show anything
@@
@@                   360  Deasserting System reset......
@@
@@
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 207f0014205f000a : 2341590417698390026
@@@ mem[    8] = 47ff041f47ff041f : 5187869828152493087
@@@ mem[   16] = 47ff041f47ff041f : 5187869828152493087
@@@ mem[   24] = 4043040447ff041f : 4630549258301277215
@@@ mem[   32] = 4042040440630405 : 4630267783196902405
@@@ mem[   40] = 0000000000000555 : 1365
@@@
@@@
@@                  5820 : System halted
@@
@@@ System halted on HALT instruction
@@@
@@
@@  55 cycles / 10 instrs = 5.500000 CPI
@@
@@  1620.00 ns total time to execute
@@

$finish called from file "testbench/testbench.v", line 257.
$finish at simulation time                 6820
           V C S   S i m u l a t i o n   R e p o r t 
Time: 682000 ps
CPU Time:      0.220 seconds;       Data structure size:   0.2Mb
Tue Apr  9 16:21:46 2019
