

================================================================
== Vitis HLS Report for 'gemm'
================================================================
* Date:           Fri Apr  4 11:06:00 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131369|   131369|  0.657 ms|  0.657 ms|  131370|  131370|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- outer_middle  |   131367|   131367|       328|         32|          1|  4096|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 328


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 328
* Pipeline : 1
  Pipeline-0 : II = 32, D = 328, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.64>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 331 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 332 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 333 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [gemm.c:3]   --->   Operation 334 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 335 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m1"   --->   Operation 336 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 337 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %m2"   --->   Operation 338 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prod, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 339 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prod"   --->   Operation 340 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.38ns)   --->   "%store_ln8 = store i13 0, i13 %indvar_flatten" [gemm.c:8]   --->   Operation 341 'store' 'store_ln8' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 342 [1/1] (0.38ns)   --->   "%store_ln8 = store i7 0, i7 %i" [gemm.c:8]   --->   Operation 342 'store' 'store_ln8' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 343 [1/1] (0.38ns)   --->   "%store_ln8 = store i7 0, i7 %j" [gemm.c:8]   --->   Operation 343 'store' 'store_ln8' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln8 = br void %inner" [gemm.c:8]   --->   Operation 344 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i"   --->   Operation 345 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [gemm.c:8]   --->   Operation 346 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_1"   --->   Operation 347 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0" [gemm.c:14]   --->   Operation 348 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 349 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.64ns)   --->   "%icmp_ln8 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [gemm.c:8]   --->   Operation 350 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.75ns)   --->   "%add_ln8 = add i13 %indvar_flatten_load, i13 1" [gemm.c:8]   --->   Operation 351 'add' 'add_ln8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc19, void %for.end21" [gemm.c:8]   --->   Operation 352 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [gemm.c:9]   --->   Operation 353 'load' 'j_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.59ns)   --->   "%icmp_ln9 = icmp_eq  i7 %j_load, i7 64" [gemm.c:9]   --->   Operation 354 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.30ns)   --->   "%select_ln4 = select i1 %icmp_ln9, i7 0, i7 %j_load" [gemm.c:4]   --->   Operation 355 'select' 'select_ln4' <Predicate = (!icmp_ln8)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.70ns)   --->   "%add_ln8_1 = add i7 %i_1, i7 1" [gemm.c:8]   --->   Operation 356 'add' 'add_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%empty_7 = trunc i7 %add_ln8_1" [gemm.c:8]   --->   Operation 357 'trunc' 'empty_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.29ns)   --->   "%select_ln4_1 = select i1 %icmp_ln9, i6 %empty_7, i6 %empty" [gemm.c:4]   --->   Operation 358 'select' 'select_ln4_1' <Predicate = (!icmp_ln8)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%shl_ln14_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_7, i6 0" [gemm.c:14]   --->   Operation 359 'bitconcatenate' 'shl_ln14_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.29ns)   --->   "%select_ln4_2 = select i1 %icmp_ln9, i12 %shl_ln14_mid1, i12 %shl_ln" [gemm.c:4]   --->   Operation 360 'select' 'select_ln4_2' <Predicate = (!icmp_ln8)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i12 %select_ln4_2" [gemm.c:4]   --->   Operation 361 'zext' 'zext_ln4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%m1_addr = getelementptr i64 %m1, i64 0, i64 %zext_ln4" [gemm.c:14]   --->   Operation 362 'getelementptr' 'm1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 363 [2/2] (1.64ns)   --->   "%m1_load = load i12 %m1_addr" [gemm.c:4]   --->   Operation 363 'load' 'm1_load' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%or_ln4 = or i12 %select_ln4_2, i12 1" [gemm.c:4]   --->   Operation 364 'or' 'or_ln4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln4_1 = zext i12 %or_ln4" [gemm.c:4]   --->   Operation 365 'zext' 'zext_ln4_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%m1_addr_1 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_1" [gemm.c:14]   --->   Operation 366 'getelementptr' 'm1_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 367 [2/2] (1.64ns)   --->   "%m1_load_1 = load i12 %m1_addr_1" [gemm.c:4]   --->   Operation 367 'load' 'm1_load_1' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 368 [1/1] (0.30ns)   --->   "%select_ln8 = select i1 %icmp_ln9, i7 %add_ln8_1, i7 %i_1" [gemm.c:8]   --->   Operation 368 'select' 'select_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i7 %select_ln4" [gemm.c:14]   --->   Operation 369 'trunc' 'trunc_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %trunc_ln14" [gemm.c:14]   --->   Operation 370 'zext' 'zext_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%m2_addr = getelementptr i64 %m2, i64 0, i64 %zext_ln14" [gemm.c:14]   --->   Operation 371 'getelementptr' 'm2_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 372 [2/2] (1.64ns)   --->   "%m2_load = load i12 %m2_addr" [gemm.c:14]   --->   Operation 372 'load' 'm2_load' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln14_1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 373 'bitconcatenate' 'zext_ln14_1_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i7 %zext_ln14_1_cast" [gemm.c:14]   --->   Operation 374 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%m2_addr_1 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_1" [gemm.c:14]   --->   Operation 375 'getelementptr' 'm2_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 376 [2/2] (1.64ns)   --->   "%m2_load_1 = load i12 %m2_addr_1" [gemm.c:14]   --->   Operation 376 'load' 'm2_load_1' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 377 [1/1] (0.70ns)   --->   "%add_ln9 = add i7 %select_ln4, i7 1" [gemm.c:9]   --->   Operation 377 'add' 'add_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.38ns)   --->   "%store_ln9 = store i13 %add_ln8, i13 %indvar_flatten" [gemm.c:9]   --->   Operation 378 'store' 'store_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.38>
ST_1 : Operation 379 [1/1] (0.38ns)   --->   "%store_ln9 = store i7 %select_ln8, i7 %i" [gemm.c:9]   --->   Operation 379 'store' 'store_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.38>
ST_1 : Operation 380 [1/1] (0.38ns)   --->   "%store_ln9 = store i7 %add_ln9, i7 %j" [gemm.c:9]   --->   Operation 380 'store' 'store_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 381 [1/2] (1.64ns)   --->   "%m1_load = load i12 %m1_addr" [gemm.c:4]   --->   Operation 381 'load' 'm1_load' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 382 [1/2] (1.64ns)   --->   "%m1_load_1 = load i12 %m1_addr_1" [gemm.c:4]   --->   Operation 382 'load' 'm1_load_1' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%or_ln4_1 = or i12 %select_ln4_2, i12 2" [gemm.c:4]   --->   Operation 383 'or' 'or_ln4_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln4_2 = zext i12 %or_ln4_1" [gemm.c:4]   --->   Operation 384 'zext' 'zext_ln4_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%m1_addr_2 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_2" [gemm.c:14]   --->   Operation 385 'getelementptr' 'm1_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 386 [2/2] (1.64ns)   --->   "%m1_load_2 = load i12 %m1_addr_2" [gemm.c:4]   --->   Operation 386 'load' 'm1_load_2' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%or_ln4_2 = or i12 %select_ln4_2, i12 3" [gemm.c:4]   --->   Operation 387 'or' 'or_ln4_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln4_3 = zext i12 %or_ln4_2" [gemm.c:4]   --->   Operation 388 'zext' 'zext_ln4_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%m1_addr_3 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_3" [gemm.c:14]   --->   Operation 389 'getelementptr' 'm1_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 390 [2/2] (1.64ns)   --->   "%m1_load_3 = load i12 %m1_addr_3" [gemm.c:4]   --->   Operation 390 'load' 'm1_load_3' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 391 [1/2] (1.64ns)   --->   "%m2_load = load i12 %m2_addr" [gemm.c:14]   --->   Operation 391 'load' 'm2_load' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 392 [1/2] (1.64ns)   --->   "%m2_load_1 = load i12 %m2_addr_1" [gemm.c:14]   --->   Operation 392 'load' 'm2_load_1' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln14_2_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 393 'bitconcatenate' 'zext_ln14_2_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i8 %zext_ln14_2_cast" [gemm.c:14]   --->   Operation 394 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%m2_addr_2 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_2" [gemm.c:14]   --->   Operation 395 'getelementptr' 'm2_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 396 [2/2] (1.64ns)   --->   "%m2_load_2 = load i12 %m2_addr_2" [gemm.c:14]   --->   Operation 396 'load' 'm2_load_2' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i7 %zext_ln14_1_cast" [gemm.c:14]   --->   Operation 397 'sext' 'sext_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i8 %sext_ln14" [gemm.c:14]   --->   Operation 398 'zext' 'zext_ln14_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%m2_addr_3 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_3" [gemm.c:14]   --->   Operation 399 'getelementptr' 'm2_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 400 [2/2] (1.64ns)   --->   "%m2_load_3 = load i12 %m2_addr_3" [gemm.c:14]   --->   Operation 400 'load' 'm2_load_3' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%bitcast_ln4 = bitcast i64 %m1_load" [gemm.c:4]   --->   Operation 401 'bitcast' 'bitcast_ln4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln4_1 = bitcast i64 %m1_load_1" [gemm.c:4]   --->   Operation 402 'bitcast' 'bitcast_ln4_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 403 [1/2] (1.64ns)   --->   "%m1_load_2 = load i12 %m1_addr_2" [gemm.c:4]   --->   Operation 403 'load' 'm1_load_2' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 404 [1/2] (1.64ns)   --->   "%m1_load_3 = load i12 %m1_addr_3" [gemm.c:4]   --->   Operation 404 'load' 'm1_load_3' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%or_ln4_3 = or i12 %select_ln4_2, i12 4" [gemm.c:4]   --->   Operation 405 'or' 'or_ln4_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln4_4 = zext i12 %or_ln4_3" [gemm.c:4]   --->   Operation 406 'zext' 'zext_ln4_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%m1_addr_4 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_4" [gemm.c:14]   --->   Operation 407 'getelementptr' 'm1_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 408 [2/2] (1.64ns)   --->   "%m1_load_4 = load i12 %m1_addr_4" [gemm.c:4]   --->   Operation 408 'load' 'm1_load_4' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%or_ln4_4 = or i12 %select_ln4_2, i12 5" [gemm.c:4]   --->   Operation 409 'or' 'or_ln4_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln4_5 = zext i12 %or_ln4_4" [gemm.c:4]   --->   Operation 410 'zext' 'zext_ln4_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%m1_addr_5 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_5" [gemm.c:14]   --->   Operation 411 'getelementptr' 'm1_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 412 [2/2] (1.64ns)   --->   "%m1_load_5 = load i12 %m1_addr_5" [gemm.c:4]   --->   Operation 412 'load' 'm1_load_5' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i64 %m2_load" [gemm.c:14]   --->   Operation 413 'bitcast' 'bitcast_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 414 [5/5] (3.33ns)   --->   "%mult = dmul i64 %bitcast_ln4, i64 %bitcast_ln14" [gemm.c:14]   --->   Operation 414 'dmul' 'mult' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%bitcast_ln14_1 = bitcast i64 %m2_load_1" [gemm.c:14]   --->   Operation 415 'bitcast' 'bitcast_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 416 [5/5] (3.33ns)   --->   "%mult_1 = dmul i64 %bitcast_ln4_1, i64 %bitcast_ln14_1" [gemm.c:14]   --->   Operation 416 'dmul' 'mult_1' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/2] (1.64ns)   --->   "%m2_load_2 = load i12 %m2_addr_2" [gemm.c:14]   --->   Operation 417 'load' 'm2_load_2' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 418 [1/2] (1.64ns)   --->   "%m2_load_3 = load i12 %m2_addr_3" [gemm.c:14]   --->   Operation 418 'load' 'm2_load_3' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln14_4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 419 'bitconcatenate' 'zext_ln14_4_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i9 %zext_ln14_4_cast" [gemm.c:14]   --->   Operation 420 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%m2_addr_4 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_4" [gemm.c:14]   --->   Operation 421 'getelementptr' 'm2_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 422 [2/2] (1.64ns)   --->   "%m2_load_4 = load i12 %m2_addr_4" [gemm.c:14]   --->   Operation 422 'load' 'm2_load_4' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln14_5_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 423 'bitconcatenate' 'zext_ln14_5_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i9 %zext_ln14_5_cast" [gemm.c:14]   --->   Operation 424 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%m2_addr_5 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_5" [gemm.c:14]   --->   Operation 425 'getelementptr' 'm2_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 426 [2/2] (1.64ns)   --->   "%m2_load_5 = load i12 %m2_addr_5" [gemm.c:14]   --->   Operation 426 'load' 'm2_load_5' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%bitcast_ln4_2 = bitcast i64 %m1_load_2" [gemm.c:4]   --->   Operation 427 'bitcast' 'bitcast_ln4_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%bitcast_ln4_3 = bitcast i64 %m1_load_3" [gemm.c:4]   --->   Operation 428 'bitcast' 'bitcast_ln4_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 429 [1/2] (1.64ns)   --->   "%m1_load_4 = load i12 %m1_addr_4" [gemm.c:4]   --->   Operation 429 'load' 'm1_load_4' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 430 [1/2] (1.64ns)   --->   "%m1_load_5 = load i12 %m1_addr_5" [gemm.c:4]   --->   Operation 430 'load' 'm1_load_5' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%or_ln4_5 = or i12 %select_ln4_2, i12 6" [gemm.c:4]   --->   Operation 431 'or' 'or_ln4_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln4_6 = zext i12 %or_ln4_5" [gemm.c:4]   --->   Operation 432 'zext' 'zext_ln4_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%m1_addr_6 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_6" [gemm.c:14]   --->   Operation 433 'getelementptr' 'm1_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 434 [2/2] (1.64ns)   --->   "%m1_load_6 = load i12 %m1_addr_6" [gemm.c:4]   --->   Operation 434 'load' 'm1_load_6' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%or_ln4_6 = or i12 %select_ln4_2, i12 7" [gemm.c:4]   --->   Operation 435 'or' 'or_ln4_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln4_7 = zext i12 %or_ln4_6" [gemm.c:4]   --->   Operation 436 'zext' 'zext_ln4_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%m1_addr_7 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_7" [gemm.c:14]   --->   Operation 437 'getelementptr' 'm1_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 438 [2/2] (1.64ns)   --->   "%m1_load_7 = load i12 %m1_addr_7" [gemm.c:4]   --->   Operation 438 'load' 'm1_load_7' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 439 [4/5] (3.33ns)   --->   "%mult = dmul i64 %bitcast_ln4, i64 %bitcast_ln14" [gemm.c:14]   --->   Operation 439 'dmul' 'mult' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [4/5] (3.33ns)   --->   "%mult_1 = dmul i64 %bitcast_ln4_1, i64 %bitcast_ln14_1" [gemm.c:14]   --->   Operation 440 'dmul' 'mult_1' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%bitcast_ln14_2 = bitcast i64 %m2_load_2" [gemm.c:14]   --->   Operation 441 'bitcast' 'bitcast_ln14_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 442 [5/5] (3.33ns)   --->   "%mult_2 = dmul i64 %bitcast_ln4_2, i64 %bitcast_ln14_2" [gemm.c:14]   --->   Operation 442 'dmul' 'mult_2' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln14_3 = bitcast i64 %m2_load_3" [gemm.c:14]   --->   Operation 443 'bitcast' 'bitcast_ln14_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 444 [5/5] (3.33ns)   --->   "%mult_3 = dmul i64 %bitcast_ln4_3, i64 %bitcast_ln14_3" [gemm.c:14]   --->   Operation 444 'dmul' 'mult_3' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 445 [1/2] (1.64ns)   --->   "%m2_load_4 = load i12 %m2_addr_4" [gemm.c:14]   --->   Operation 445 'load' 'm2_load_4' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 446 [1/2] (1.64ns)   --->   "%m2_load_5 = load i12 %m2_addr_5" [gemm.c:14]   --->   Operation 446 'load' 'm2_load_5' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i8 %zext_ln14_2_cast" [gemm.c:14]   --->   Operation 447 'sext' 'sext_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i9 %sext_ln14_1" [gemm.c:14]   --->   Operation 448 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%m2_addr_6 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_6" [gemm.c:14]   --->   Operation 449 'getelementptr' 'm2_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 450 [2/2] (1.64ns)   --->   "%m2_load_6 = load i12 %m2_addr_6" [gemm.c:14]   --->   Operation 450 'load' 'm2_load_6' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln14_2 = sext i7 %zext_ln14_1_cast" [gemm.c:14]   --->   Operation 451 'sext' 'sext_ln14_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i9 %sext_ln14_2" [gemm.c:14]   --->   Operation 452 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%m2_addr_7 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_7" [gemm.c:14]   --->   Operation 453 'getelementptr' 'm2_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 454 [2/2] (1.64ns)   --->   "%m2_load_7 = load i12 %m2_addr_7" [gemm.c:14]   --->   Operation 454 'load' 'm2_load_7' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln4_4 = bitcast i64 %m1_load_4" [gemm.c:4]   --->   Operation 455 'bitcast' 'bitcast_ln4_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%bitcast_ln4_5 = bitcast i64 %m1_load_5" [gemm.c:4]   --->   Operation 456 'bitcast' 'bitcast_ln4_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 457 [1/2] (1.64ns)   --->   "%m1_load_6 = load i12 %m1_addr_6" [gemm.c:4]   --->   Operation 457 'load' 'm1_load_6' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 458 [1/2] (1.64ns)   --->   "%m1_load_7 = load i12 %m1_addr_7" [gemm.c:4]   --->   Operation 458 'load' 'm1_load_7' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%or_ln4_7 = or i12 %select_ln4_2, i12 8" [gemm.c:4]   --->   Operation 459 'or' 'or_ln4_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln4_8 = zext i12 %or_ln4_7" [gemm.c:4]   --->   Operation 460 'zext' 'zext_ln4_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "%m1_addr_8 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_8" [gemm.c:14]   --->   Operation 461 'getelementptr' 'm1_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 462 [2/2] (1.64ns)   --->   "%m1_load_8 = load i12 %m1_addr_8" [gemm.c:4]   --->   Operation 462 'load' 'm1_load_8' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 463 [1/1] (0.00ns)   --->   "%or_ln4_8 = or i12 %select_ln4_2, i12 9" [gemm.c:4]   --->   Operation 463 'or' 'or_ln4_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln4_9 = zext i12 %or_ln4_8" [gemm.c:4]   --->   Operation 464 'zext' 'zext_ln4_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%m1_addr_9 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_9" [gemm.c:14]   --->   Operation 465 'getelementptr' 'm1_addr_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 466 [2/2] (1.64ns)   --->   "%m1_load_9 = load i12 %m1_addr_9" [gemm.c:4]   --->   Operation 466 'load' 'm1_load_9' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 467 [3/5] (3.33ns)   --->   "%mult = dmul i64 %bitcast_ln4, i64 %bitcast_ln14" [gemm.c:14]   --->   Operation 467 'dmul' 'mult' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 468 [3/5] (3.33ns)   --->   "%mult_1 = dmul i64 %bitcast_ln4_1, i64 %bitcast_ln14_1" [gemm.c:14]   --->   Operation 468 'dmul' 'mult_1' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 469 [4/5] (3.33ns)   --->   "%mult_2 = dmul i64 %bitcast_ln4_2, i64 %bitcast_ln14_2" [gemm.c:14]   --->   Operation 469 'dmul' 'mult_2' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 470 [4/5] (3.33ns)   --->   "%mult_3 = dmul i64 %bitcast_ln4_3, i64 %bitcast_ln14_3" [gemm.c:14]   --->   Operation 470 'dmul' 'mult_3' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%bitcast_ln14_4 = bitcast i64 %m2_load_4" [gemm.c:14]   --->   Operation 471 'bitcast' 'bitcast_ln14_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 472 [5/5] (3.33ns)   --->   "%mult_4 = dmul i64 %bitcast_ln4_4, i64 %bitcast_ln14_4" [gemm.c:14]   --->   Operation 472 'dmul' 'mult_4' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 473 [1/1] (0.00ns)   --->   "%bitcast_ln14_5 = bitcast i64 %m2_load_5" [gemm.c:14]   --->   Operation 473 'bitcast' 'bitcast_ln14_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 474 [5/5] (3.33ns)   --->   "%mult_5 = dmul i64 %bitcast_ln4_5, i64 %bitcast_ln14_5" [gemm.c:14]   --->   Operation 474 'dmul' 'mult_5' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 475 [1/2] (1.64ns)   --->   "%m2_load_6 = load i12 %m2_addr_6" [gemm.c:14]   --->   Operation 475 'load' 'm2_load_6' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 476 [1/2] (1.64ns)   --->   "%m2_load_7 = load i12 %m2_addr_7" [gemm.c:14]   --->   Operation 476 'load' 'm2_load_7' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln14_8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 477 'bitconcatenate' 'zext_ln14_8_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i10 %zext_ln14_8_cast" [gemm.c:14]   --->   Operation 478 'zext' 'zext_ln14_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 479 [1/1] (0.00ns)   --->   "%m2_addr_8 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_8" [gemm.c:14]   --->   Operation 479 'getelementptr' 'm2_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 480 [2/2] (1.64ns)   --->   "%m2_load_8 = load i12 %m2_addr_8" [gemm.c:14]   --->   Operation 480 'load' 'm2_load_8' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln14_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 481 'bitconcatenate' 'zext_ln14_9_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i10 %zext_ln14_9_cast" [gemm.c:14]   --->   Operation 482 'zext' 'zext_ln14_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "%m2_addr_9 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_9" [gemm.c:14]   --->   Operation 483 'getelementptr' 'm2_addr_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 484 [2/2] (1.64ns)   --->   "%m2_load_9 = load i12 %m2_addr_9" [gemm.c:14]   --->   Operation 484 'load' 'm2_load_9' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 485 [1/1] (0.00ns)   --->   "%bitcast_ln4_6 = bitcast i64 %m1_load_6" [gemm.c:4]   --->   Operation 485 'bitcast' 'bitcast_ln4_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 486 [1/1] (0.00ns)   --->   "%bitcast_ln4_7 = bitcast i64 %m1_load_7" [gemm.c:4]   --->   Operation 486 'bitcast' 'bitcast_ln4_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 487 [1/2] (1.64ns)   --->   "%m1_load_8 = load i12 %m1_addr_8" [gemm.c:4]   --->   Operation 487 'load' 'm1_load_8' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 488 [1/2] (1.64ns)   --->   "%m1_load_9 = load i12 %m1_addr_9" [gemm.c:4]   --->   Operation 488 'load' 'm1_load_9' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 489 [1/1] (0.00ns)   --->   "%or_ln4_9 = or i12 %select_ln4_2, i12 10" [gemm.c:4]   --->   Operation 489 'or' 'or_ln4_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln4_10 = zext i12 %or_ln4_9" [gemm.c:4]   --->   Operation 490 'zext' 'zext_ln4_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 491 [1/1] (0.00ns)   --->   "%m1_addr_10 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_10" [gemm.c:14]   --->   Operation 491 'getelementptr' 'm1_addr_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 492 [2/2] (1.64ns)   --->   "%m1_load_10 = load i12 %m1_addr_10" [gemm.c:4]   --->   Operation 492 'load' 'm1_load_10' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 493 [1/1] (0.00ns)   --->   "%or_ln4_10 = or i12 %select_ln4_2, i12 11" [gemm.c:4]   --->   Operation 493 'or' 'or_ln4_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln4_11 = zext i12 %or_ln4_10" [gemm.c:4]   --->   Operation 494 'zext' 'zext_ln4_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 495 [1/1] (0.00ns)   --->   "%m1_addr_11 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_11" [gemm.c:14]   --->   Operation 495 'getelementptr' 'm1_addr_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 496 [2/2] (1.64ns)   --->   "%m1_load_11 = load i12 %m1_addr_11" [gemm.c:4]   --->   Operation 496 'load' 'm1_load_11' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 497 [2/5] (3.33ns)   --->   "%mult = dmul i64 %bitcast_ln4, i64 %bitcast_ln14" [gemm.c:14]   --->   Operation 497 'dmul' 'mult' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 498 [2/5] (3.33ns)   --->   "%mult_1 = dmul i64 %bitcast_ln4_1, i64 %bitcast_ln14_1" [gemm.c:14]   --->   Operation 498 'dmul' 'mult_1' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 499 [3/5] (3.33ns)   --->   "%mult_2 = dmul i64 %bitcast_ln4_2, i64 %bitcast_ln14_2" [gemm.c:14]   --->   Operation 499 'dmul' 'mult_2' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 500 [3/5] (3.33ns)   --->   "%mult_3 = dmul i64 %bitcast_ln4_3, i64 %bitcast_ln14_3" [gemm.c:14]   --->   Operation 500 'dmul' 'mult_3' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 501 [4/5] (3.33ns)   --->   "%mult_4 = dmul i64 %bitcast_ln4_4, i64 %bitcast_ln14_4" [gemm.c:14]   --->   Operation 501 'dmul' 'mult_4' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 502 [4/5] (3.33ns)   --->   "%mult_5 = dmul i64 %bitcast_ln4_5, i64 %bitcast_ln14_5" [gemm.c:14]   --->   Operation 502 'dmul' 'mult_5' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 503 [1/1] (0.00ns)   --->   "%bitcast_ln14_6 = bitcast i64 %m2_load_6" [gemm.c:14]   --->   Operation 503 'bitcast' 'bitcast_ln14_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 504 [5/5] (3.33ns)   --->   "%mult_6 = dmul i64 %bitcast_ln4_6, i64 %bitcast_ln14_6" [gemm.c:14]   --->   Operation 504 'dmul' 'mult_6' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 505 [1/1] (0.00ns)   --->   "%bitcast_ln14_7 = bitcast i64 %m2_load_7" [gemm.c:14]   --->   Operation 505 'bitcast' 'bitcast_ln14_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 506 [5/5] (3.33ns)   --->   "%mult_7 = dmul i64 %bitcast_ln4_7, i64 %bitcast_ln14_7" [gemm.c:14]   --->   Operation 506 'dmul' 'mult_7' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 507 [1/2] (1.64ns)   --->   "%m2_load_8 = load i12 %m2_addr_8" [gemm.c:14]   --->   Operation 507 'load' 'm2_load_8' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 508 [1/2] (1.64ns)   --->   "%m2_load_9 = load i12 %m2_addr_9" [gemm.c:14]   --->   Operation 508 'load' 'm2_load_9' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln14_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 509 'bitconcatenate' 'zext_ln14_10_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln14_10 = zext i10 %zext_ln14_10_cast" [gemm.c:14]   --->   Operation 510 'zext' 'zext_ln14_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 511 [1/1] (0.00ns)   --->   "%m2_addr_10 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_10" [gemm.c:14]   --->   Operation 511 'getelementptr' 'm2_addr_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 512 [2/2] (1.64ns)   --->   "%m2_load_10 = load i12 %m2_addr_10" [gemm.c:14]   --->   Operation 512 'load' 'm2_load_10' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln14_11_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 513 'bitconcatenate' 'zext_ln14_11_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln14_11 = zext i10 %zext_ln14_11_cast" [gemm.c:14]   --->   Operation 514 'zext' 'zext_ln14_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 515 [1/1] (0.00ns)   --->   "%m2_addr_11 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_11" [gemm.c:14]   --->   Operation 515 'getelementptr' 'm2_addr_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 516 [2/2] (1.64ns)   --->   "%m2_load_11 = load i12 %m2_addr_11" [gemm.c:14]   --->   Operation 516 'load' 'm2_load_11' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 517 [1/1] (0.00ns)   --->   "%bitcast_ln4_8 = bitcast i64 %m1_load_8" [gemm.c:4]   --->   Operation 517 'bitcast' 'bitcast_ln4_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 518 [1/1] (0.00ns)   --->   "%bitcast_ln4_9 = bitcast i64 %m1_load_9" [gemm.c:4]   --->   Operation 518 'bitcast' 'bitcast_ln4_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 519 [1/2] (1.64ns)   --->   "%m1_load_10 = load i12 %m1_addr_10" [gemm.c:4]   --->   Operation 519 'load' 'm1_load_10' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 520 [1/2] (1.64ns)   --->   "%m1_load_11 = load i12 %m1_addr_11" [gemm.c:4]   --->   Operation 520 'load' 'm1_load_11' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 521 [1/1] (0.00ns)   --->   "%or_ln4_11 = or i12 %select_ln4_2, i12 12" [gemm.c:4]   --->   Operation 521 'or' 'or_ln4_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln4_12 = zext i12 %or_ln4_11" [gemm.c:4]   --->   Operation 522 'zext' 'zext_ln4_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 523 [1/1] (0.00ns)   --->   "%m1_addr_12 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_12" [gemm.c:14]   --->   Operation 523 'getelementptr' 'm1_addr_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 524 [2/2] (1.64ns)   --->   "%m1_load_12 = load i12 %m1_addr_12" [gemm.c:4]   --->   Operation 524 'load' 'm1_load_12' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 525 [1/1] (0.00ns)   --->   "%or_ln4_12 = or i12 %select_ln4_2, i12 13" [gemm.c:4]   --->   Operation 525 'or' 'or_ln4_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln4_13 = zext i12 %or_ln4_12" [gemm.c:4]   --->   Operation 526 'zext' 'zext_ln4_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 527 [1/1] (0.00ns)   --->   "%m1_addr_13 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_13" [gemm.c:14]   --->   Operation 527 'getelementptr' 'm1_addr_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 528 [2/2] (1.64ns)   --->   "%m1_load_13 = load i12 %m1_addr_13" [gemm.c:4]   --->   Operation 528 'load' 'm1_load_13' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 529 [1/5] (3.33ns)   --->   "%mult = dmul i64 %bitcast_ln4, i64 %bitcast_ln14" [gemm.c:14]   --->   Operation 529 'dmul' 'mult' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 530 [1/5] (3.33ns)   --->   "%mult_1 = dmul i64 %bitcast_ln4_1, i64 %bitcast_ln14_1" [gemm.c:14]   --->   Operation 530 'dmul' 'mult_1' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 531 [2/5] (3.33ns)   --->   "%mult_2 = dmul i64 %bitcast_ln4_2, i64 %bitcast_ln14_2" [gemm.c:14]   --->   Operation 531 'dmul' 'mult_2' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 532 [2/5] (3.33ns)   --->   "%mult_3 = dmul i64 %bitcast_ln4_3, i64 %bitcast_ln14_3" [gemm.c:14]   --->   Operation 532 'dmul' 'mult_3' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 533 [3/5] (3.33ns)   --->   "%mult_4 = dmul i64 %bitcast_ln4_4, i64 %bitcast_ln14_4" [gemm.c:14]   --->   Operation 533 'dmul' 'mult_4' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 534 [3/5] (3.33ns)   --->   "%mult_5 = dmul i64 %bitcast_ln4_5, i64 %bitcast_ln14_5" [gemm.c:14]   --->   Operation 534 'dmul' 'mult_5' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 535 [4/5] (3.33ns)   --->   "%mult_6 = dmul i64 %bitcast_ln4_6, i64 %bitcast_ln14_6" [gemm.c:14]   --->   Operation 535 'dmul' 'mult_6' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 536 [4/5] (3.33ns)   --->   "%mult_7 = dmul i64 %bitcast_ln4_7, i64 %bitcast_ln14_7" [gemm.c:14]   --->   Operation 536 'dmul' 'mult_7' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 537 [1/1] (0.00ns)   --->   "%bitcast_ln14_8 = bitcast i64 %m2_load_8" [gemm.c:14]   --->   Operation 537 'bitcast' 'bitcast_ln14_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 538 [5/5] (3.33ns)   --->   "%mult_8 = dmul i64 %bitcast_ln4_8, i64 %bitcast_ln14_8" [gemm.c:14]   --->   Operation 538 'dmul' 'mult_8' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 539 [1/1] (0.00ns)   --->   "%bitcast_ln14_9 = bitcast i64 %m2_load_9" [gemm.c:14]   --->   Operation 539 'bitcast' 'bitcast_ln14_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 540 [5/5] (3.33ns)   --->   "%mult_9 = dmul i64 %bitcast_ln4_9, i64 %bitcast_ln14_9" [gemm.c:14]   --->   Operation 540 'dmul' 'mult_9' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 541 [1/2] (1.64ns)   --->   "%m2_load_10 = load i12 %m2_addr_10" [gemm.c:14]   --->   Operation 541 'load' 'm2_load_10' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 542 [1/2] (1.64ns)   --->   "%m2_load_11 = load i12 %m2_addr_11" [gemm.c:14]   --->   Operation 542 'load' 'm2_load_11' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln14_3 = sext i9 %zext_ln14_4_cast" [gemm.c:14]   --->   Operation 543 'sext' 'sext_ln14_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln14_12 = zext i10 %sext_ln14_3" [gemm.c:14]   --->   Operation 544 'zext' 'zext_ln14_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 545 [1/1] (0.00ns)   --->   "%m2_addr_12 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_12" [gemm.c:14]   --->   Operation 545 'getelementptr' 'm2_addr_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 546 [2/2] (1.64ns)   --->   "%m2_load_12 = load i12 %m2_addr_12" [gemm.c:14]   --->   Operation 546 'load' 'm2_load_12' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln14_4 = sext i9 %zext_ln14_5_cast" [gemm.c:14]   --->   Operation 547 'sext' 'sext_ln14_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln14_13 = zext i10 %sext_ln14_4" [gemm.c:14]   --->   Operation 548 'zext' 'zext_ln14_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 549 [1/1] (0.00ns)   --->   "%m2_addr_13 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_13" [gemm.c:14]   --->   Operation 549 'getelementptr' 'm2_addr_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 550 [2/2] (1.64ns)   --->   "%m2_load_13 = load i12 %m2_addr_13" [gemm.c:14]   --->   Operation 550 'load' 'm2_load_13' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 551 [1/1] (0.00ns)   --->   "%bitcast_ln4_10 = bitcast i64 %m1_load_10" [gemm.c:4]   --->   Operation 551 'bitcast' 'bitcast_ln4_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 552 [1/1] (0.00ns)   --->   "%bitcast_ln4_11 = bitcast i64 %m1_load_11" [gemm.c:4]   --->   Operation 552 'bitcast' 'bitcast_ln4_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 553 [1/2] (1.64ns)   --->   "%m1_load_12 = load i12 %m1_addr_12" [gemm.c:4]   --->   Operation 553 'load' 'm1_load_12' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 554 [1/2] (1.64ns)   --->   "%m1_load_13 = load i12 %m1_addr_13" [gemm.c:4]   --->   Operation 554 'load' 'm1_load_13' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 555 [1/1] (0.00ns)   --->   "%or_ln4_13 = or i12 %select_ln4_2, i12 14" [gemm.c:4]   --->   Operation 555 'or' 'or_ln4_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln4_14 = zext i12 %or_ln4_13" [gemm.c:4]   --->   Operation 556 'zext' 'zext_ln4_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 557 [1/1] (0.00ns)   --->   "%m1_addr_14 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_14" [gemm.c:14]   --->   Operation 557 'getelementptr' 'm1_addr_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 558 [2/2] (1.64ns)   --->   "%m1_load_14 = load i12 %m1_addr_14" [gemm.c:4]   --->   Operation 558 'load' 'm1_load_14' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 559 [1/1] (0.00ns)   --->   "%or_ln4_14 = or i12 %select_ln4_2, i12 15" [gemm.c:4]   --->   Operation 559 'or' 'or_ln4_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln4_15 = zext i12 %or_ln4_14" [gemm.c:4]   --->   Operation 560 'zext' 'zext_ln4_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 561 [1/1] (0.00ns)   --->   "%m1_addr_15 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_15" [gemm.c:14]   --->   Operation 561 'getelementptr' 'm1_addr_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 562 [2/2] (1.64ns)   --->   "%m1_load_15 = load i12 %m1_addr_15" [gemm.c:4]   --->   Operation 562 'load' 'm1_load_15' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 563 [5/5] (2.89ns)   --->   "%sum_1 = dadd i64 %mult, i64 0" [gemm.c:15]   --->   Operation 563 'dadd' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 564 [1/5] (3.33ns)   --->   "%mult_2 = dmul i64 %bitcast_ln4_2, i64 %bitcast_ln14_2" [gemm.c:14]   --->   Operation 564 'dmul' 'mult_2' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 565 [1/5] (3.33ns)   --->   "%mult_3 = dmul i64 %bitcast_ln4_3, i64 %bitcast_ln14_3" [gemm.c:14]   --->   Operation 565 'dmul' 'mult_3' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 566 [2/5] (3.33ns)   --->   "%mult_4 = dmul i64 %bitcast_ln4_4, i64 %bitcast_ln14_4" [gemm.c:14]   --->   Operation 566 'dmul' 'mult_4' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 567 [2/5] (3.33ns)   --->   "%mult_5 = dmul i64 %bitcast_ln4_5, i64 %bitcast_ln14_5" [gemm.c:14]   --->   Operation 567 'dmul' 'mult_5' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 568 [3/5] (3.33ns)   --->   "%mult_6 = dmul i64 %bitcast_ln4_6, i64 %bitcast_ln14_6" [gemm.c:14]   --->   Operation 568 'dmul' 'mult_6' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 569 [3/5] (3.33ns)   --->   "%mult_7 = dmul i64 %bitcast_ln4_7, i64 %bitcast_ln14_7" [gemm.c:14]   --->   Operation 569 'dmul' 'mult_7' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 570 [4/5] (3.33ns)   --->   "%mult_8 = dmul i64 %bitcast_ln4_8, i64 %bitcast_ln14_8" [gemm.c:14]   --->   Operation 570 'dmul' 'mult_8' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 571 [4/5] (3.33ns)   --->   "%mult_9 = dmul i64 %bitcast_ln4_9, i64 %bitcast_ln14_9" [gemm.c:14]   --->   Operation 571 'dmul' 'mult_9' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 572 [1/1] (0.00ns)   --->   "%bitcast_ln14_10 = bitcast i64 %m2_load_10" [gemm.c:14]   --->   Operation 572 'bitcast' 'bitcast_ln14_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 573 [5/5] (3.33ns)   --->   "%mult_s = dmul i64 %bitcast_ln4_10, i64 %bitcast_ln14_10" [gemm.c:14]   --->   Operation 573 'dmul' 'mult_s' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 574 [1/1] (0.00ns)   --->   "%bitcast_ln14_11 = bitcast i64 %m2_load_11" [gemm.c:14]   --->   Operation 574 'bitcast' 'bitcast_ln14_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 575 [5/5] (3.33ns)   --->   "%mult_10 = dmul i64 %bitcast_ln4_11, i64 %bitcast_ln14_11" [gemm.c:14]   --->   Operation 575 'dmul' 'mult_10' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 576 [1/2] (1.64ns)   --->   "%m2_load_12 = load i12 %m2_addr_12" [gemm.c:14]   --->   Operation 576 'load' 'm2_load_12' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 577 [1/2] (1.64ns)   --->   "%m2_load_13 = load i12 %m2_addr_13" [gemm.c:14]   --->   Operation 577 'load' 'm2_load_13' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln14_5 = sext i8 %zext_ln14_2_cast" [gemm.c:14]   --->   Operation 578 'sext' 'sext_ln14_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln14_14 = zext i10 %sext_ln14_5" [gemm.c:14]   --->   Operation 579 'zext' 'zext_ln14_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 580 [1/1] (0.00ns)   --->   "%m2_addr_14 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_14" [gemm.c:14]   --->   Operation 580 'getelementptr' 'm2_addr_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 581 [2/2] (1.64ns)   --->   "%m2_load_14 = load i12 %m2_addr_14" [gemm.c:14]   --->   Operation 581 'load' 'm2_load_14' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln14_6 = sext i7 %zext_ln14_1_cast" [gemm.c:14]   --->   Operation 582 'sext' 'sext_ln14_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln14_15 = zext i10 %sext_ln14_6" [gemm.c:14]   --->   Operation 583 'zext' 'zext_ln14_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 584 [1/1] (0.00ns)   --->   "%m2_addr_15 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_15" [gemm.c:14]   --->   Operation 584 'getelementptr' 'm2_addr_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 585 [2/2] (1.64ns)   --->   "%m2_load_15 = load i12 %m2_addr_15" [gemm.c:14]   --->   Operation 585 'load' 'm2_load_15' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 3.33>
ST_9 : Operation 586 [1/1] (0.00ns)   --->   "%bitcast_ln4_12 = bitcast i64 %m1_load_12" [gemm.c:4]   --->   Operation 586 'bitcast' 'bitcast_ln4_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 587 [1/1] (0.00ns)   --->   "%bitcast_ln4_13 = bitcast i64 %m1_load_13" [gemm.c:4]   --->   Operation 587 'bitcast' 'bitcast_ln4_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 588 [1/2] (1.64ns)   --->   "%m1_load_14 = load i12 %m1_addr_14" [gemm.c:4]   --->   Operation 588 'load' 'm1_load_14' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 589 [1/2] (1.64ns)   --->   "%m1_load_15 = load i12 %m1_addr_15" [gemm.c:4]   --->   Operation 589 'load' 'm1_load_15' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 590 [1/1] (0.00ns)   --->   "%or_ln4_15 = or i12 %select_ln4_2, i12 16" [gemm.c:4]   --->   Operation 590 'or' 'or_ln4_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln4_16 = zext i12 %or_ln4_15" [gemm.c:4]   --->   Operation 591 'zext' 'zext_ln4_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 592 [1/1] (0.00ns)   --->   "%m1_addr_16 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_16" [gemm.c:14]   --->   Operation 592 'getelementptr' 'm1_addr_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 593 [2/2] (1.64ns)   --->   "%m1_load_16 = load i12 %m1_addr_16" [gemm.c:4]   --->   Operation 593 'load' 'm1_load_16' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 594 [1/1] (0.00ns)   --->   "%or_ln4_16 = or i12 %select_ln4_2, i12 17" [gemm.c:4]   --->   Operation 594 'or' 'or_ln4_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln4_17 = zext i12 %or_ln4_16" [gemm.c:4]   --->   Operation 595 'zext' 'zext_ln4_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 596 [1/1] (0.00ns)   --->   "%m1_addr_17 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_17" [gemm.c:14]   --->   Operation 596 'getelementptr' 'm1_addr_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 597 [2/2] (1.64ns)   --->   "%m1_load_17 = load i12 %m1_addr_17" [gemm.c:4]   --->   Operation 597 'load' 'm1_load_17' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 598 [4/5] (2.89ns)   --->   "%sum_1 = dadd i64 %mult, i64 0" [gemm.c:15]   --->   Operation 598 'dadd' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 599 [1/5] (3.33ns)   --->   "%mult_4 = dmul i64 %bitcast_ln4_4, i64 %bitcast_ln14_4" [gemm.c:14]   --->   Operation 599 'dmul' 'mult_4' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 600 [1/5] (3.33ns)   --->   "%mult_5 = dmul i64 %bitcast_ln4_5, i64 %bitcast_ln14_5" [gemm.c:14]   --->   Operation 600 'dmul' 'mult_5' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 601 [2/5] (3.33ns)   --->   "%mult_6 = dmul i64 %bitcast_ln4_6, i64 %bitcast_ln14_6" [gemm.c:14]   --->   Operation 601 'dmul' 'mult_6' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 602 [2/5] (3.33ns)   --->   "%mult_7 = dmul i64 %bitcast_ln4_7, i64 %bitcast_ln14_7" [gemm.c:14]   --->   Operation 602 'dmul' 'mult_7' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 603 [3/5] (3.33ns)   --->   "%mult_8 = dmul i64 %bitcast_ln4_8, i64 %bitcast_ln14_8" [gemm.c:14]   --->   Operation 603 'dmul' 'mult_8' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 604 [3/5] (3.33ns)   --->   "%mult_9 = dmul i64 %bitcast_ln4_9, i64 %bitcast_ln14_9" [gemm.c:14]   --->   Operation 604 'dmul' 'mult_9' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 605 [4/5] (3.33ns)   --->   "%mult_s = dmul i64 %bitcast_ln4_10, i64 %bitcast_ln14_10" [gemm.c:14]   --->   Operation 605 'dmul' 'mult_s' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 606 [4/5] (3.33ns)   --->   "%mult_10 = dmul i64 %bitcast_ln4_11, i64 %bitcast_ln14_11" [gemm.c:14]   --->   Operation 606 'dmul' 'mult_10' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 607 [1/1] (0.00ns)   --->   "%bitcast_ln14_12 = bitcast i64 %m2_load_12" [gemm.c:14]   --->   Operation 607 'bitcast' 'bitcast_ln14_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 608 [5/5] (3.33ns)   --->   "%mult_11 = dmul i64 %bitcast_ln4_12, i64 %bitcast_ln14_12" [gemm.c:14]   --->   Operation 608 'dmul' 'mult_11' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 609 [1/1] (0.00ns)   --->   "%bitcast_ln14_13 = bitcast i64 %m2_load_13" [gemm.c:14]   --->   Operation 609 'bitcast' 'bitcast_ln14_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 610 [5/5] (3.33ns)   --->   "%mult_12 = dmul i64 %bitcast_ln4_13, i64 %bitcast_ln14_13" [gemm.c:14]   --->   Operation 610 'dmul' 'mult_12' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 611 [1/2] (1.64ns)   --->   "%m2_load_14 = load i12 %m2_addr_14" [gemm.c:14]   --->   Operation 611 'load' 'm2_load_14' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 612 [1/2] (1.64ns)   --->   "%m2_load_15 = load i12 %m2_addr_15" [gemm.c:14]   --->   Operation 612 'load' 'm2_load_15' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln14_16_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 16, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 613 'bitconcatenate' 'zext_ln14_16_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln14_16 = zext i11 %zext_ln14_16_cast" [gemm.c:14]   --->   Operation 614 'zext' 'zext_ln14_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 615 [1/1] (0.00ns)   --->   "%m2_addr_16 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_16" [gemm.c:14]   --->   Operation 615 'getelementptr' 'm2_addr_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 616 [2/2] (1.64ns)   --->   "%m2_load_16 = load i12 %m2_addr_16" [gemm.c:14]   --->   Operation 616 'load' 'm2_load_16' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln14_17_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 17, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 617 'bitconcatenate' 'zext_ln14_17_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln14_17 = zext i11 %zext_ln14_17_cast" [gemm.c:14]   --->   Operation 618 'zext' 'zext_ln14_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 619 [1/1] (0.00ns)   --->   "%m2_addr_17 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_17" [gemm.c:14]   --->   Operation 619 'getelementptr' 'm2_addr_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 620 [2/2] (1.64ns)   --->   "%m2_load_17 = load i12 %m2_addr_17" [gemm.c:14]   --->   Operation 620 'load' 'm2_load_17' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 3.33>
ST_10 : Operation 621 [1/1] (0.00ns)   --->   "%bitcast_ln4_14 = bitcast i64 %m1_load_14" [gemm.c:4]   --->   Operation 621 'bitcast' 'bitcast_ln4_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 622 [1/1] (0.00ns)   --->   "%bitcast_ln4_15 = bitcast i64 %m1_load_15" [gemm.c:4]   --->   Operation 622 'bitcast' 'bitcast_ln4_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 623 [1/2] (1.64ns)   --->   "%m1_load_16 = load i12 %m1_addr_16" [gemm.c:4]   --->   Operation 623 'load' 'm1_load_16' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 624 [1/2] (1.64ns)   --->   "%m1_load_17 = load i12 %m1_addr_17" [gemm.c:4]   --->   Operation 624 'load' 'm1_load_17' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 625 [1/1] (0.00ns)   --->   "%or_ln4_17 = or i12 %select_ln4_2, i12 18" [gemm.c:4]   --->   Operation 625 'or' 'or_ln4_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln4_18 = zext i12 %or_ln4_17" [gemm.c:4]   --->   Operation 626 'zext' 'zext_ln4_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 627 [1/1] (0.00ns)   --->   "%m1_addr_18 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_18" [gemm.c:14]   --->   Operation 627 'getelementptr' 'm1_addr_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 628 [2/2] (1.64ns)   --->   "%m1_load_18 = load i12 %m1_addr_18" [gemm.c:4]   --->   Operation 628 'load' 'm1_load_18' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 629 [1/1] (0.00ns)   --->   "%or_ln4_18 = or i12 %select_ln4_2, i12 19" [gemm.c:4]   --->   Operation 629 'or' 'or_ln4_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln4_19 = zext i12 %or_ln4_18" [gemm.c:4]   --->   Operation 630 'zext' 'zext_ln4_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 631 [1/1] (0.00ns)   --->   "%m1_addr_19 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_19" [gemm.c:14]   --->   Operation 631 'getelementptr' 'm1_addr_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 632 [2/2] (1.64ns)   --->   "%m1_load_19 = load i12 %m1_addr_19" [gemm.c:4]   --->   Operation 632 'load' 'm1_load_19' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 633 [3/5] (2.89ns)   --->   "%sum_1 = dadd i64 %mult, i64 0" [gemm.c:15]   --->   Operation 633 'dadd' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 634 [1/5] (3.33ns)   --->   "%mult_6 = dmul i64 %bitcast_ln4_6, i64 %bitcast_ln14_6" [gemm.c:14]   --->   Operation 634 'dmul' 'mult_6' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 635 [1/5] (3.33ns)   --->   "%mult_7 = dmul i64 %bitcast_ln4_7, i64 %bitcast_ln14_7" [gemm.c:14]   --->   Operation 635 'dmul' 'mult_7' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 636 [2/5] (3.33ns)   --->   "%mult_8 = dmul i64 %bitcast_ln4_8, i64 %bitcast_ln14_8" [gemm.c:14]   --->   Operation 636 'dmul' 'mult_8' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 637 [2/5] (3.33ns)   --->   "%mult_9 = dmul i64 %bitcast_ln4_9, i64 %bitcast_ln14_9" [gemm.c:14]   --->   Operation 637 'dmul' 'mult_9' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 638 [3/5] (3.33ns)   --->   "%mult_s = dmul i64 %bitcast_ln4_10, i64 %bitcast_ln14_10" [gemm.c:14]   --->   Operation 638 'dmul' 'mult_s' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 639 [3/5] (3.33ns)   --->   "%mult_10 = dmul i64 %bitcast_ln4_11, i64 %bitcast_ln14_11" [gemm.c:14]   --->   Operation 639 'dmul' 'mult_10' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 640 [4/5] (3.33ns)   --->   "%mult_11 = dmul i64 %bitcast_ln4_12, i64 %bitcast_ln14_12" [gemm.c:14]   --->   Operation 640 'dmul' 'mult_11' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 641 [4/5] (3.33ns)   --->   "%mult_12 = dmul i64 %bitcast_ln4_13, i64 %bitcast_ln14_13" [gemm.c:14]   --->   Operation 641 'dmul' 'mult_12' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 642 [1/1] (0.00ns)   --->   "%bitcast_ln14_14 = bitcast i64 %m2_load_14" [gemm.c:14]   --->   Operation 642 'bitcast' 'bitcast_ln14_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 643 [5/5] (3.33ns)   --->   "%mult_13 = dmul i64 %bitcast_ln4_14, i64 %bitcast_ln14_14" [gemm.c:14]   --->   Operation 643 'dmul' 'mult_13' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 644 [1/1] (0.00ns)   --->   "%bitcast_ln14_15 = bitcast i64 %m2_load_15" [gemm.c:14]   --->   Operation 644 'bitcast' 'bitcast_ln14_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 645 [5/5] (3.33ns)   --->   "%mult_14 = dmul i64 %bitcast_ln4_15, i64 %bitcast_ln14_15" [gemm.c:14]   --->   Operation 645 'dmul' 'mult_14' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 646 [1/2] (1.64ns)   --->   "%m2_load_16 = load i12 %m2_addr_16" [gemm.c:14]   --->   Operation 646 'load' 'm2_load_16' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 647 [1/2] (1.64ns)   --->   "%m2_load_17 = load i12 %m2_addr_17" [gemm.c:14]   --->   Operation 647 'load' 'm2_load_17' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln14_18_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 18, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 648 'bitconcatenate' 'zext_ln14_18_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln14_18 = zext i11 %zext_ln14_18_cast" [gemm.c:14]   --->   Operation 649 'zext' 'zext_ln14_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 650 [1/1] (0.00ns)   --->   "%m2_addr_18 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_18" [gemm.c:14]   --->   Operation 650 'getelementptr' 'm2_addr_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 651 [2/2] (1.64ns)   --->   "%m2_load_18 = load i12 %m2_addr_18" [gemm.c:14]   --->   Operation 651 'load' 'm2_load_18' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln14_19_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 19, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 652 'bitconcatenate' 'zext_ln14_19_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln14_19 = zext i11 %zext_ln14_19_cast" [gemm.c:14]   --->   Operation 653 'zext' 'zext_ln14_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 654 [1/1] (0.00ns)   --->   "%m2_addr_19 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_19" [gemm.c:14]   --->   Operation 654 'getelementptr' 'm2_addr_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 655 [2/2] (1.64ns)   --->   "%m2_load_19 = load i12 %m2_addr_19" [gemm.c:14]   --->   Operation 655 'load' 'm2_load_19' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 3.33>
ST_11 : Operation 656 [1/1] (0.00ns)   --->   "%bitcast_ln4_16 = bitcast i64 %m1_load_16" [gemm.c:4]   --->   Operation 656 'bitcast' 'bitcast_ln4_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 657 [1/1] (0.00ns)   --->   "%bitcast_ln4_17 = bitcast i64 %m1_load_17" [gemm.c:4]   --->   Operation 657 'bitcast' 'bitcast_ln4_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 658 [1/2] (1.64ns)   --->   "%m1_load_18 = load i12 %m1_addr_18" [gemm.c:4]   --->   Operation 658 'load' 'm1_load_18' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 659 [1/2] (1.64ns)   --->   "%m1_load_19 = load i12 %m1_addr_19" [gemm.c:4]   --->   Operation 659 'load' 'm1_load_19' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 660 [1/1] (0.00ns)   --->   "%or_ln4_19 = or i12 %select_ln4_2, i12 20" [gemm.c:4]   --->   Operation 660 'or' 'or_ln4_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln4_20 = zext i12 %or_ln4_19" [gemm.c:4]   --->   Operation 661 'zext' 'zext_ln4_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 662 [1/1] (0.00ns)   --->   "%m1_addr_20 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_20" [gemm.c:14]   --->   Operation 662 'getelementptr' 'm1_addr_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 663 [2/2] (1.64ns)   --->   "%m1_load_20 = load i12 %m1_addr_20" [gemm.c:4]   --->   Operation 663 'load' 'm1_load_20' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 664 [1/1] (0.00ns)   --->   "%or_ln4_20 = or i12 %select_ln4_2, i12 21" [gemm.c:4]   --->   Operation 664 'or' 'or_ln4_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln4_21 = zext i12 %or_ln4_20" [gemm.c:4]   --->   Operation 665 'zext' 'zext_ln4_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 666 [1/1] (0.00ns)   --->   "%m1_addr_21 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_21" [gemm.c:14]   --->   Operation 666 'getelementptr' 'm1_addr_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 667 [2/2] (1.64ns)   --->   "%m1_load_21 = load i12 %m1_addr_21" [gemm.c:4]   --->   Operation 667 'load' 'm1_load_21' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 668 [2/5] (2.89ns)   --->   "%sum_1 = dadd i64 %mult, i64 0" [gemm.c:15]   --->   Operation 668 'dadd' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 669 [1/5] (3.33ns)   --->   "%mult_8 = dmul i64 %bitcast_ln4_8, i64 %bitcast_ln14_8" [gemm.c:14]   --->   Operation 669 'dmul' 'mult_8' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 670 [1/5] (3.33ns)   --->   "%mult_9 = dmul i64 %bitcast_ln4_9, i64 %bitcast_ln14_9" [gemm.c:14]   --->   Operation 670 'dmul' 'mult_9' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 671 [2/5] (3.33ns)   --->   "%mult_s = dmul i64 %bitcast_ln4_10, i64 %bitcast_ln14_10" [gemm.c:14]   --->   Operation 671 'dmul' 'mult_s' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 672 [2/5] (3.33ns)   --->   "%mult_10 = dmul i64 %bitcast_ln4_11, i64 %bitcast_ln14_11" [gemm.c:14]   --->   Operation 672 'dmul' 'mult_10' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 673 [3/5] (3.33ns)   --->   "%mult_11 = dmul i64 %bitcast_ln4_12, i64 %bitcast_ln14_12" [gemm.c:14]   --->   Operation 673 'dmul' 'mult_11' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 674 [3/5] (3.33ns)   --->   "%mult_12 = dmul i64 %bitcast_ln4_13, i64 %bitcast_ln14_13" [gemm.c:14]   --->   Operation 674 'dmul' 'mult_12' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 675 [4/5] (3.33ns)   --->   "%mult_13 = dmul i64 %bitcast_ln4_14, i64 %bitcast_ln14_14" [gemm.c:14]   --->   Operation 675 'dmul' 'mult_13' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 676 [4/5] (3.33ns)   --->   "%mult_14 = dmul i64 %bitcast_ln4_15, i64 %bitcast_ln14_15" [gemm.c:14]   --->   Operation 676 'dmul' 'mult_14' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 677 [1/1] (0.00ns)   --->   "%bitcast_ln14_16 = bitcast i64 %m2_load_16" [gemm.c:14]   --->   Operation 677 'bitcast' 'bitcast_ln14_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 678 [5/5] (3.33ns)   --->   "%mult_15 = dmul i64 %bitcast_ln4_16, i64 %bitcast_ln14_16" [gemm.c:14]   --->   Operation 678 'dmul' 'mult_15' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 679 [1/1] (0.00ns)   --->   "%bitcast_ln14_17 = bitcast i64 %m2_load_17" [gemm.c:14]   --->   Operation 679 'bitcast' 'bitcast_ln14_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 680 [5/5] (3.33ns)   --->   "%mult_16 = dmul i64 %bitcast_ln4_17, i64 %bitcast_ln14_17" [gemm.c:14]   --->   Operation 680 'dmul' 'mult_16' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 681 [1/2] (1.64ns)   --->   "%m2_load_18 = load i12 %m2_addr_18" [gemm.c:14]   --->   Operation 681 'load' 'm2_load_18' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 682 [1/2] (1.64ns)   --->   "%m2_load_19 = load i12 %m2_addr_19" [gemm.c:14]   --->   Operation 682 'load' 'm2_load_19' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln14_20_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 20, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 683 'bitconcatenate' 'zext_ln14_20_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln14_20 = zext i11 %zext_ln14_20_cast" [gemm.c:14]   --->   Operation 684 'zext' 'zext_ln14_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 685 [1/1] (0.00ns)   --->   "%m2_addr_20 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_20" [gemm.c:14]   --->   Operation 685 'getelementptr' 'm2_addr_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 686 [2/2] (1.64ns)   --->   "%m2_load_20 = load i12 %m2_addr_20" [gemm.c:14]   --->   Operation 686 'load' 'm2_load_20' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln14_21_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 21, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 687 'bitconcatenate' 'zext_ln14_21_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln14_21 = zext i11 %zext_ln14_21_cast" [gemm.c:14]   --->   Operation 688 'zext' 'zext_ln14_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 689 [1/1] (0.00ns)   --->   "%m2_addr_21 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_21" [gemm.c:14]   --->   Operation 689 'getelementptr' 'm2_addr_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 690 [2/2] (1.64ns)   --->   "%m2_load_21 = load i12 %m2_addr_21" [gemm.c:14]   --->   Operation 690 'load' 'm2_load_21' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 3.33>
ST_12 : Operation 691 [1/1] (0.00ns)   --->   "%bitcast_ln4_18 = bitcast i64 %m1_load_18" [gemm.c:4]   --->   Operation 691 'bitcast' 'bitcast_ln4_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 692 [1/1] (0.00ns)   --->   "%bitcast_ln4_19 = bitcast i64 %m1_load_19" [gemm.c:4]   --->   Operation 692 'bitcast' 'bitcast_ln4_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 693 [1/2] (1.64ns)   --->   "%m1_load_20 = load i12 %m1_addr_20" [gemm.c:4]   --->   Operation 693 'load' 'm1_load_20' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 694 [1/2] (1.64ns)   --->   "%m1_load_21 = load i12 %m1_addr_21" [gemm.c:4]   --->   Operation 694 'load' 'm1_load_21' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 695 [1/1] (0.00ns)   --->   "%or_ln4_21 = or i12 %select_ln4_2, i12 22" [gemm.c:4]   --->   Operation 695 'or' 'or_ln4_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln4_22 = zext i12 %or_ln4_21" [gemm.c:4]   --->   Operation 696 'zext' 'zext_ln4_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 697 [1/1] (0.00ns)   --->   "%m1_addr_22 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_22" [gemm.c:14]   --->   Operation 697 'getelementptr' 'm1_addr_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 698 [2/2] (1.64ns)   --->   "%m1_load_22 = load i12 %m1_addr_22" [gemm.c:4]   --->   Operation 698 'load' 'm1_load_22' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 699 [1/1] (0.00ns)   --->   "%or_ln4_22 = or i12 %select_ln4_2, i12 23" [gemm.c:4]   --->   Operation 699 'or' 'or_ln4_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln4_23 = zext i12 %or_ln4_22" [gemm.c:4]   --->   Operation 700 'zext' 'zext_ln4_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 701 [1/1] (0.00ns)   --->   "%m1_addr_23 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_23" [gemm.c:14]   --->   Operation 701 'getelementptr' 'm1_addr_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 702 [2/2] (1.64ns)   --->   "%m1_load_23 = load i12 %m1_addr_23" [gemm.c:4]   --->   Operation 702 'load' 'm1_load_23' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 703 [1/5] (2.89ns)   --->   "%sum_1 = dadd i64 %mult, i64 0" [gemm.c:15]   --->   Operation 703 'dadd' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 704 [1/5] (3.33ns)   --->   "%mult_s = dmul i64 %bitcast_ln4_10, i64 %bitcast_ln14_10" [gemm.c:14]   --->   Operation 704 'dmul' 'mult_s' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 705 [1/5] (3.33ns)   --->   "%mult_10 = dmul i64 %bitcast_ln4_11, i64 %bitcast_ln14_11" [gemm.c:14]   --->   Operation 705 'dmul' 'mult_10' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 706 [2/5] (3.33ns)   --->   "%mult_11 = dmul i64 %bitcast_ln4_12, i64 %bitcast_ln14_12" [gemm.c:14]   --->   Operation 706 'dmul' 'mult_11' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 707 [2/5] (3.33ns)   --->   "%mult_12 = dmul i64 %bitcast_ln4_13, i64 %bitcast_ln14_13" [gemm.c:14]   --->   Operation 707 'dmul' 'mult_12' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 708 [3/5] (3.33ns)   --->   "%mult_13 = dmul i64 %bitcast_ln4_14, i64 %bitcast_ln14_14" [gemm.c:14]   --->   Operation 708 'dmul' 'mult_13' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 709 [3/5] (3.33ns)   --->   "%mult_14 = dmul i64 %bitcast_ln4_15, i64 %bitcast_ln14_15" [gemm.c:14]   --->   Operation 709 'dmul' 'mult_14' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 710 [4/5] (3.33ns)   --->   "%mult_15 = dmul i64 %bitcast_ln4_16, i64 %bitcast_ln14_16" [gemm.c:14]   --->   Operation 710 'dmul' 'mult_15' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 711 [4/5] (3.33ns)   --->   "%mult_16 = dmul i64 %bitcast_ln4_17, i64 %bitcast_ln14_17" [gemm.c:14]   --->   Operation 711 'dmul' 'mult_16' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 712 [1/1] (0.00ns)   --->   "%bitcast_ln14_18 = bitcast i64 %m2_load_18" [gemm.c:14]   --->   Operation 712 'bitcast' 'bitcast_ln14_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 713 [5/5] (3.33ns)   --->   "%mult_17 = dmul i64 %bitcast_ln4_18, i64 %bitcast_ln14_18" [gemm.c:14]   --->   Operation 713 'dmul' 'mult_17' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 714 [1/1] (0.00ns)   --->   "%bitcast_ln14_19 = bitcast i64 %m2_load_19" [gemm.c:14]   --->   Operation 714 'bitcast' 'bitcast_ln14_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 715 [5/5] (3.33ns)   --->   "%mult_18 = dmul i64 %bitcast_ln4_19, i64 %bitcast_ln14_19" [gemm.c:14]   --->   Operation 715 'dmul' 'mult_18' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 716 [1/2] (1.64ns)   --->   "%m2_load_20 = load i12 %m2_addr_20" [gemm.c:14]   --->   Operation 716 'load' 'm2_load_20' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 717 [1/2] (1.64ns)   --->   "%m2_load_21 = load i12 %m2_addr_21" [gemm.c:14]   --->   Operation 717 'load' 'm2_load_21' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln14_22_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 22, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 718 'bitconcatenate' 'zext_ln14_22_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln14_22 = zext i11 %zext_ln14_22_cast" [gemm.c:14]   --->   Operation 719 'zext' 'zext_ln14_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 720 [1/1] (0.00ns)   --->   "%m2_addr_22 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_22" [gemm.c:14]   --->   Operation 720 'getelementptr' 'm2_addr_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 721 [2/2] (1.64ns)   --->   "%m2_load_22 = load i12 %m2_addr_22" [gemm.c:14]   --->   Operation 721 'load' 'm2_load_22' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln14_23_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 23, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 722 'bitconcatenate' 'zext_ln14_23_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln14_23 = zext i11 %zext_ln14_23_cast" [gemm.c:14]   --->   Operation 723 'zext' 'zext_ln14_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 724 [1/1] (0.00ns)   --->   "%m2_addr_23 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_23" [gemm.c:14]   --->   Operation 724 'getelementptr' 'm2_addr_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 725 [2/2] (1.64ns)   --->   "%m2_load_23 = load i12 %m2_addr_23" [gemm.c:14]   --->   Operation 725 'load' 'm2_load_23' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 3.33>
ST_13 : Operation 726 [1/1] (0.00ns)   --->   "%bitcast_ln4_20 = bitcast i64 %m1_load_20" [gemm.c:4]   --->   Operation 726 'bitcast' 'bitcast_ln4_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 727 [1/1] (0.00ns)   --->   "%bitcast_ln4_21 = bitcast i64 %m1_load_21" [gemm.c:4]   --->   Operation 727 'bitcast' 'bitcast_ln4_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 728 [1/2] (1.64ns)   --->   "%m1_load_22 = load i12 %m1_addr_22" [gemm.c:4]   --->   Operation 728 'load' 'm1_load_22' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 729 [1/2] (1.64ns)   --->   "%m1_load_23 = load i12 %m1_addr_23" [gemm.c:4]   --->   Operation 729 'load' 'm1_load_23' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 730 [1/1] (0.00ns)   --->   "%or_ln4_23 = or i12 %select_ln4_2, i12 24" [gemm.c:4]   --->   Operation 730 'or' 'or_ln4_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln4_24 = zext i12 %or_ln4_23" [gemm.c:4]   --->   Operation 731 'zext' 'zext_ln4_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 732 [1/1] (0.00ns)   --->   "%m1_addr_24 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_24" [gemm.c:14]   --->   Operation 732 'getelementptr' 'm1_addr_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 733 [2/2] (1.64ns)   --->   "%m1_load_24 = load i12 %m1_addr_24" [gemm.c:4]   --->   Operation 733 'load' 'm1_load_24' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 734 [1/1] (0.00ns)   --->   "%or_ln4_24 = or i12 %select_ln4_2, i12 25" [gemm.c:4]   --->   Operation 734 'or' 'or_ln4_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln4_25 = zext i12 %or_ln4_24" [gemm.c:4]   --->   Operation 735 'zext' 'zext_ln4_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 736 [1/1] (0.00ns)   --->   "%m1_addr_25 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_25" [gemm.c:14]   --->   Operation 736 'getelementptr' 'm1_addr_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 737 [2/2] (1.64ns)   --->   "%m1_load_25 = load i12 %m1_addr_25" [gemm.c:4]   --->   Operation 737 'load' 'm1_load_25' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 738 [5/5] (2.89ns)   --->   "%sum_1_1 = dadd i64 %sum_1, i64 %mult_1" [gemm.c:15]   --->   Operation 738 'dadd' 'sum_1_1' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 739 [1/5] (3.33ns)   --->   "%mult_11 = dmul i64 %bitcast_ln4_12, i64 %bitcast_ln14_12" [gemm.c:14]   --->   Operation 739 'dmul' 'mult_11' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 740 [1/5] (3.33ns)   --->   "%mult_12 = dmul i64 %bitcast_ln4_13, i64 %bitcast_ln14_13" [gemm.c:14]   --->   Operation 740 'dmul' 'mult_12' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 741 [2/5] (3.33ns)   --->   "%mult_13 = dmul i64 %bitcast_ln4_14, i64 %bitcast_ln14_14" [gemm.c:14]   --->   Operation 741 'dmul' 'mult_13' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 742 [2/5] (3.33ns)   --->   "%mult_14 = dmul i64 %bitcast_ln4_15, i64 %bitcast_ln14_15" [gemm.c:14]   --->   Operation 742 'dmul' 'mult_14' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 743 [3/5] (3.33ns)   --->   "%mult_15 = dmul i64 %bitcast_ln4_16, i64 %bitcast_ln14_16" [gemm.c:14]   --->   Operation 743 'dmul' 'mult_15' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 744 [3/5] (3.33ns)   --->   "%mult_16 = dmul i64 %bitcast_ln4_17, i64 %bitcast_ln14_17" [gemm.c:14]   --->   Operation 744 'dmul' 'mult_16' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 745 [4/5] (3.33ns)   --->   "%mult_17 = dmul i64 %bitcast_ln4_18, i64 %bitcast_ln14_18" [gemm.c:14]   --->   Operation 745 'dmul' 'mult_17' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 746 [4/5] (3.33ns)   --->   "%mult_18 = dmul i64 %bitcast_ln4_19, i64 %bitcast_ln14_19" [gemm.c:14]   --->   Operation 746 'dmul' 'mult_18' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 747 [1/1] (0.00ns)   --->   "%bitcast_ln14_20 = bitcast i64 %m2_load_20" [gemm.c:14]   --->   Operation 747 'bitcast' 'bitcast_ln14_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 748 [5/5] (3.33ns)   --->   "%mult_19 = dmul i64 %bitcast_ln4_20, i64 %bitcast_ln14_20" [gemm.c:14]   --->   Operation 748 'dmul' 'mult_19' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 749 [1/1] (0.00ns)   --->   "%bitcast_ln14_21 = bitcast i64 %m2_load_21" [gemm.c:14]   --->   Operation 749 'bitcast' 'bitcast_ln14_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 750 [5/5] (3.33ns)   --->   "%mult_20 = dmul i64 %bitcast_ln4_21, i64 %bitcast_ln14_21" [gemm.c:14]   --->   Operation 750 'dmul' 'mult_20' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 751 [1/2] (1.64ns)   --->   "%m2_load_22 = load i12 %m2_addr_22" [gemm.c:14]   --->   Operation 751 'load' 'm2_load_22' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 752 [1/2] (1.64ns)   --->   "%m2_load_23 = load i12 %m2_addr_23" [gemm.c:14]   --->   Operation 752 'load' 'm2_load_23' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln14_7 = sext i10 %zext_ln14_8_cast" [gemm.c:14]   --->   Operation 753 'sext' 'sext_ln14_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln14_24 = zext i11 %sext_ln14_7" [gemm.c:14]   --->   Operation 754 'zext' 'zext_ln14_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 755 [1/1] (0.00ns)   --->   "%m2_addr_24 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_24" [gemm.c:14]   --->   Operation 755 'getelementptr' 'm2_addr_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 756 [2/2] (1.64ns)   --->   "%m2_load_24 = load i12 %m2_addr_24" [gemm.c:14]   --->   Operation 756 'load' 'm2_load_24' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln14_8 = sext i10 %zext_ln14_9_cast" [gemm.c:14]   --->   Operation 757 'sext' 'sext_ln14_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln14_25 = zext i11 %sext_ln14_8" [gemm.c:14]   --->   Operation 758 'zext' 'zext_ln14_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 759 [1/1] (0.00ns)   --->   "%m2_addr_25 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_25" [gemm.c:14]   --->   Operation 759 'getelementptr' 'm2_addr_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 760 [2/2] (1.64ns)   --->   "%m2_load_25 = load i12 %m2_addr_25" [gemm.c:14]   --->   Operation 760 'load' 'm2_load_25' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 3.33>
ST_14 : Operation 761 [1/1] (0.00ns)   --->   "%bitcast_ln4_22 = bitcast i64 %m1_load_22" [gemm.c:4]   --->   Operation 761 'bitcast' 'bitcast_ln4_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 762 [1/1] (0.00ns)   --->   "%bitcast_ln4_23 = bitcast i64 %m1_load_23" [gemm.c:4]   --->   Operation 762 'bitcast' 'bitcast_ln4_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 763 [1/2] (1.64ns)   --->   "%m1_load_24 = load i12 %m1_addr_24" [gemm.c:4]   --->   Operation 763 'load' 'm1_load_24' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 764 [1/2] (1.64ns)   --->   "%m1_load_25 = load i12 %m1_addr_25" [gemm.c:4]   --->   Operation 764 'load' 'm1_load_25' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 765 [1/1] (0.00ns)   --->   "%or_ln4_25 = or i12 %select_ln4_2, i12 26" [gemm.c:4]   --->   Operation 765 'or' 'or_ln4_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln4_26 = zext i12 %or_ln4_25" [gemm.c:4]   --->   Operation 766 'zext' 'zext_ln4_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 767 [1/1] (0.00ns)   --->   "%m1_addr_26 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_26" [gemm.c:14]   --->   Operation 767 'getelementptr' 'm1_addr_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 768 [2/2] (1.64ns)   --->   "%m1_load_26 = load i12 %m1_addr_26" [gemm.c:4]   --->   Operation 768 'load' 'm1_load_26' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 769 [1/1] (0.00ns)   --->   "%or_ln4_26 = or i12 %select_ln4_2, i12 27" [gemm.c:4]   --->   Operation 769 'or' 'or_ln4_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln4_27 = zext i12 %or_ln4_26" [gemm.c:4]   --->   Operation 770 'zext' 'zext_ln4_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 771 [1/1] (0.00ns)   --->   "%m1_addr_27 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_27" [gemm.c:14]   --->   Operation 771 'getelementptr' 'm1_addr_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 772 [2/2] (1.64ns)   --->   "%m1_load_27 = load i12 %m1_addr_27" [gemm.c:4]   --->   Operation 772 'load' 'm1_load_27' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 773 [4/5] (2.89ns)   --->   "%sum_1_1 = dadd i64 %sum_1, i64 %mult_1" [gemm.c:15]   --->   Operation 773 'dadd' 'sum_1_1' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 774 [1/5] (3.33ns)   --->   "%mult_13 = dmul i64 %bitcast_ln4_14, i64 %bitcast_ln14_14" [gemm.c:14]   --->   Operation 774 'dmul' 'mult_13' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 775 [1/5] (3.33ns)   --->   "%mult_14 = dmul i64 %bitcast_ln4_15, i64 %bitcast_ln14_15" [gemm.c:14]   --->   Operation 775 'dmul' 'mult_14' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 776 [2/5] (3.33ns)   --->   "%mult_15 = dmul i64 %bitcast_ln4_16, i64 %bitcast_ln14_16" [gemm.c:14]   --->   Operation 776 'dmul' 'mult_15' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 777 [2/5] (3.33ns)   --->   "%mult_16 = dmul i64 %bitcast_ln4_17, i64 %bitcast_ln14_17" [gemm.c:14]   --->   Operation 777 'dmul' 'mult_16' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 778 [3/5] (3.33ns)   --->   "%mult_17 = dmul i64 %bitcast_ln4_18, i64 %bitcast_ln14_18" [gemm.c:14]   --->   Operation 778 'dmul' 'mult_17' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 779 [3/5] (3.33ns)   --->   "%mult_18 = dmul i64 %bitcast_ln4_19, i64 %bitcast_ln14_19" [gemm.c:14]   --->   Operation 779 'dmul' 'mult_18' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 780 [4/5] (3.33ns)   --->   "%mult_19 = dmul i64 %bitcast_ln4_20, i64 %bitcast_ln14_20" [gemm.c:14]   --->   Operation 780 'dmul' 'mult_19' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 781 [4/5] (3.33ns)   --->   "%mult_20 = dmul i64 %bitcast_ln4_21, i64 %bitcast_ln14_21" [gemm.c:14]   --->   Operation 781 'dmul' 'mult_20' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 782 [1/1] (0.00ns)   --->   "%bitcast_ln14_22 = bitcast i64 %m2_load_22" [gemm.c:14]   --->   Operation 782 'bitcast' 'bitcast_ln14_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 783 [5/5] (3.33ns)   --->   "%mult_21 = dmul i64 %bitcast_ln4_22, i64 %bitcast_ln14_22" [gemm.c:14]   --->   Operation 783 'dmul' 'mult_21' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 784 [1/1] (0.00ns)   --->   "%bitcast_ln14_23 = bitcast i64 %m2_load_23" [gemm.c:14]   --->   Operation 784 'bitcast' 'bitcast_ln14_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 785 [5/5] (3.33ns)   --->   "%mult_22 = dmul i64 %bitcast_ln4_23, i64 %bitcast_ln14_23" [gemm.c:14]   --->   Operation 785 'dmul' 'mult_22' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 786 [1/2] (1.64ns)   --->   "%m2_load_24 = load i12 %m2_addr_24" [gemm.c:14]   --->   Operation 786 'load' 'm2_load_24' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 787 [1/2] (1.64ns)   --->   "%m2_load_25 = load i12 %m2_addr_25" [gemm.c:14]   --->   Operation 787 'load' 'm2_load_25' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln14_9 = sext i10 %zext_ln14_10_cast" [gemm.c:14]   --->   Operation 788 'sext' 'sext_ln14_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln14_26 = zext i11 %sext_ln14_9" [gemm.c:14]   --->   Operation 789 'zext' 'zext_ln14_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 790 [1/1] (0.00ns)   --->   "%m2_addr_26 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_26" [gemm.c:14]   --->   Operation 790 'getelementptr' 'm2_addr_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 791 [2/2] (1.64ns)   --->   "%m2_load_26 = load i12 %m2_addr_26" [gemm.c:14]   --->   Operation 791 'load' 'm2_load_26' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln14_10 = sext i10 %zext_ln14_11_cast" [gemm.c:14]   --->   Operation 792 'sext' 'sext_ln14_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln14_27 = zext i11 %sext_ln14_10" [gemm.c:14]   --->   Operation 793 'zext' 'zext_ln14_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 794 [1/1] (0.00ns)   --->   "%m2_addr_27 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_27" [gemm.c:14]   --->   Operation 794 'getelementptr' 'm2_addr_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 795 [2/2] (1.64ns)   --->   "%m2_load_27 = load i12 %m2_addr_27" [gemm.c:14]   --->   Operation 795 'load' 'm2_load_27' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 3.33>
ST_15 : Operation 796 [1/1] (0.00ns)   --->   "%bitcast_ln4_24 = bitcast i64 %m1_load_24" [gemm.c:4]   --->   Operation 796 'bitcast' 'bitcast_ln4_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 797 [1/1] (0.00ns)   --->   "%bitcast_ln4_25 = bitcast i64 %m1_load_25" [gemm.c:4]   --->   Operation 797 'bitcast' 'bitcast_ln4_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 798 [1/2] (1.64ns)   --->   "%m1_load_26 = load i12 %m1_addr_26" [gemm.c:4]   --->   Operation 798 'load' 'm1_load_26' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 799 [1/2] (1.64ns)   --->   "%m1_load_27 = load i12 %m1_addr_27" [gemm.c:4]   --->   Operation 799 'load' 'm1_load_27' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 800 [1/1] (0.00ns)   --->   "%or_ln4_27 = or i12 %select_ln4_2, i12 28" [gemm.c:4]   --->   Operation 800 'or' 'or_ln4_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln4_28 = zext i12 %or_ln4_27" [gemm.c:4]   --->   Operation 801 'zext' 'zext_ln4_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 802 [1/1] (0.00ns)   --->   "%m1_addr_28 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_28" [gemm.c:14]   --->   Operation 802 'getelementptr' 'm1_addr_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 803 [2/2] (1.64ns)   --->   "%m1_load_28 = load i12 %m1_addr_28" [gemm.c:4]   --->   Operation 803 'load' 'm1_load_28' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 804 [1/1] (0.00ns)   --->   "%or_ln4_28 = or i12 %select_ln4_2, i12 29" [gemm.c:4]   --->   Operation 804 'or' 'or_ln4_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln4_29 = zext i12 %or_ln4_28" [gemm.c:4]   --->   Operation 805 'zext' 'zext_ln4_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 806 [1/1] (0.00ns)   --->   "%m1_addr_29 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_29" [gemm.c:14]   --->   Operation 806 'getelementptr' 'm1_addr_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 807 [2/2] (1.64ns)   --->   "%m1_load_29 = load i12 %m1_addr_29" [gemm.c:4]   --->   Operation 807 'load' 'm1_load_29' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 808 [3/5] (2.89ns)   --->   "%sum_1_1 = dadd i64 %sum_1, i64 %mult_1" [gemm.c:15]   --->   Operation 808 'dadd' 'sum_1_1' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 809 [1/5] (3.33ns)   --->   "%mult_15 = dmul i64 %bitcast_ln4_16, i64 %bitcast_ln14_16" [gemm.c:14]   --->   Operation 809 'dmul' 'mult_15' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 810 [1/5] (3.33ns)   --->   "%mult_16 = dmul i64 %bitcast_ln4_17, i64 %bitcast_ln14_17" [gemm.c:14]   --->   Operation 810 'dmul' 'mult_16' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 811 [2/5] (3.33ns)   --->   "%mult_17 = dmul i64 %bitcast_ln4_18, i64 %bitcast_ln14_18" [gemm.c:14]   --->   Operation 811 'dmul' 'mult_17' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 812 [2/5] (3.33ns)   --->   "%mult_18 = dmul i64 %bitcast_ln4_19, i64 %bitcast_ln14_19" [gemm.c:14]   --->   Operation 812 'dmul' 'mult_18' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 813 [3/5] (3.33ns)   --->   "%mult_19 = dmul i64 %bitcast_ln4_20, i64 %bitcast_ln14_20" [gemm.c:14]   --->   Operation 813 'dmul' 'mult_19' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 814 [3/5] (3.33ns)   --->   "%mult_20 = dmul i64 %bitcast_ln4_21, i64 %bitcast_ln14_21" [gemm.c:14]   --->   Operation 814 'dmul' 'mult_20' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 815 [4/5] (3.33ns)   --->   "%mult_21 = dmul i64 %bitcast_ln4_22, i64 %bitcast_ln14_22" [gemm.c:14]   --->   Operation 815 'dmul' 'mult_21' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 816 [4/5] (3.33ns)   --->   "%mult_22 = dmul i64 %bitcast_ln4_23, i64 %bitcast_ln14_23" [gemm.c:14]   --->   Operation 816 'dmul' 'mult_22' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 817 [1/1] (0.00ns)   --->   "%bitcast_ln14_24 = bitcast i64 %m2_load_24" [gemm.c:14]   --->   Operation 817 'bitcast' 'bitcast_ln14_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 818 [5/5] (3.33ns)   --->   "%mult_23 = dmul i64 %bitcast_ln4_24, i64 %bitcast_ln14_24" [gemm.c:14]   --->   Operation 818 'dmul' 'mult_23' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 819 [1/1] (0.00ns)   --->   "%bitcast_ln14_25 = bitcast i64 %m2_load_25" [gemm.c:14]   --->   Operation 819 'bitcast' 'bitcast_ln14_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 820 [5/5] (3.33ns)   --->   "%mult_24 = dmul i64 %bitcast_ln4_25, i64 %bitcast_ln14_25" [gemm.c:14]   --->   Operation 820 'dmul' 'mult_24' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 821 [1/2] (1.64ns)   --->   "%m2_load_26 = load i12 %m2_addr_26" [gemm.c:14]   --->   Operation 821 'load' 'm2_load_26' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 822 [1/2] (1.64ns)   --->   "%m2_load_27 = load i12 %m2_addr_27" [gemm.c:14]   --->   Operation 822 'load' 'm2_load_27' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln14_11 = sext i9 %zext_ln14_4_cast" [gemm.c:14]   --->   Operation 823 'sext' 'sext_ln14_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln14_28 = zext i11 %sext_ln14_11" [gemm.c:14]   --->   Operation 824 'zext' 'zext_ln14_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 825 [1/1] (0.00ns)   --->   "%m2_addr_28 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_28" [gemm.c:14]   --->   Operation 825 'getelementptr' 'm2_addr_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 826 [2/2] (1.64ns)   --->   "%m2_load_28 = load i12 %m2_addr_28" [gemm.c:14]   --->   Operation 826 'load' 'm2_load_28' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln14_12 = sext i9 %zext_ln14_5_cast" [gemm.c:14]   --->   Operation 827 'sext' 'sext_ln14_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln14_29 = zext i11 %sext_ln14_12" [gemm.c:14]   --->   Operation 828 'zext' 'zext_ln14_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 829 [1/1] (0.00ns)   --->   "%m2_addr_29 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_29" [gemm.c:14]   --->   Operation 829 'getelementptr' 'm2_addr_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 830 [2/2] (1.64ns)   --->   "%m2_load_29 = load i12 %m2_addr_29" [gemm.c:14]   --->   Operation 830 'load' 'm2_load_29' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 3.33>
ST_16 : Operation 831 [1/1] (0.00ns)   --->   "%bitcast_ln4_26 = bitcast i64 %m1_load_26" [gemm.c:4]   --->   Operation 831 'bitcast' 'bitcast_ln4_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 832 [1/1] (0.00ns)   --->   "%bitcast_ln4_27 = bitcast i64 %m1_load_27" [gemm.c:4]   --->   Operation 832 'bitcast' 'bitcast_ln4_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 833 [1/2] (1.64ns)   --->   "%m1_load_28 = load i12 %m1_addr_28" [gemm.c:4]   --->   Operation 833 'load' 'm1_load_28' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 834 [1/2] (1.64ns)   --->   "%m1_load_29 = load i12 %m1_addr_29" [gemm.c:4]   --->   Operation 834 'load' 'm1_load_29' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 835 [1/1] (0.00ns)   --->   "%or_ln4_29 = or i12 %select_ln4_2, i12 30" [gemm.c:4]   --->   Operation 835 'or' 'or_ln4_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln4_30 = zext i12 %or_ln4_29" [gemm.c:4]   --->   Operation 836 'zext' 'zext_ln4_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 837 [1/1] (0.00ns)   --->   "%m1_addr_30 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_30" [gemm.c:14]   --->   Operation 837 'getelementptr' 'm1_addr_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 838 [2/2] (1.64ns)   --->   "%m1_load_30 = load i12 %m1_addr_30" [gemm.c:4]   --->   Operation 838 'load' 'm1_load_30' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 839 [1/1] (0.00ns)   --->   "%or_ln4_30 = or i12 %select_ln4_2, i12 31" [gemm.c:4]   --->   Operation 839 'or' 'or_ln4_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln4_31 = zext i12 %or_ln4_30" [gemm.c:4]   --->   Operation 840 'zext' 'zext_ln4_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 841 [1/1] (0.00ns)   --->   "%m1_addr_31 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_31" [gemm.c:14]   --->   Operation 841 'getelementptr' 'm1_addr_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 842 [2/2] (1.64ns)   --->   "%m1_load_31 = load i12 %m1_addr_31" [gemm.c:4]   --->   Operation 842 'load' 'm1_load_31' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 843 [2/5] (2.89ns)   --->   "%sum_1_1 = dadd i64 %sum_1, i64 %mult_1" [gemm.c:15]   --->   Operation 843 'dadd' 'sum_1_1' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 844 [1/5] (3.33ns)   --->   "%mult_17 = dmul i64 %bitcast_ln4_18, i64 %bitcast_ln14_18" [gemm.c:14]   --->   Operation 844 'dmul' 'mult_17' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 845 [1/5] (3.33ns)   --->   "%mult_18 = dmul i64 %bitcast_ln4_19, i64 %bitcast_ln14_19" [gemm.c:14]   --->   Operation 845 'dmul' 'mult_18' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 846 [2/5] (3.33ns)   --->   "%mult_19 = dmul i64 %bitcast_ln4_20, i64 %bitcast_ln14_20" [gemm.c:14]   --->   Operation 846 'dmul' 'mult_19' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 847 [2/5] (3.33ns)   --->   "%mult_20 = dmul i64 %bitcast_ln4_21, i64 %bitcast_ln14_21" [gemm.c:14]   --->   Operation 847 'dmul' 'mult_20' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 848 [3/5] (3.33ns)   --->   "%mult_21 = dmul i64 %bitcast_ln4_22, i64 %bitcast_ln14_22" [gemm.c:14]   --->   Operation 848 'dmul' 'mult_21' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 849 [3/5] (3.33ns)   --->   "%mult_22 = dmul i64 %bitcast_ln4_23, i64 %bitcast_ln14_23" [gemm.c:14]   --->   Operation 849 'dmul' 'mult_22' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 850 [4/5] (3.33ns)   --->   "%mult_23 = dmul i64 %bitcast_ln4_24, i64 %bitcast_ln14_24" [gemm.c:14]   --->   Operation 850 'dmul' 'mult_23' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 851 [4/5] (3.33ns)   --->   "%mult_24 = dmul i64 %bitcast_ln4_25, i64 %bitcast_ln14_25" [gemm.c:14]   --->   Operation 851 'dmul' 'mult_24' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 852 [1/1] (0.00ns)   --->   "%bitcast_ln14_26 = bitcast i64 %m2_load_26" [gemm.c:14]   --->   Operation 852 'bitcast' 'bitcast_ln14_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 853 [5/5] (3.33ns)   --->   "%mult_25 = dmul i64 %bitcast_ln4_26, i64 %bitcast_ln14_26" [gemm.c:14]   --->   Operation 853 'dmul' 'mult_25' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 854 [1/1] (0.00ns)   --->   "%bitcast_ln14_27 = bitcast i64 %m2_load_27" [gemm.c:14]   --->   Operation 854 'bitcast' 'bitcast_ln14_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 855 [5/5] (3.33ns)   --->   "%mult_26 = dmul i64 %bitcast_ln4_27, i64 %bitcast_ln14_27" [gemm.c:14]   --->   Operation 855 'dmul' 'mult_26' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 856 [1/2] (1.64ns)   --->   "%m2_load_28 = load i12 %m2_addr_28" [gemm.c:14]   --->   Operation 856 'load' 'm2_load_28' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 857 [1/2] (1.64ns)   --->   "%m2_load_29 = load i12 %m2_addr_29" [gemm.c:14]   --->   Operation 857 'load' 'm2_load_29' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln14_13 = sext i8 %zext_ln14_2_cast" [gemm.c:14]   --->   Operation 858 'sext' 'sext_ln14_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln14_30 = zext i11 %sext_ln14_13" [gemm.c:14]   --->   Operation 859 'zext' 'zext_ln14_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 860 [1/1] (0.00ns)   --->   "%m2_addr_30 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_30" [gemm.c:14]   --->   Operation 860 'getelementptr' 'm2_addr_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 861 [2/2] (1.64ns)   --->   "%m2_load_30 = load i12 %m2_addr_30" [gemm.c:14]   --->   Operation 861 'load' 'm2_load_30' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln14_14 = sext i7 %zext_ln14_1_cast" [gemm.c:14]   --->   Operation 862 'sext' 'sext_ln14_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln14_31 = zext i11 %sext_ln14_14" [gemm.c:14]   --->   Operation 863 'zext' 'zext_ln14_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 864 [1/1] (0.00ns)   --->   "%m2_addr_31 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_31" [gemm.c:14]   --->   Operation 864 'getelementptr' 'm2_addr_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_16 : Operation 865 [2/2] (1.64ns)   --->   "%m2_load_31 = load i12 %m2_addr_31" [gemm.c:14]   --->   Operation 865 'load' 'm2_load_31' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 3.33>
ST_17 : Operation 866 [1/1] (0.00ns)   --->   "%bitcast_ln4_28 = bitcast i64 %m1_load_28" [gemm.c:4]   --->   Operation 866 'bitcast' 'bitcast_ln4_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 867 [1/1] (0.00ns)   --->   "%bitcast_ln4_29 = bitcast i64 %m1_load_29" [gemm.c:4]   --->   Operation 867 'bitcast' 'bitcast_ln4_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 868 [1/2] (1.64ns)   --->   "%m1_load_30 = load i12 %m1_addr_30" [gemm.c:4]   --->   Operation 868 'load' 'm1_load_30' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 869 [1/2] (1.64ns)   --->   "%m1_load_31 = load i12 %m1_addr_31" [gemm.c:4]   --->   Operation 869 'load' 'm1_load_31' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 870 [1/1] (0.00ns)   --->   "%or_ln4_31 = or i12 %select_ln4_2, i12 32" [gemm.c:4]   --->   Operation 870 'or' 'or_ln4_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln4_32 = zext i12 %or_ln4_31" [gemm.c:4]   --->   Operation 871 'zext' 'zext_ln4_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 872 [1/1] (0.00ns)   --->   "%m1_addr_32 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_32" [gemm.c:14]   --->   Operation 872 'getelementptr' 'm1_addr_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 873 [2/2] (1.64ns)   --->   "%m1_load_32 = load i12 %m1_addr_32" [gemm.c:4]   --->   Operation 873 'load' 'm1_load_32' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 874 [1/1] (0.00ns)   --->   "%or_ln4_32 = or i12 %select_ln4_2, i12 33" [gemm.c:4]   --->   Operation 874 'or' 'or_ln4_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln4_33 = zext i12 %or_ln4_32" [gemm.c:4]   --->   Operation 875 'zext' 'zext_ln4_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 876 [1/1] (0.00ns)   --->   "%m1_addr_33 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_33" [gemm.c:14]   --->   Operation 876 'getelementptr' 'm1_addr_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 877 [2/2] (1.64ns)   --->   "%m1_load_33 = load i12 %m1_addr_33" [gemm.c:4]   --->   Operation 877 'load' 'm1_load_33' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 878 [1/5] (2.89ns)   --->   "%sum_1_1 = dadd i64 %sum_1, i64 %mult_1" [gemm.c:15]   --->   Operation 878 'dadd' 'sum_1_1' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 879 [1/5] (3.33ns)   --->   "%mult_19 = dmul i64 %bitcast_ln4_20, i64 %bitcast_ln14_20" [gemm.c:14]   --->   Operation 879 'dmul' 'mult_19' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 880 [1/5] (3.33ns)   --->   "%mult_20 = dmul i64 %bitcast_ln4_21, i64 %bitcast_ln14_21" [gemm.c:14]   --->   Operation 880 'dmul' 'mult_20' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 881 [2/5] (3.33ns)   --->   "%mult_21 = dmul i64 %bitcast_ln4_22, i64 %bitcast_ln14_22" [gemm.c:14]   --->   Operation 881 'dmul' 'mult_21' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 882 [2/5] (3.33ns)   --->   "%mult_22 = dmul i64 %bitcast_ln4_23, i64 %bitcast_ln14_23" [gemm.c:14]   --->   Operation 882 'dmul' 'mult_22' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 883 [3/5] (3.33ns)   --->   "%mult_23 = dmul i64 %bitcast_ln4_24, i64 %bitcast_ln14_24" [gemm.c:14]   --->   Operation 883 'dmul' 'mult_23' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 884 [3/5] (3.33ns)   --->   "%mult_24 = dmul i64 %bitcast_ln4_25, i64 %bitcast_ln14_25" [gemm.c:14]   --->   Operation 884 'dmul' 'mult_24' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 885 [4/5] (3.33ns)   --->   "%mult_25 = dmul i64 %bitcast_ln4_26, i64 %bitcast_ln14_26" [gemm.c:14]   --->   Operation 885 'dmul' 'mult_25' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 886 [4/5] (3.33ns)   --->   "%mult_26 = dmul i64 %bitcast_ln4_27, i64 %bitcast_ln14_27" [gemm.c:14]   --->   Operation 886 'dmul' 'mult_26' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 887 [1/1] (0.00ns)   --->   "%bitcast_ln14_28 = bitcast i64 %m2_load_28" [gemm.c:14]   --->   Operation 887 'bitcast' 'bitcast_ln14_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 888 [5/5] (3.33ns)   --->   "%mult_27 = dmul i64 %bitcast_ln4_28, i64 %bitcast_ln14_28" [gemm.c:14]   --->   Operation 888 'dmul' 'mult_27' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 889 [1/1] (0.00ns)   --->   "%bitcast_ln14_29 = bitcast i64 %m2_load_29" [gemm.c:14]   --->   Operation 889 'bitcast' 'bitcast_ln14_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 890 [5/5] (3.33ns)   --->   "%mult_28 = dmul i64 %bitcast_ln4_29, i64 %bitcast_ln14_29" [gemm.c:14]   --->   Operation 890 'dmul' 'mult_28' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 891 [1/2] (1.64ns)   --->   "%m2_load_30 = load i12 %m2_addr_30" [gemm.c:14]   --->   Operation 891 'load' 'm2_load_30' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 892 [1/2] (1.64ns)   --->   "%m2_load_31 = load i12 %m2_addr_31" [gemm.c:14]   --->   Operation 892 'load' 'm2_load_31' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln14_32_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 32, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 893 'bitconcatenate' 'zext_ln14_32_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln14_32 = zext i12 %zext_ln14_32_cast" [gemm.c:14]   --->   Operation 894 'zext' 'zext_ln14_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 895 [1/1] (0.00ns)   --->   "%m2_addr_32 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_32" [gemm.c:14]   --->   Operation 895 'getelementptr' 'm2_addr_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 896 [2/2] (1.64ns)   --->   "%m2_load_32 = load i12 %m2_addr_32" [gemm.c:14]   --->   Operation 896 'load' 'm2_load_32' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln14_33_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 33, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 897 'bitconcatenate' 'zext_ln14_33_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln14_33 = zext i12 %zext_ln14_33_cast" [gemm.c:14]   --->   Operation 898 'zext' 'zext_ln14_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 899 [1/1] (0.00ns)   --->   "%m2_addr_33 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_33" [gemm.c:14]   --->   Operation 899 'getelementptr' 'm2_addr_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_17 : Operation 900 [2/2] (1.64ns)   --->   "%m2_load_33 = load i12 %m2_addr_33" [gemm.c:14]   --->   Operation 900 'load' 'm2_load_33' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 3.33>
ST_18 : Operation 901 [1/1] (0.00ns)   --->   "%bitcast_ln4_30 = bitcast i64 %m1_load_30" [gemm.c:4]   --->   Operation 901 'bitcast' 'bitcast_ln4_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 902 [1/1] (0.00ns)   --->   "%bitcast_ln4_31 = bitcast i64 %m1_load_31" [gemm.c:4]   --->   Operation 902 'bitcast' 'bitcast_ln4_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 903 [1/2] (1.64ns)   --->   "%m1_load_32 = load i12 %m1_addr_32" [gemm.c:4]   --->   Operation 903 'load' 'm1_load_32' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 904 [1/2] (1.64ns)   --->   "%m1_load_33 = load i12 %m1_addr_33" [gemm.c:4]   --->   Operation 904 'load' 'm1_load_33' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 905 [1/1] (0.00ns)   --->   "%or_ln4_33 = or i12 %select_ln4_2, i12 34" [gemm.c:4]   --->   Operation 905 'or' 'or_ln4_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln4_34 = zext i12 %or_ln4_33" [gemm.c:4]   --->   Operation 906 'zext' 'zext_ln4_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 907 [1/1] (0.00ns)   --->   "%m1_addr_34 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_34" [gemm.c:14]   --->   Operation 907 'getelementptr' 'm1_addr_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 908 [2/2] (1.64ns)   --->   "%m1_load_34 = load i12 %m1_addr_34" [gemm.c:4]   --->   Operation 908 'load' 'm1_load_34' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 909 [1/1] (0.00ns)   --->   "%or_ln4_34 = or i12 %select_ln4_2, i12 35" [gemm.c:4]   --->   Operation 909 'or' 'or_ln4_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln4_35 = zext i12 %or_ln4_34" [gemm.c:4]   --->   Operation 910 'zext' 'zext_ln4_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 911 [1/1] (0.00ns)   --->   "%m1_addr_35 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_35" [gemm.c:14]   --->   Operation 911 'getelementptr' 'm1_addr_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 912 [2/2] (1.64ns)   --->   "%m1_load_35 = load i12 %m1_addr_35" [gemm.c:4]   --->   Operation 912 'load' 'm1_load_35' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 913 [5/5] (2.89ns)   --->   "%sum_1_2 = dadd i64 %sum_1_1, i64 %mult_2" [gemm.c:15]   --->   Operation 913 'dadd' 'sum_1_2' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 914 [1/5] (3.33ns)   --->   "%mult_21 = dmul i64 %bitcast_ln4_22, i64 %bitcast_ln14_22" [gemm.c:14]   --->   Operation 914 'dmul' 'mult_21' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 915 [1/5] (3.33ns)   --->   "%mult_22 = dmul i64 %bitcast_ln4_23, i64 %bitcast_ln14_23" [gemm.c:14]   --->   Operation 915 'dmul' 'mult_22' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 916 [2/5] (3.33ns)   --->   "%mult_23 = dmul i64 %bitcast_ln4_24, i64 %bitcast_ln14_24" [gemm.c:14]   --->   Operation 916 'dmul' 'mult_23' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 917 [2/5] (3.33ns)   --->   "%mult_24 = dmul i64 %bitcast_ln4_25, i64 %bitcast_ln14_25" [gemm.c:14]   --->   Operation 917 'dmul' 'mult_24' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 918 [3/5] (3.33ns)   --->   "%mult_25 = dmul i64 %bitcast_ln4_26, i64 %bitcast_ln14_26" [gemm.c:14]   --->   Operation 918 'dmul' 'mult_25' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 919 [3/5] (3.33ns)   --->   "%mult_26 = dmul i64 %bitcast_ln4_27, i64 %bitcast_ln14_27" [gemm.c:14]   --->   Operation 919 'dmul' 'mult_26' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 920 [4/5] (3.33ns)   --->   "%mult_27 = dmul i64 %bitcast_ln4_28, i64 %bitcast_ln14_28" [gemm.c:14]   --->   Operation 920 'dmul' 'mult_27' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 921 [4/5] (3.33ns)   --->   "%mult_28 = dmul i64 %bitcast_ln4_29, i64 %bitcast_ln14_29" [gemm.c:14]   --->   Operation 921 'dmul' 'mult_28' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 922 [1/1] (0.00ns)   --->   "%bitcast_ln14_30 = bitcast i64 %m2_load_30" [gemm.c:14]   --->   Operation 922 'bitcast' 'bitcast_ln14_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 923 [5/5] (3.33ns)   --->   "%mult_29 = dmul i64 %bitcast_ln4_30, i64 %bitcast_ln14_30" [gemm.c:14]   --->   Operation 923 'dmul' 'mult_29' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 924 [1/1] (0.00ns)   --->   "%bitcast_ln14_31 = bitcast i64 %m2_load_31" [gemm.c:14]   --->   Operation 924 'bitcast' 'bitcast_ln14_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 925 [5/5] (3.33ns)   --->   "%mult_30 = dmul i64 %bitcast_ln4_31, i64 %bitcast_ln14_31" [gemm.c:14]   --->   Operation 925 'dmul' 'mult_30' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 926 [1/2] (1.64ns)   --->   "%m2_load_32 = load i12 %m2_addr_32" [gemm.c:14]   --->   Operation 926 'load' 'm2_load_32' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 927 [1/2] (1.64ns)   --->   "%m2_load_33 = load i12 %m2_addr_33" [gemm.c:14]   --->   Operation 927 'load' 'm2_load_33' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln14_34_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 34, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 928 'bitconcatenate' 'zext_ln14_34_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln14_34 = zext i12 %zext_ln14_34_cast" [gemm.c:14]   --->   Operation 929 'zext' 'zext_ln14_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 930 [1/1] (0.00ns)   --->   "%m2_addr_34 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_34" [gemm.c:14]   --->   Operation 930 'getelementptr' 'm2_addr_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 931 [2/2] (1.64ns)   --->   "%m2_load_34 = load i12 %m2_addr_34" [gemm.c:14]   --->   Operation 931 'load' 'm2_load_34' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln14_35_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 35, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 932 'bitconcatenate' 'zext_ln14_35_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln14_35 = zext i12 %zext_ln14_35_cast" [gemm.c:14]   --->   Operation 933 'zext' 'zext_ln14_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 934 [1/1] (0.00ns)   --->   "%m2_addr_35 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_35" [gemm.c:14]   --->   Operation 934 'getelementptr' 'm2_addr_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_18 : Operation 935 [2/2] (1.64ns)   --->   "%m2_load_35 = load i12 %m2_addr_35" [gemm.c:14]   --->   Operation 935 'load' 'm2_load_35' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 3.33>
ST_19 : Operation 936 [1/1] (0.00ns)   --->   "%bitcast_ln4_32 = bitcast i64 %m1_load_32" [gemm.c:4]   --->   Operation 936 'bitcast' 'bitcast_ln4_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 937 [1/1] (0.00ns)   --->   "%bitcast_ln4_33 = bitcast i64 %m1_load_33" [gemm.c:4]   --->   Operation 937 'bitcast' 'bitcast_ln4_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 938 [1/2] (1.64ns)   --->   "%m1_load_34 = load i12 %m1_addr_34" [gemm.c:4]   --->   Operation 938 'load' 'm1_load_34' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 939 [1/2] (1.64ns)   --->   "%m1_load_35 = load i12 %m1_addr_35" [gemm.c:4]   --->   Operation 939 'load' 'm1_load_35' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 940 [1/1] (0.00ns)   --->   "%or_ln4_35 = or i12 %select_ln4_2, i12 36" [gemm.c:4]   --->   Operation 940 'or' 'or_ln4_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln4_36 = zext i12 %or_ln4_35" [gemm.c:4]   --->   Operation 941 'zext' 'zext_ln4_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 942 [1/1] (0.00ns)   --->   "%m1_addr_36 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_36" [gemm.c:14]   --->   Operation 942 'getelementptr' 'm1_addr_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 943 [2/2] (1.64ns)   --->   "%m1_load_36 = load i12 %m1_addr_36" [gemm.c:4]   --->   Operation 943 'load' 'm1_load_36' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 944 [1/1] (0.00ns)   --->   "%or_ln4_36 = or i12 %select_ln4_2, i12 37" [gemm.c:4]   --->   Operation 944 'or' 'or_ln4_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln4_37 = zext i12 %or_ln4_36" [gemm.c:4]   --->   Operation 945 'zext' 'zext_ln4_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 946 [1/1] (0.00ns)   --->   "%m1_addr_37 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_37" [gemm.c:14]   --->   Operation 946 'getelementptr' 'm1_addr_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 947 [2/2] (1.64ns)   --->   "%m1_load_37 = load i12 %m1_addr_37" [gemm.c:4]   --->   Operation 947 'load' 'm1_load_37' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 948 [4/5] (2.89ns)   --->   "%sum_1_2 = dadd i64 %sum_1_1, i64 %mult_2" [gemm.c:15]   --->   Operation 948 'dadd' 'sum_1_2' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 949 [1/5] (3.33ns)   --->   "%mult_23 = dmul i64 %bitcast_ln4_24, i64 %bitcast_ln14_24" [gemm.c:14]   --->   Operation 949 'dmul' 'mult_23' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 950 [1/5] (3.33ns)   --->   "%mult_24 = dmul i64 %bitcast_ln4_25, i64 %bitcast_ln14_25" [gemm.c:14]   --->   Operation 950 'dmul' 'mult_24' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 951 [2/5] (3.33ns)   --->   "%mult_25 = dmul i64 %bitcast_ln4_26, i64 %bitcast_ln14_26" [gemm.c:14]   --->   Operation 951 'dmul' 'mult_25' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 952 [2/5] (3.33ns)   --->   "%mult_26 = dmul i64 %bitcast_ln4_27, i64 %bitcast_ln14_27" [gemm.c:14]   --->   Operation 952 'dmul' 'mult_26' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 953 [3/5] (3.33ns)   --->   "%mult_27 = dmul i64 %bitcast_ln4_28, i64 %bitcast_ln14_28" [gemm.c:14]   --->   Operation 953 'dmul' 'mult_27' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 954 [3/5] (3.33ns)   --->   "%mult_28 = dmul i64 %bitcast_ln4_29, i64 %bitcast_ln14_29" [gemm.c:14]   --->   Operation 954 'dmul' 'mult_28' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 955 [4/5] (3.33ns)   --->   "%mult_29 = dmul i64 %bitcast_ln4_30, i64 %bitcast_ln14_30" [gemm.c:14]   --->   Operation 955 'dmul' 'mult_29' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 956 [4/5] (3.33ns)   --->   "%mult_30 = dmul i64 %bitcast_ln4_31, i64 %bitcast_ln14_31" [gemm.c:14]   --->   Operation 956 'dmul' 'mult_30' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 957 [1/1] (0.00ns)   --->   "%bitcast_ln14_32 = bitcast i64 %m2_load_32" [gemm.c:14]   --->   Operation 957 'bitcast' 'bitcast_ln14_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 958 [5/5] (3.33ns)   --->   "%mult_31 = dmul i64 %bitcast_ln4_32, i64 %bitcast_ln14_32" [gemm.c:14]   --->   Operation 958 'dmul' 'mult_31' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 959 [1/1] (0.00ns)   --->   "%bitcast_ln14_33 = bitcast i64 %m2_load_33" [gemm.c:14]   --->   Operation 959 'bitcast' 'bitcast_ln14_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 960 [5/5] (3.33ns)   --->   "%mult_32 = dmul i64 %bitcast_ln4_33, i64 %bitcast_ln14_33" [gemm.c:14]   --->   Operation 960 'dmul' 'mult_32' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 961 [1/2] (1.64ns)   --->   "%m2_load_34 = load i12 %m2_addr_34" [gemm.c:14]   --->   Operation 961 'load' 'm2_load_34' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 962 [1/2] (1.64ns)   --->   "%m2_load_35 = load i12 %m2_addr_35" [gemm.c:14]   --->   Operation 962 'load' 'm2_load_35' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln14_36_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 36, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 963 'bitconcatenate' 'zext_ln14_36_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln14_36 = zext i12 %zext_ln14_36_cast" [gemm.c:14]   --->   Operation 964 'zext' 'zext_ln14_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 965 [1/1] (0.00ns)   --->   "%m2_addr_36 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_36" [gemm.c:14]   --->   Operation 965 'getelementptr' 'm2_addr_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 966 [2/2] (1.64ns)   --->   "%m2_load_36 = load i12 %m2_addr_36" [gemm.c:14]   --->   Operation 966 'load' 'm2_load_36' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln14_37_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 37, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 967 'bitconcatenate' 'zext_ln14_37_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln14_37 = zext i12 %zext_ln14_37_cast" [gemm.c:14]   --->   Operation 968 'zext' 'zext_ln14_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 969 [1/1] (0.00ns)   --->   "%m2_addr_37 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_37" [gemm.c:14]   --->   Operation 969 'getelementptr' 'm2_addr_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_19 : Operation 970 [2/2] (1.64ns)   --->   "%m2_load_37 = load i12 %m2_addr_37" [gemm.c:14]   --->   Operation 970 'load' 'm2_load_37' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 3.33>
ST_20 : Operation 971 [1/1] (0.00ns)   --->   "%bitcast_ln4_34 = bitcast i64 %m1_load_34" [gemm.c:4]   --->   Operation 971 'bitcast' 'bitcast_ln4_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 972 [1/1] (0.00ns)   --->   "%bitcast_ln4_35 = bitcast i64 %m1_load_35" [gemm.c:4]   --->   Operation 972 'bitcast' 'bitcast_ln4_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 973 [1/2] (1.64ns)   --->   "%m1_load_36 = load i12 %m1_addr_36" [gemm.c:4]   --->   Operation 973 'load' 'm1_load_36' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 974 [1/2] (1.64ns)   --->   "%m1_load_37 = load i12 %m1_addr_37" [gemm.c:4]   --->   Operation 974 'load' 'm1_load_37' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 975 [1/1] (0.00ns)   --->   "%or_ln4_37 = or i12 %select_ln4_2, i12 38" [gemm.c:4]   --->   Operation 975 'or' 'or_ln4_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln4_38 = zext i12 %or_ln4_37" [gemm.c:4]   --->   Operation 976 'zext' 'zext_ln4_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 977 [1/1] (0.00ns)   --->   "%m1_addr_38 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_38" [gemm.c:14]   --->   Operation 977 'getelementptr' 'm1_addr_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 978 [2/2] (1.64ns)   --->   "%m1_load_38 = load i12 %m1_addr_38" [gemm.c:4]   --->   Operation 978 'load' 'm1_load_38' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 979 [1/1] (0.00ns)   --->   "%or_ln4_38 = or i12 %select_ln4_2, i12 39" [gemm.c:4]   --->   Operation 979 'or' 'or_ln4_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 980 [1/1] (0.00ns)   --->   "%zext_ln4_39 = zext i12 %or_ln4_38" [gemm.c:4]   --->   Operation 980 'zext' 'zext_ln4_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 981 [1/1] (0.00ns)   --->   "%m1_addr_39 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_39" [gemm.c:14]   --->   Operation 981 'getelementptr' 'm1_addr_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 982 [2/2] (1.64ns)   --->   "%m1_load_39 = load i12 %m1_addr_39" [gemm.c:4]   --->   Operation 982 'load' 'm1_load_39' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 983 [3/5] (2.89ns)   --->   "%sum_1_2 = dadd i64 %sum_1_1, i64 %mult_2" [gemm.c:15]   --->   Operation 983 'dadd' 'sum_1_2' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 984 [1/5] (3.33ns)   --->   "%mult_25 = dmul i64 %bitcast_ln4_26, i64 %bitcast_ln14_26" [gemm.c:14]   --->   Operation 984 'dmul' 'mult_25' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 985 [1/5] (3.33ns)   --->   "%mult_26 = dmul i64 %bitcast_ln4_27, i64 %bitcast_ln14_27" [gemm.c:14]   --->   Operation 985 'dmul' 'mult_26' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 986 [2/5] (3.33ns)   --->   "%mult_27 = dmul i64 %bitcast_ln4_28, i64 %bitcast_ln14_28" [gemm.c:14]   --->   Operation 986 'dmul' 'mult_27' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 987 [2/5] (3.33ns)   --->   "%mult_28 = dmul i64 %bitcast_ln4_29, i64 %bitcast_ln14_29" [gemm.c:14]   --->   Operation 987 'dmul' 'mult_28' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 988 [3/5] (3.33ns)   --->   "%mult_29 = dmul i64 %bitcast_ln4_30, i64 %bitcast_ln14_30" [gemm.c:14]   --->   Operation 988 'dmul' 'mult_29' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 989 [3/5] (3.33ns)   --->   "%mult_30 = dmul i64 %bitcast_ln4_31, i64 %bitcast_ln14_31" [gemm.c:14]   --->   Operation 989 'dmul' 'mult_30' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 990 [4/5] (3.33ns)   --->   "%mult_31 = dmul i64 %bitcast_ln4_32, i64 %bitcast_ln14_32" [gemm.c:14]   --->   Operation 990 'dmul' 'mult_31' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 991 [4/5] (3.33ns)   --->   "%mult_32 = dmul i64 %bitcast_ln4_33, i64 %bitcast_ln14_33" [gemm.c:14]   --->   Operation 991 'dmul' 'mult_32' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 992 [1/1] (0.00ns)   --->   "%bitcast_ln14_34 = bitcast i64 %m2_load_34" [gemm.c:14]   --->   Operation 992 'bitcast' 'bitcast_ln14_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 993 [5/5] (3.33ns)   --->   "%mult_33 = dmul i64 %bitcast_ln4_34, i64 %bitcast_ln14_34" [gemm.c:14]   --->   Operation 993 'dmul' 'mult_33' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 994 [1/1] (0.00ns)   --->   "%bitcast_ln14_35 = bitcast i64 %m2_load_35" [gemm.c:14]   --->   Operation 994 'bitcast' 'bitcast_ln14_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 995 [5/5] (3.33ns)   --->   "%mult_34 = dmul i64 %bitcast_ln4_35, i64 %bitcast_ln14_35" [gemm.c:14]   --->   Operation 995 'dmul' 'mult_34' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 996 [1/2] (1.64ns)   --->   "%m2_load_36 = load i12 %m2_addr_36" [gemm.c:14]   --->   Operation 996 'load' 'm2_load_36' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 997 [1/2] (1.64ns)   --->   "%m2_load_37 = load i12 %m2_addr_37" [gemm.c:14]   --->   Operation 997 'load' 'm2_load_37' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln14_38_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 38, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 998 'bitconcatenate' 'zext_ln14_38_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln14_38 = zext i12 %zext_ln14_38_cast" [gemm.c:14]   --->   Operation 999 'zext' 'zext_ln14_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1000 [1/1] (0.00ns)   --->   "%m2_addr_38 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_38" [gemm.c:14]   --->   Operation 1000 'getelementptr' 'm2_addr_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1001 [2/2] (1.64ns)   --->   "%m2_load_38 = load i12 %m2_addr_38" [gemm.c:14]   --->   Operation 1001 'load' 'm2_load_38' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln14_39_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 39, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 1002 'bitconcatenate' 'zext_ln14_39_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln14_39 = zext i12 %zext_ln14_39_cast" [gemm.c:14]   --->   Operation 1003 'zext' 'zext_ln14_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1004 [1/1] (0.00ns)   --->   "%m2_addr_39 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_39" [gemm.c:14]   --->   Operation 1004 'getelementptr' 'm2_addr_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 1005 [2/2] (1.64ns)   --->   "%m2_load_39 = load i12 %m2_addr_39" [gemm.c:14]   --->   Operation 1005 'load' 'm2_load_39' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 3.33>
ST_21 : Operation 1006 [1/1] (0.00ns)   --->   "%bitcast_ln4_36 = bitcast i64 %m1_load_36" [gemm.c:4]   --->   Operation 1006 'bitcast' 'bitcast_ln4_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1007 [1/1] (0.00ns)   --->   "%bitcast_ln4_37 = bitcast i64 %m1_load_37" [gemm.c:4]   --->   Operation 1007 'bitcast' 'bitcast_ln4_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1008 [1/2] (1.64ns)   --->   "%m1_load_38 = load i12 %m1_addr_38" [gemm.c:4]   --->   Operation 1008 'load' 'm1_load_38' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 1009 [1/2] (1.64ns)   --->   "%m1_load_39 = load i12 %m1_addr_39" [gemm.c:4]   --->   Operation 1009 'load' 'm1_load_39' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 1010 [1/1] (0.00ns)   --->   "%or_ln4_39 = or i12 %select_ln4_2, i12 40" [gemm.c:4]   --->   Operation 1010 'or' 'or_ln4_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln4_40 = zext i12 %or_ln4_39" [gemm.c:4]   --->   Operation 1011 'zext' 'zext_ln4_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1012 [1/1] (0.00ns)   --->   "%m1_addr_40 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_40" [gemm.c:14]   --->   Operation 1012 'getelementptr' 'm1_addr_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1013 [2/2] (1.64ns)   --->   "%m1_load_40 = load i12 %m1_addr_40" [gemm.c:4]   --->   Operation 1013 'load' 'm1_load_40' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 1014 [1/1] (0.00ns)   --->   "%or_ln4_40 = or i12 %select_ln4_2, i12 41" [gemm.c:4]   --->   Operation 1014 'or' 'or_ln4_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln4_41 = zext i12 %or_ln4_40" [gemm.c:4]   --->   Operation 1015 'zext' 'zext_ln4_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1016 [1/1] (0.00ns)   --->   "%m1_addr_41 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_41" [gemm.c:14]   --->   Operation 1016 'getelementptr' 'm1_addr_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1017 [2/2] (1.64ns)   --->   "%m1_load_41 = load i12 %m1_addr_41" [gemm.c:4]   --->   Operation 1017 'load' 'm1_load_41' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 1018 [2/5] (2.89ns)   --->   "%sum_1_2 = dadd i64 %sum_1_1, i64 %mult_2" [gemm.c:15]   --->   Operation 1018 'dadd' 'sum_1_2' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1019 [1/5] (3.33ns)   --->   "%mult_27 = dmul i64 %bitcast_ln4_28, i64 %bitcast_ln14_28" [gemm.c:14]   --->   Operation 1019 'dmul' 'mult_27' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1020 [1/5] (3.33ns)   --->   "%mult_28 = dmul i64 %bitcast_ln4_29, i64 %bitcast_ln14_29" [gemm.c:14]   --->   Operation 1020 'dmul' 'mult_28' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1021 [2/5] (3.33ns)   --->   "%mult_29 = dmul i64 %bitcast_ln4_30, i64 %bitcast_ln14_30" [gemm.c:14]   --->   Operation 1021 'dmul' 'mult_29' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1022 [2/5] (3.33ns)   --->   "%mult_30 = dmul i64 %bitcast_ln4_31, i64 %bitcast_ln14_31" [gemm.c:14]   --->   Operation 1022 'dmul' 'mult_30' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1023 [3/5] (3.33ns)   --->   "%mult_31 = dmul i64 %bitcast_ln4_32, i64 %bitcast_ln14_32" [gemm.c:14]   --->   Operation 1023 'dmul' 'mult_31' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1024 [3/5] (3.33ns)   --->   "%mult_32 = dmul i64 %bitcast_ln4_33, i64 %bitcast_ln14_33" [gemm.c:14]   --->   Operation 1024 'dmul' 'mult_32' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1025 [4/5] (3.33ns)   --->   "%mult_33 = dmul i64 %bitcast_ln4_34, i64 %bitcast_ln14_34" [gemm.c:14]   --->   Operation 1025 'dmul' 'mult_33' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1026 [4/5] (3.33ns)   --->   "%mult_34 = dmul i64 %bitcast_ln4_35, i64 %bitcast_ln14_35" [gemm.c:14]   --->   Operation 1026 'dmul' 'mult_34' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1027 [1/1] (0.00ns)   --->   "%bitcast_ln14_36 = bitcast i64 %m2_load_36" [gemm.c:14]   --->   Operation 1027 'bitcast' 'bitcast_ln14_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1028 [5/5] (3.33ns)   --->   "%mult_35 = dmul i64 %bitcast_ln4_36, i64 %bitcast_ln14_36" [gemm.c:14]   --->   Operation 1028 'dmul' 'mult_35' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1029 [1/1] (0.00ns)   --->   "%bitcast_ln14_37 = bitcast i64 %m2_load_37" [gemm.c:14]   --->   Operation 1029 'bitcast' 'bitcast_ln14_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1030 [5/5] (3.33ns)   --->   "%mult_36 = dmul i64 %bitcast_ln4_37, i64 %bitcast_ln14_37" [gemm.c:14]   --->   Operation 1030 'dmul' 'mult_36' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1031 [1/2] (1.64ns)   --->   "%m2_load_38 = load i12 %m2_addr_38" [gemm.c:14]   --->   Operation 1031 'load' 'm2_load_38' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 1032 [1/2] (1.64ns)   --->   "%m2_load_39 = load i12 %m2_addr_39" [gemm.c:14]   --->   Operation 1032 'load' 'm2_load_39' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln14_40_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 40, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 1033 'bitconcatenate' 'zext_ln14_40_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1034 [1/1] (0.00ns)   --->   "%zext_ln14_40 = zext i12 %zext_ln14_40_cast" [gemm.c:14]   --->   Operation 1034 'zext' 'zext_ln14_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1035 [1/1] (0.00ns)   --->   "%m2_addr_40 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_40" [gemm.c:14]   --->   Operation 1035 'getelementptr' 'm2_addr_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1036 [2/2] (1.64ns)   --->   "%m2_load_40 = load i12 %m2_addr_40" [gemm.c:14]   --->   Operation 1036 'load' 'm2_load_40' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 1037 [1/1] (0.00ns)   --->   "%zext_ln14_41_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 41, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 1037 'bitconcatenate' 'zext_ln14_41_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1038 [1/1] (0.00ns)   --->   "%zext_ln14_41 = zext i12 %zext_ln14_41_cast" [gemm.c:14]   --->   Operation 1038 'zext' 'zext_ln14_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1039 [1/1] (0.00ns)   --->   "%m2_addr_41 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_41" [gemm.c:14]   --->   Operation 1039 'getelementptr' 'm2_addr_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_21 : Operation 1040 [2/2] (1.64ns)   --->   "%m2_load_41 = load i12 %m2_addr_41" [gemm.c:14]   --->   Operation 1040 'load' 'm2_load_41' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 3.33>
ST_22 : Operation 1041 [1/1] (0.00ns)   --->   "%bitcast_ln4_38 = bitcast i64 %m1_load_38" [gemm.c:4]   --->   Operation 1041 'bitcast' 'bitcast_ln4_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1042 [1/1] (0.00ns)   --->   "%bitcast_ln4_39 = bitcast i64 %m1_load_39" [gemm.c:4]   --->   Operation 1042 'bitcast' 'bitcast_ln4_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1043 [1/2] (1.64ns)   --->   "%m1_load_40 = load i12 %m1_addr_40" [gemm.c:4]   --->   Operation 1043 'load' 'm1_load_40' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 1044 [1/2] (1.64ns)   --->   "%m1_load_41 = load i12 %m1_addr_41" [gemm.c:4]   --->   Operation 1044 'load' 'm1_load_41' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 1045 [1/1] (0.00ns)   --->   "%or_ln4_41 = or i12 %select_ln4_2, i12 42" [gemm.c:4]   --->   Operation 1045 'or' 'or_ln4_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln4_42 = zext i12 %or_ln4_41" [gemm.c:4]   --->   Operation 1046 'zext' 'zext_ln4_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1047 [1/1] (0.00ns)   --->   "%m1_addr_42 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_42" [gemm.c:14]   --->   Operation 1047 'getelementptr' 'm1_addr_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1048 [2/2] (1.64ns)   --->   "%m1_load_42 = load i12 %m1_addr_42" [gemm.c:4]   --->   Operation 1048 'load' 'm1_load_42' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 1049 [1/1] (0.00ns)   --->   "%or_ln4_42 = or i12 %select_ln4_2, i12 43" [gemm.c:4]   --->   Operation 1049 'or' 'or_ln4_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln4_43 = zext i12 %or_ln4_42" [gemm.c:4]   --->   Operation 1050 'zext' 'zext_ln4_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1051 [1/1] (0.00ns)   --->   "%m1_addr_43 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_43" [gemm.c:14]   --->   Operation 1051 'getelementptr' 'm1_addr_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1052 [2/2] (1.64ns)   --->   "%m1_load_43 = load i12 %m1_addr_43" [gemm.c:4]   --->   Operation 1052 'load' 'm1_load_43' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 1053 [1/5] (2.89ns)   --->   "%sum_1_2 = dadd i64 %sum_1_1, i64 %mult_2" [gemm.c:15]   --->   Operation 1053 'dadd' 'sum_1_2' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1054 [1/5] (3.33ns)   --->   "%mult_29 = dmul i64 %bitcast_ln4_30, i64 %bitcast_ln14_30" [gemm.c:14]   --->   Operation 1054 'dmul' 'mult_29' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1055 [1/5] (3.33ns)   --->   "%mult_30 = dmul i64 %bitcast_ln4_31, i64 %bitcast_ln14_31" [gemm.c:14]   --->   Operation 1055 'dmul' 'mult_30' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1056 [2/5] (3.33ns)   --->   "%mult_31 = dmul i64 %bitcast_ln4_32, i64 %bitcast_ln14_32" [gemm.c:14]   --->   Operation 1056 'dmul' 'mult_31' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1057 [2/5] (3.33ns)   --->   "%mult_32 = dmul i64 %bitcast_ln4_33, i64 %bitcast_ln14_33" [gemm.c:14]   --->   Operation 1057 'dmul' 'mult_32' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1058 [3/5] (3.33ns)   --->   "%mult_33 = dmul i64 %bitcast_ln4_34, i64 %bitcast_ln14_34" [gemm.c:14]   --->   Operation 1058 'dmul' 'mult_33' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1059 [3/5] (3.33ns)   --->   "%mult_34 = dmul i64 %bitcast_ln4_35, i64 %bitcast_ln14_35" [gemm.c:14]   --->   Operation 1059 'dmul' 'mult_34' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1060 [4/5] (3.33ns)   --->   "%mult_35 = dmul i64 %bitcast_ln4_36, i64 %bitcast_ln14_36" [gemm.c:14]   --->   Operation 1060 'dmul' 'mult_35' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1061 [4/5] (3.33ns)   --->   "%mult_36 = dmul i64 %bitcast_ln4_37, i64 %bitcast_ln14_37" [gemm.c:14]   --->   Operation 1061 'dmul' 'mult_36' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1062 [1/1] (0.00ns)   --->   "%bitcast_ln14_38 = bitcast i64 %m2_load_38" [gemm.c:14]   --->   Operation 1062 'bitcast' 'bitcast_ln14_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1063 [5/5] (3.33ns)   --->   "%mult_37 = dmul i64 %bitcast_ln4_38, i64 %bitcast_ln14_38" [gemm.c:14]   --->   Operation 1063 'dmul' 'mult_37' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1064 [1/1] (0.00ns)   --->   "%bitcast_ln14_39 = bitcast i64 %m2_load_39" [gemm.c:14]   --->   Operation 1064 'bitcast' 'bitcast_ln14_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1065 [5/5] (3.33ns)   --->   "%mult_38 = dmul i64 %bitcast_ln4_39, i64 %bitcast_ln14_39" [gemm.c:14]   --->   Operation 1065 'dmul' 'mult_38' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1066 [1/2] (1.64ns)   --->   "%m2_load_40 = load i12 %m2_addr_40" [gemm.c:14]   --->   Operation 1066 'load' 'm2_load_40' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 1067 [1/2] (1.64ns)   --->   "%m2_load_41 = load i12 %m2_addr_41" [gemm.c:14]   --->   Operation 1067 'load' 'm2_load_41' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln14_42_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 42, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 1068 'bitconcatenate' 'zext_ln14_42_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln14_42 = zext i12 %zext_ln14_42_cast" [gemm.c:14]   --->   Operation 1069 'zext' 'zext_ln14_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1070 [1/1] (0.00ns)   --->   "%m2_addr_42 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_42" [gemm.c:14]   --->   Operation 1070 'getelementptr' 'm2_addr_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1071 [2/2] (1.64ns)   --->   "%m2_load_42 = load i12 %m2_addr_42" [gemm.c:14]   --->   Operation 1071 'load' 'm2_load_42' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln14_43_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 43, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 1072 'bitconcatenate' 'zext_ln14_43_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln14_43 = zext i12 %zext_ln14_43_cast" [gemm.c:14]   --->   Operation 1073 'zext' 'zext_ln14_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1074 [1/1] (0.00ns)   --->   "%m2_addr_43 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_43" [gemm.c:14]   --->   Operation 1074 'getelementptr' 'm2_addr_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_22 : Operation 1075 [2/2] (1.64ns)   --->   "%m2_load_43 = load i12 %m2_addr_43" [gemm.c:14]   --->   Operation 1075 'load' 'm2_load_43' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 3.33>
ST_23 : Operation 1076 [1/1] (0.00ns)   --->   "%bitcast_ln4_40 = bitcast i64 %m1_load_40" [gemm.c:4]   --->   Operation 1076 'bitcast' 'bitcast_ln4_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1077 [1/1] (0.00ns)   --->   "%bitcast_ln4_41 = bitcast i64 %m1_load_41" [gemm.c:4]   --->   Operation 1077 'bitcast' 'bitcast_ln4_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1078 [1/2] (1.64ns)   --->   "%m1_load_42 = load i12 %m1_addr_42" [gemm.c:4]   --->   Operation 1078 'load' 'm1_load_42' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 1079 [1/2] (1.64ns)   --->   "%m1_load_43 = load i12 %m1_addr_43" [gemm.c:4]   --->   Operation 1079 'load' 'm1_load_43' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 1080 [1/1] (0.00ns)   --->   "%or_ln4_43 = or i12 %select_ln4_2, i12 44" [gemm.c:4]   --->   Operation 1080 'or' 'or_ln4_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln4_44 = zext i12 %or_ln4_43" [gemm.c:4]   --->   Operation 1081 'zext' 'zext_ln4_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1082 [1/1] (0.00ns)   --->   "%m1_addr_44 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_44" [gemm.c:14]   --->   Operation 1082 'getelementptr' 'm1_addr_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1083 [2/2] (1.64ns)   --->   "%m1_load_44 = load i12 %m1_addr_44" [gemm.c:4]   --->   Operation 1083 'load' 'm1_load_44' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 1084 [1/1] (0.00ns)   --->   "%or_ln4_44 = or i12 %select_ln4_2, i12 45" [gemm.c:4]   --->   Operation 1084 'or' 'or_ln4_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln4_45 = zext i12 %or_ln4_44" [gemm.c:4]   --->   Operation 1085 'zext' 'zext_ln4_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1086 [1/1] (0.00ns)   --->   "%m1_addr_45 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_45" [gemm.c:14]   --->   Operation 1086 'getelementptr' 'm1_addr_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1087 [2/2] (1.64ns)   --->   "%m1_load_45 = load i12 %m1_addr_45" [gemm.c:4]   --->   Operation 1087 'load' 'm1_load_45' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 1088 [5/5] (2.89ns)   --->   "%sum_1_3 = dadd i64 %sum_1_2, i64 %mult_3" [gemm.c:15]   --->   Operation 1088 'dadd' 'sum_1_3' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1089 [1/5] (3.33ns)   --->   "%mult_31 = dmul i64 %bitcast_ln4_32, i64 %bitcast_ln14_32" [gemm.c:14]   --->   Operation 1089 'dmul' 'mult_31' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1090 [1/5] (3.33ns)   --->   "%mult_32 = dmul i64 %bitcast_ln4_33, i64 %bitcast_ln14_33" [gemm.c:14]   --->   Operation 1090 'dmul' 'mult_32' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1091 [2/5] (3.33ns)   --->   "%mult_33 = dmul i64 %bitcast_ln4_34, i64 %bitcast_ln14_34" [gemm.c:14]   --->   Operation 1091 'dmul' 'mult_33' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1092 [2/5] (3.33ns)   --->   "%mult_34 = dmul i64 %bitcast_ln4_35, i64 %bitcast_ln14_35" [gemm.c:14]   --->   Operation 1092 'dmul' 'mult_34' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1093 [3/5] (3.33ns)   --->   "%mult_35 = dmul i64 %bitcast_ln4_36, i64 %bitcast_ln14_36" [gemm.c:14]   --->   Operation 1093 'dmul' 'mult_35' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1094 [3/5] (3.33ns)   --->   "%mult_36 = dmul i64 %bitcast_ln4_37, i64 %bitcast_ln14_37" [gemm.c:14]   --->   Operation 1094 'dmul' 'mult_36' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1095 [4/5] (3.33ns)   --->   "%mult_37 = dmul i64 %bitcast_ln4_38, i64 %bitcast_ln14_38" [gemm.c:14]   --->   Operation 1095 'dmul' 'mult_37' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1096 [4/5] (3.33ns)   --->   "%mult_38 = dmul i64 %bitcast_ln4_39, i64 %bitcast_ln14_39" [gemm.c:14]   --->   Operation 1096 'dmul' 'mult_38' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1097 [1/1] (0.00ns)   --->   "%bitcast_ln14_40 = bitcast i64 %m2_load_40" [gemm.c:14]   --->   Operation 1097 'bitcast' 'bitcast_ln14_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1098 [5/5] (3.33ns)   --->   "%mult_39 = dmul i64 %bitcast_ln4_40, i64 %bitcast_ln14_40" [gemm.c:14]   --->   Operation 1098 'dmul' 'mult_39' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1099 [1/1] (0.00ns)   --->   "%bitcast_ln14_41 = bitcast i64 %m2_load_41" [gemm.c:14]   --->   Operation 1099 'bitcast' 'bitcast_ln14_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1100 [5/5] (3.33ns)   --->   "%mult_40 = dmul i64 %bitcast_ln4_41, i64 %bitcast_ln14_41" [gemm.c:14]   --->   Operation 1100 'dmul' 'mult_40' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1101 [1/2] (1.64ns)   --->   "%m2_load_42 = load i12 %m2_addr_42" [gemm.c:14]   --->   Operation 1101 'load' 'm2_load_42' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 1102 [1/2] (1.64ns)   --->   "%m2_load_43 = load i12 %m2_addr_43" [gemm.c:14]   --->   Operation 1102 'load' 'm2_load_43' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln14_44_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 44, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 1103 'bitconcatenate' 'zext_ln14_44_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1104 [1/1] (0.00ns)   --->   "%zext_ln14_44 = zext i12 %zext_ln14_44_cast" [gemm.c:14]   --->   Operation 1104 'zext' 'zext_ln14_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1105 [1/1] (0.00ns)   --->   "%m2_addr_44 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_44" [gemm.c:14]   --->   Operation 1105 'getelementptr' 'm2_addr_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1106 [2/2] (1.64ns)   --->   "%m2_load_44 = load i12 %m2_addr_44" [gemm.c:14]   --->   Operation 1106 'load' 'm2_load_44' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln14_45_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 45, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 1107 'bitconcatenate' 'zext_ln14_45_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1108 [1/1] (0.00ns)   --->   "%zext_ln14_45 = zext i12 %zext_ln14_45_cast" [gemm.c:14]   --->   Operation 1108 'zext' 'zext_ln14_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1109 [1/1] (0.00ns)   --->   "%m2_addr_45 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_45" [gemm.c:14]   --->   Operation 1109 'getelementptr' 'm2_addr_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_23 : Operation 1110 [2/2] (1.64ns)   --->   "%m2_load_45 = load i12 %m2_addr_45" [gemm.c:14]   --->   Operation 1110 'load' 'm2_load_45' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 3.33>
ST_24 : Operation 1111 [1/1] (0.00ns)   --->   "%bitcast_ln4_42 = bitcast i64 %m1_load_42" [gemm.c:4]   --->   Operation 1111 'bitcast' 'bitcast_ln4_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1112 [1/1] (0.00ns)   --->   "%bitcast_ln4_43 = bitcast i64 %m1_load_43" [gemm.c:4]   --->   Operation 1112 'bitcast' 'bitcast_ln4_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1113 [1/2] (1.64ns)   --->   "%m1_load_44 = load i12 %m1_addr_44" [gemm.c:4]   --->   Operation 1113 'load' 'm1_load_44' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 1114 [1/2] (1.64ns)   --->   "%m1_load_45 = load i12 %m1_addr_45" [gemm.c:4]   --->   Operation 1114 'load' 'm1_load_45' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 1115 [1/1] (0.00ns)   --->   "%or_ln4_45 = or i12 %select_ln4_2, i12 46" [gemm.c:4]   --->   Operation 1115 'or' 'or_ln4_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1116 [1/1] (0.00ns)   --->   "%zext_ln4_46 = zext i12 %or_ln4_45" [gemm.c:4]   --->   Operation 1116 'zext' 'zext_ln4_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1117 [1/1] (0.00ns)   --->   "%m1_addr_46 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_46" [gemm.c:14]   --->   Operation 1117 'getelementptr' 'm1_addr_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1118 [2/2] (1.64ns)   --->   "%m1_load_46 = load i12 %m1_addr_46" [gemm.c:4]   --->   Operation 1118 'load' 'm1_load_46' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 1119 [1/1] (0.00ns)   --->   "%or_ln4_46 = or i12 %select_ln4_2, i12 47" [gemm.c:4]   --->   Operation 1119 'or' 'or_ln4_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln4_47 = zext i12 %or_ln4_46" [gemm.c:4]   --->   Operation 1120 'zext' 'zext_ln4_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1121 [1/1] (0.00ns)   --->   "%m1_addr_47 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_47" [gemm.c:14]   --->   Operation 1121 'getelementptr' 'm1_addr_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1122 [2/2] (1.64ns)   --->   "%m1_load_47 = load i12 %m1_addr_47" [gemm.c:4]   --->   Operation 1122 'load' 'm1_load_47' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 1123 [4/5] (2.89ns)   --->   "%sum_1_3 = dadd i64 %sum_1_2, i64 %mult_3" [gemm.c:15]   --->   Operation 1123 'dadd' 'sum_1_3' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1124 [1/5] (3.33ns)   --->   "%mult_33 = dmul i64 %bitcast_ln4_34, i64 %bitcast_ln14_34" [gemm.c:14]   --->   Operation 1124 'dmul' 'mult_33' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1125 [1/5] (3.33ns)   --->   "%mult_34 = dmul i64 %bitcast_ln4_35, i64 %bitcast_ln14_35" [gemm.c:14]   --->   Operation 1125 'dmul' 'mult_34' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1126 [2/5] (3.33ns)   --->   "%mult_35 = dmul i64 %bitcast_ln4_36, i64 %bitcast_ln14_36" [gemm.c:14]   --->   Operation 1126 'dmul' 'mult_35' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1127 [2/5] (3.33ns)   --->   "%mult_36 = dmul i64 %bitcast_ln4_37, i64 %bitcast_ln14_37" [gemm.c:14]   --->   Operation 1127 'dmul' 'mult_36' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1128 [3/5] (3.33ns)   --->   "%mult_37 = dmul i64 %bitcast_ln4_38, i64 %bitcast_ln14_38" [gemm.c:14]   --->   Operation 1128 'dmul' 'mult_37' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1129 [3/5] (3.33ns)   --->   "%mult_38 = dmul i64 %bitcast_ln4_39, i64 %bitcast_ln14_39" [gemm.c:14]   --->   Operation 1129 'dmul' 'mult_38' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1130 [4/5] (3.33ns)   --->   "%mult_39 = dmul i64 %bitcast_ln4_40, i64 %bitcast_ln14_40" [gemm.c:14]   --->   Operation 1130 'dmul' 'mult_39' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1131 [4/5] (3.33ns)   --->   "%mult_40 = dmul i64 %bitcast_ln4_41, i64 %bitcast_ln14_41" [gemm.c:14]   --->   Operation 1131 'dmul' 'mult_40' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1132 [1/1] (0.00ns)   --->   "%bitcast_ln14_42 = bitcast i64 %m2_load_42" [gemm.c:14]   --->   Operation 1132 'bitcast' 'bitcast_ln14_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1133 [5/5] (3.33ns)   --->   "%mult_41 = dmul i64 %bitcast_ln4_42, i64 %bitcast_ln14_42" [gemm.c:14]   --->   Operation 1133 'dmul' 'mult_41' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1134 [1/1] (0.00ns)   --->   "%bitcast_ln14_43 = bitcast i64 %m2_load_43" [gemm.c:14]   --->   Operation 1134 'bitcast' 'bitcast_ln14_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1135 [5/5] (3.33ns)   --->   "%mult_42 = dmul i64 %bitcast_ln4_43, i64 %bitcast_ln14_43" [gemm.c:14]   --->   Operation 1135 'dmul' 'mult_42' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1136 [1/2] (1.64ns)   --->   "%m2_load_44 = load i12 %m2_addr_44" [gemm.c:14]   --->   Operation 1136 'load' 'm2_load_44' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 1137 [1/2] (1.64ns)   --->   "%m2_load_45 = load i12 %m2_addr_45" [gemm.c:14]   --->   Operation 1137 'load' 'm2_load_45' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln14_46_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 46, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 1138 'bitconcatenate' 'zext_ln14_46_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln14_46 = zext i12 %zext_ln14_46_cast" [gemm.c:14]   --->   Operation 1139 'zext' 'zext_ln14_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1140 [1/1] (0.00ns)   --->   "%m2_addr_46 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_46" [gemm.c:14]   --->   Operation 1140 'getelementptr' 'm2_addr_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1141 [2/2] (1.64ns)   --->   "%m2_load_46 = load i12 %m2_addr_46" [gemm.c:14]   --->   Operation 1141 'load' 'm2_load_46' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 1142 [1/1] (0.00ns)   --->   "%zext_ln14_47_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 47, i6 %trunc_ln14" [gemm.c:14]   --->   Operation 1142 'bitconcatenate' 'zext_ln14_47_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln14_47 = zext i12 %zext_ln14_47_cast" [gemm.c:14]   --->   Operation 1143 'zext' 'zext_ln14_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1144 [1/1] (0.00ns)   --->   "%m2_addr_47 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_47" [gemm.c:14]   --->   Operation 1144 'getelementptr' 'm2_addr_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 1145 [2/2] (1.64ns)   --->   "%m2_load_47 = load i12 %m2_addr_47" [gemm.c:14]   --->   Operation 1145 'load' 'm2_load_47' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 3.33>
ST_25 : Operation 1146 [1/1] (0.00ns)   --->   "%bitcast_ln4_44 = bitcast i64 %m1_load_44" [gemm.c:4]   --->   Operation 1146 'bitcast' 'bitcast_ln4_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1147 [1/1] (0.00ns)   --->   "%bitcast_ln4_45 = bitcast i64 %m1_load_45" [gemm.c:4]   --->   Operation 1147 'bitcast' 'bitcast_ln4_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1148 [1/2] (1.64ns)   --->   "%m1_load_46 = load i12 %m1_addr_46" [gemm.c:4]   --->   Operation 1148 'load' 'm1_load_46' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1149 [1/2] (1.64ns)   --->   "%m1_load_47 = load i12 %m1_addr_47" [gemm.c:4]   --->   Operation 1149 'load' 'm1_load_47' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1150 [1/1] (0.00ns)   --->   "%or_ln4_47 = or i12 %select_ln4_2, i12 48" [gemm.c:4]   --->   Operation 1150 'or' 'or_ln4_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1151 [1/1] (0.00ns)   --->   "%zext_ln4_48 = zext i12 %or_ln4_47" [gemm.c:4]   --->   Operation 1151 'zext' 'zext_ln4_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1152 [1/1] (0.00ns)   --->   "%m1_addr_48 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_48" [gemm.c:14]   --->   Operation 1152 'getelementptr' 'm1_addr_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1153 [2/2] (1.64ns)   --->   "%m1_load_48 = load i12 %m1_addr_48" [gemm.c:4]   --->   Operation 1153 'load' 'm1_load_48' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1154 [1/1] (0.00ns)   --->   "%or_ln4_48 = or i12 %select_ln4_2, i12 49" [gemm.c:4]   --->   Operation 1154 'or' 'or_ln4_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1155 [1/1] (0.00ns)   --->   "%zext_ln4_49 = zext i12 %or_ln4_48" [gemm.c:4]   --->   Operation 1155 'zext' 'zext_ln4_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1156 [1/1] (0.00ns)   --->   "%m1_addr_49 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_49" [gemm.c:14]   --->   Operation 1156 'getelementptr' 'm1_addr_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1157 [2/2] (1.64ns)   --->   "%m1_load_49 = load i12 %m1_addr_49" [gemm.c:4]   --->   Operation 1157 'load' 'm1_load_49' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1158 [3/5] (2.89ns)   --->   "%sum_1_3 = dadd i64 %sum_1_2, i64 %mult_3" [gemm.c:15]   --->   Operation 1158 'dadd' 'sum_1_3' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1159 [1/5] (3.33ns)   --->   "%mult_35 = dmul i64 %bitcast_ln4_36, i64 %bitcast_ln14_36" [gemm.c:14]   --->   Operation 1159 'dmul' 'mult_35' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1160 [1/5] (3.33ns)   --->   "%mult_36 = dmul i64 %bitcast_ln4_37, i64 %bitcast_ln14_37" [gemm.c:14]   --->   Operation 1160 'dmul' 'mult_36' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1161 [2/5] (3.33ns)   --->   "%mult_37 = dmul i64 %bitcast_ln4_38, i64 %bitcast_ln14_38" [gemm.c:14]   --->   Operation 1161 'dmul' 'mult_37' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1162 [2/5] (3.33ns)   --->   "%mult_38 = dmul i64 %bitcast_ln4_39, i64 %bitcast_ln14_39" [gemm.c:14]   --->   Operation 1162 'dmul' 'mult_38' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1163 [3/5] (3.33ns)   --->   "%mult_39 = dmul i64 %bitcast_ln4_40, i64 %bitcast_ln14_40" [gemm.c:14]   --->   Operation 1163 'dmul' 'mult_39' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1164 [3/5] (3.33ns)   --->   "%mult_40 = dmul i64 %bitcast_ln4_41, i64 %bitcast_ln14_41" [gemm.c:14]   --->   Operation 1164 'dmul' 'mult_40' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1165 [4/5] (3.33ns)   --->   "%mult_41 = dmul i64 %bitcast_ln4_42, i64 %bitcast_ln14_42" [gemm.c:14]   --->   Operation 1165 'dmul' 'mult_41' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1166 [4/5] (3.33ns)   --->   "%mult_42 = dmul i64 %bitcast_ln4_43, i64 %bitcast_ln14_43" [gemm.c:14]   --->   Operation 1166 'dmul' 'mult_42' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1167 [1/1] (0.00ns)   --->   "%bitcast_ln14_44 = bitcast i64 %m2_load_44" [gemm.c:14]   --->   Operation 1167 'bitcast' 'bitcast_ln14_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1168 [5/5] (3.33ns)   --->   "%mult_43 = dmul i64 %bitcast_ln4_44, i64 %bitcast_ln14_44" [gemm.c:14]   --->   Operation 1168 'dmul' 'mult_43' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1169 [1/1] (0.00ns)   --->   "%bitcast_ln14_45 = bitcast i64 %m2_load_45" [gemm.c:14]   --->   Operation 1169 'bitcast' 'bitcast_ln14_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1170 [5/5] (3.33ns)   --->   "%mult_44 = dmul i64 %bitcast_ln4_45, i64 %bitcast_ln14_45" [gemm.c:14]   --->   Operation 1170 'dmul' 'mult_44' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1171 [1/2] (1.64ns)   --->   "%m2_load_46 = load i12 %m2_addr_46" [gemm.c:14]   --->   Operation 1171 'load' 'm2_load_46' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1172 [1/2] (1.64ns)   --->   "%m2_load_47 = load i12 %m2_addr_47" [gemm.c:14]   --->   Operation 1172 'load' 'm2_load_47' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln14_15 = sext i11 %zext_ln14_16_cast" [gemm.c:14]   --->   Operation 1173 'sext' 'sext_ln14_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln14_48 = zext i12 %sext_ln14_15" [gemm.c:14]   --->   Operation 1174 'zext' 'zext_ln14_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1175 [1/1] (0.00ns)   --->   "%m2_addr_48 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_48" [gemm.c:14]   --->   Operation 1175 'getelementptr' 'm2_addr_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1176 [2/2] (1.64ns)   --->   "%m2_load_48 = load i12 %m2_addr_48" [gemm.c:14]   --->   Operation 1176 'load' 'm2_load_48' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln14_16 = sext i11 %zext_ln14_17_cast" [gemm.c:14]   --->   Operation 1177 'sext' 'sext_ln14_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln14_49 = zext i12 %sext_ln14_16" [gemm.c:14]   --->   Operation 1178 'zext' 'zext_ln14_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1179 [1/1] (0.00ns)   --->   "%m2_addr_49 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_49" [gemm.c:14]   --->   Operation 1179 'getelementptr' 'm2_addr_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_25 : Operation 1180 [2/2] (1.64ns)   --->   "%m2_load_49 = load i12 %m2_addr_49" [gemm.c:14]   --->   Operation 1180 'load' 'm2_load_49' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 26 <SV = 25> <Delay = 3.33>
ST_26 : Operation 1181 [1/1] (0.00ns)   --->   "%bitcast_ln4_46 = bitcast i64 %m1_load_46" [gemm.c:4]   --->   Operation 1181 'bitcast' 'bitcast_ln4_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1182 [1/1] (0.00ns)   --->   "%bitcast_ln4_47 = bitcast i64 %m1_load_47" [gemm.c:4]   --->   Operation 1182 'bitcast' 'bitcast_ln4_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1183 [1/2] (1.64ns)   --->   "%m1_load_48 = load i12 %m1_addr_48" [gemm.c:4]   --->   Operation 1183 'load' 'm1_load_48' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1184 [1/2] (1.64ns)   --->   "%m1_load_49 = load i12 %m1_addr_49" [gemm.c:4]   --->   Operation 1184 'load' 'm1_load_49' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1185 [1/1] (0.00ns)   --->   "%or_ln4_49 = or i12 %select_ln4_2, i12 50" [gemm.c:4]   --->   Operation 1185 'or' 'or_ln4_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln4_50 = zext i12 %or_ln4_49" [gemm.c:4]   --->   Operation 1186 'zext' 'zext_ln4_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1187 [1/1] (0.00ns)   --->   "%m1_addr_50 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_50" [gemm.c:14]   --->   Operation 1187 'getelementptr' 'm1_addr_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1188 [2/2] (1.64ns)   --->   "%m1_load_50 = load i12 %m1_addr_50" [gemm.c:4]   --->   Operation 1188 'load' 'm1_load_50' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1189 [1/1] (0.00ns)   --->   "%or_ln4_50 = or i12 %select_ln4_2, i12 51" [gemm.c:4]   --->   Operation 1189 'or' 'or_ln4_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln4_51 = zext i12 %or_ln4_50" [gemm.c:4]   --->   Operation 1190 'zext' 'zext_ln4_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1191 [1/1] (0.00ns)   --->   "%m1_addr_51 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_51" [gemm.c:14]   --->   Operation 1191 'getelementptr' 'm1_addr_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1192 [2/2] (1.64ns)   --->   "%m1_load_51 = load i12 %m1_addr_51" [gemm.c:4]   --->   Operation 1192 'load' 'm1_load_51' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1193 [2/5] (2.89ns)   --->   "%sum_1_3 = dadd i64 %sum_1_2, i64 %mult_3" [gemm.c:15]   --->   Operation 1193 'dadd' 'sum_1_3' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1194 [1/5] (3.33ns)   --->   "%mult_37 = dmul i64 %bitcast_ln4_38, i64 %bitcast_ln14_38" [gemm.c:14]   --->   Operation 1194 'dmul' 'mult_37' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1195 [1/5] (3.33ns)   --->   "%mult_38 = dmul i64 %bitcast_ln4_39, i64 %bitcast_ln14_39" [gemm.c:14]   --->   Operation 1195 'dmul' 'mult_38' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1196 [2/5] (3.33ns)   --->   "%mult_39 = dmul i64 %bitcast_ln4_40, i64 %bitcast_ln14_40" [gemm.c:14]   --->   Operation 1196 'dmul' 'mult_39' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1197 [2/5] (3.33ns)   --->   "%mult_40 = dmul i64 %bitcast_ln4_41, i64 %bitcast_ln14_41" [gemm.c:14]   --->   Operation 1197 'dmul' 'mult_40' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1198 [3/5] (3.33ns)   --->   "%mult_41 = dmul i64 %bitcast_ln4_42, i64 %bitcast_ln14_42" [gemm.c:14]   --->   Operation 1198 'dmul' 'mult_41' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1199 [3/5] (3.33ns)   --->   "%mult_42 = dmul i64 %bitcast_ln4_43, i64 %bitcast_ln14_43" [gemm.c:14]   --->   Operation 1199 'dmul' 'mult_42' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1200 [4/5] (3.33ns)   --->   "%mult_43 = dmul i64 %bitcast_ln4_44, i64 %bitcast_ln14_44" [gemm.c:14]   --->   Operation 1200 'dmul' 'mult_43' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1201 [4/5] (3.33ns)   --->   "%mult_44 = dmul i64 %bitcast_ln4_45, i64 %bitcast_ln14_45" [gemm.c:14]   --->   Operation 1201 'dmul' 'mult_44' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1202 [1/1] (0.00ns)   --->   "%bitcast_ln14_46 = bitcast i64 %m2_load_46" [gemm.c:14]   --->   Operation 1202 'bitcast' 'bitcast_ln14_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1203 [5/5] (3.33ns)   --->   "%mult_45 = dmul i64 %bitcast_ln4_46, i64 %bitcast_ln14_46" [gemm.c:14]   --->   Operation 1203 'dmul' 'mult_45' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1204 [1/1] (0.00ns)   --->   "%bitcast_ln14_47 = bitcast i64 %m2_load_47" [gemm.c:14]   --->   Operation 1204 'bitcast' 'bitcast_ln14_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1205 [5/5] (3.33ns)   --->   "%mult_46 = dmul i64 %bitcast_ln4_47, i64 %bitcast_ln14_47" [gemm.c:14]   --->   Operation 1205 'dmul' 'mult_46' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1206 [1/2] (1.64ns)   --->   "%m2_load_48 = load i12 %m2_addr_48" [gemm.c:14]   --->   Operation 1206 'load' 'm2_load_48' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1207 [1/2] (1.64ns)   --->   "%m2_load_49 = load i12 %m2_addr_49" [gemm.c:14]   --->   Operation 1207 'load' 'm2_load_49' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln14_17 = sext i11 %zext_ln14_18_cast" [gemm.c:14]   --->   Operation 1208 'sext' 'sext_ln14_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln14_50 = zext i12 %sext_ln14_17" [gemm.c:14]   --->   Operation 1209 'zext' 'zext_ln14_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1210 [1/1] (0.00ns)   --->   "%m2_addr_50 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_50" [gemm.c:14]   --->   Operation 1210 'getelementptr' 'm2_addr_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1211 [2/2] (1.64ns)   --->   "%m2_load_50 = load i12 %m2_addr_50" [gemm.c:14]   --->   Operation 1211 'load' 'm2_load_50' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln14_18 = sext i11 %zext_ln14_19_cast" [gemm.c:14]   --->   Operation 1212 'sext' 'sext_ln14_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln14_51 = zext i12 %sext_ln14_18" [gemm.c:14]   --->   Operation 1213 'zext' 'zext_ln14_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1214 [1/1] (0.00ns)   --->   "%m2_addr_51 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_51" [gemm.c:14]   --->   Operation 1214 'getelementptr' 'm2_addr_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_26 : Operation 1215 [2/2] (1.64ns)   --->   "%m2_load_51 = load i12 %m2_addr_51" [gemm.c:14]   --->   Operation 1215 'load' 'm2_load_51' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 27 <SV = 26> <Delay = 3.33>
ST_27 : Operation 1216 [1/1] (0.00ns)   --->   "%bitcast_ln4_48 = bitcast i64 %m1_load_48" [gemm.c:4]   --->   Operation 1216 'bitcast' 'bitcast_ln4_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1217 [1/1] (0.00ns)   --->   "%bitcast_ln4_49 = bitcast i64 %m1_load_49" [gemm.c:4]   --->   Operation 1217 'bitcast' 'bitcast_ln4_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1218 [1/2] (1.64ns)   --->   "%m1_load_50 = load i12 %m1_addr_50" [gemm.c:4]   --->   Operation 1218 'load' 'm1_load_50' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1219 [1/2] (1.64ns)   --->   "%m1_load_51 = load i12 %m1_addr_51" [gemm.c:4]   --->   Operation 1219 'load' 'm1_load_51' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1220 [1/1] (0.00ns)   --->   "%or_ln4_51 = or i12 %select_ln4_2, i12 52" [gemm.c:4]   --->   Operation 1220 'or' 'or_ln4_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1221 [1/1] (0.00ns)   --->   "%zext_ln4_52 = zext i12 %or_ln4_51" [gemm.c:4]   --->   Operation 1221 'zext' 'zext_ln4_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1222 [1/1] (0.00ns)   --->   "%m1_addr_52 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_52" [gemm.c:14]   --->   Operation 1222 'getelementptr' 'm1_addr_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1223 [2/2] (1.64ns)   --->   "%m1_load_52 = load i12 %m1_addr_52" [gemm.c:4]   --->   Operation 1223 'load' 'm1_load_52' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1224 [1/1] (0.00ns)   --->   "%or_ln4_52 = or i12 %select_ln4_2, i12 53" [gemm.c:4]   --->   Operation 1224 'or' 'or_ln4_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln4_53 = zext i12 %or_ln4_52" [gemm.c:4]   --->   Operation 1225 'zext' 'zext_ln4_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1226 [1/1] (0.00ns)   --->   "%m1_addr_53 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_53" [gemm.c:14]   --->   Operation 1226 'getelementptr' 'm1_addr_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1227 [2/2] (1.64ns)   --->   "%m1_load_53 = load i12 %m1_addr_53" [gemm.c:4]   --->   Operation 1227 'load' 'm1_load_53' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1228 [1/5] (2.89ns)   --->   "%sum_1_3 = dadd i64 %sum_1_2, i64 %mult_3" [gemm.c:15]   --->   Operation 1228 'dadd' 'sum_1_3' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1229 [1/5] (3.33ns)   --->   "%mult_39 = dmul i64 %bitcast_ln4_40, i64 %bitcast_ln14_40" [gemm.c:14]   --->   Operation 1229 'dmul' 'mult_39' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1230 [1/5] (3.33ns)   --->   "%mult_40 = dmul i64 %bitcast_ln4_41, i64 %bitcast_ln14_41" [gemm.c:14]   --->   Operation 1230 'dmul' 'mult_40' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1231 [2/5] (3.33ns)   --->   "%mult_41 = dmul i64 %bitcast_ln4_42, i64 %bitcast_ln14_42" [gemm.c:14]   --->   Operation 1231 'dmul' 'mult_41' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1232 [2/5] (3.33ns)   --->   "%mult_42 = dmul i64 %bitcast_ln4_43, i64 %bitcast_ln14_43" [gemm.c:14]   --->   Operation 1232 'dmul' 'mult_42' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1233 [3/5] (3.33ns)   --->   "%mult_43 = dmul i64 %bitcast_ln4_44, i64 %bitcast_ln14_44" [gemm.c:14]   --->   Operation 1233 'dmul' 'mult_43' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1234 [3/5] (3.33ns)   --->   "%mult_44 = dmul i64 %bitcast_ln4_45, i64 %bitcast_ln14_45" [gemm.c:14]   --->   Operation 1234 'dmul' 'mult_44' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1235 [4/5] (3.33ns)   --->   "%mult_45 = dmul i64 %bitcast_ln4_46, i64 %bitcast_ln14_46" [gemm.c:14]   --->   Operation 1235 'dmul' 'mult_45' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1236 [4/5] (3.33ns)   --->   "%mult_46 = dmul i64 %bitcast_ln4_47, i64 %bitcast_ln14_47" [gemm.c:14]   --->   Operation 1236 'dmul' 'mult_46' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1237 [1/1] (0.00ns)   --->   "%bitcast_ln14_48 = bitcast i64 %m2_load_48" [gemm.c:14]   --->   Operation 1237 'bitcast' 'bitcast_ln14_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1238 [5/5] (3.33ns)   --->   "%mult_47 = dmul i64 %bitcast_ln4_48, i64 %bitcast_ln14_48" [gemm.c:14]   --->   Operation 1238 'dmul' 'mult_47' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1239 [1/1] (0.00ns)   --->   "%bitcast_ln14_49 = bitcast i64 %m2_load_49" [gemm.c:14]   --->   Operation 1239 'bitcast' 'bitcast_ln14_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1240 [5/5] (3.33ns)   --->   "%mult_48 = dmul i64 %bitcast_ln4_49, i64 %bitcast_ln14_49" [gemm.c:14]   --->   Operation 1240 'dmul' 'mult_48' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1241 [1/2] (1.64ns)   --->   "%m2_load_50 = load i12 %m2_addr_50" [gemm.c:14]   --->   Operation 1241 'load' 'm2_load_50' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1242 [1/2] (1.64ns)   --->   "%m2_load_51 = load i12 %m2_addr_51" [gemm.c:14]   --->   Operation 1242 'load' 'm2_load_51' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln14_19 = sext i11 %zext_ln14_20_cast" [gemm.c:14]   --->   Operation 1243 'sext' 'sext_ln14_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln14_52 = zext i12 %sext_ln14_19" [gemm.c:14]   --->   Operation 1244 'zext' 'zext_ln14_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1245 [1/1] (0.00ns)   --->   "%m2_addr_52 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_52" [gemm.c:14]   --->   Operation 1245 'getelementptr' 'm2_addr_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1246 [2/2] (1.64ns)   --->   "%m2_load_52 = load i12 %m2_addr_52" [gemm.c:14]   --->   Operation 1246 'load' 'm2_load_52' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln14_20 = sext i11 %zext_ln14_21_cast" [gemm.c:14]   --->   Operation 1247 'sext' 'sext_ln14_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1248 [1/1] (0.00ns)   --->   "%zext_ln14_53 = zext i12 %sext_ln14_20" [gemm.c:14]   --->   Operation 1248 'zext' 'zext_ln14_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1249 [1/1] (0.00ns)   --->   "%m2_addr_53 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_53" [gemm.c:14]   --->   Operation 1249 'getelementptr' 'm2_addr_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_27 : Operation 1250 [2/2] (1.64ns)   --->   "%m2_load_53 = load i12 %m2_addr_53" [gemm.c:14]   --->   Operation 1250 'load' 'm2_load_53' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 28 <SV = 27> <Delay = 3.33>
ST_28 : Operation 1251 [1/1] (0.00ns)   --->   "%bitcast_ln4_50 = bitcast i64 %m1_load_50" [gemm.c:4]   --->   Operation 1251 'bitcast' 'bitcast_ln4_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1252 [1/1] (0.00ns)   --->   "%bitcast_ln4_51 = bitcast i64 %m1_load_51" [gemm.c:4]   --->   Operation 1252 'bitcast' 'bitcast_ln4_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1253 [1/2] (1.64ns)   --->   "%m1_load_52 = load i12 %m1_addr_52" [gemm.c:4]   --->   Operation 1253 'load' 'm1_load_52' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1254 [1/2] (1.64ns)   --->   "%m1_load_53 = load i12 %m1_addr_53" [gemm.c:4]   --->   Operation 1254 'load' 'm1_load_53' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1255 [1/1] (0.00ns)   --->   "%or_ln4_53 = or i12 %select_ln4_2, i12 54" [gemm.c:4]   --->   Operation 1255 'or' 'or_ln4_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln4_54 = zext i12 %or_ln4_53" [gemm.c:4]   --->   Operation 1256 'zext' 'zext_ln4_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1257 [1/1] (0.00ns)   --->   "%m1_addr_54 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_54" [gemm.c:14]   --->   Operation 1257 'getelementptr' 'm1_addr_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1258 [2/2] (1.64ns)   --->   "%m1_load_54 = load i12 %m1_addr_54" [gemm.c:4]   --->   Operation 1258 'load' 'm1_load_54' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1259 [1/1] (0.00ns)   --->   "%or_ln4_54 = or i12 %select_ln4_2, i12 55" [gemm.c:4]   --->   Operation 1259 'or' 'or_ln4_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln4_55 = zext i12 %or_ln4_54" [gemm.c:4]   --->   Operation 1260 'zext' 'zext_ln4_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1261 [1/1] (0.00ns)   --->   "%m1_addr_55 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_55" [gemm.c:14]   --->   Operation 1261 'getelementptr' 'm1_addr_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1262 [2/2] (1.64ns)   --->   "%m1_load_55 = load i12 %m1_addr_55" [gemm.c:4]   --->   Operation 1262 'load' 'm1_load_55' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1263 [5/5] (2.89ns)   --->   "%sum_1_4 = dadd i64 %sum_1_3, i64 %mult_4" [gemm.c:15]   --->   Operation 1263 'dadd' 'sum_1_4' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1264 [1/5] (3.33ns)   --->   "%mult_41 = dmul i64 %bitcast_ln4_42, i64 %bitcast_ln14_42" [gemm.c:14]   --->   Operation 1264 'dmul' 'mult_41' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1265 [1/5] (3.33ns)   --->   "%mult_42 = dmul i64 %bitcast_ln4_43, i64 %bitcast_ln14_43" [gemm.c:14]   --->   Operation 1265 'dmul' 'mult_42' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1266 [2/5] (3.33ns)   --->   "%mult_43 = dmul i64 %bitcast_ln4_44, i64 %bitcast_ln14_44" [gemm.c:14]   --->   Operation 1266 'dmul' 'mult_43' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1267 [2/5] (3.33ns)   --->   "%mult_44 = dmul i64 %bitcast_ln4_45, i64 %bitcast_ln14_45" [gemm.c:14]   --->   Operation 1267 'dmul' 'mult_44' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1268 [3/5] (3.33ns)   --->   "%mult_45 = dmul i64 %bitcast_ln4_46, i64 %bitcast_ln14_46" [gemm.c:14]   --->   Operation 1268 'dmul' 'mult_45' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1269 [3/5] (3.33ns)   --->   "%mult_46 = dmul i64 %bitcast_ln4_47, i64 %bitcast_ln14_47" [gemm.c:14]   --->   Operation 1269 'dmul' 'mult_46' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1270 [4/5] (3.33ns)   --->   "%mult_47 = dmul i64 %bitcast_ln4_48, i64 %bitcast_ln14_48" [gemm.c:14]   --->   Operation 1270 'dmul' 'mult_47' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1271 [4/5] (3.33ns)   --->   "%mult_48 = dmul i64 %bitcast_ln4_49, i64 %bitcast_ln14_49" [gemm.c:14]   --->   Operation 1271 'dmul' 'mult_48' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1272 [1/1] (0.00ns)   --->   "%bitcast_ln14_50 = bitcast i64 %m2_load_50" [gemm.c:14]   --->   Operation 1272 'bitcast' 'bitcast_ln14_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1273 [5/5] (3.33ns)   --->   "%mult_49 = dmul i64 %bitcast_ln4_50, i64 %bitcast_ln14_50" [gemm.c:14]   --->   Operation 1273 'dmul' 'mult_49' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1274 [1/1] (0.00ns)   --->   "%bitcast_ln14_51 = bitcast i64 %m2_load_51" [gemm.c:14]   --->   Operation 1274 'bitcast' 'bitcast_ln14_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1275 [5/5] (3.33ns)   --->   "%mult_50 = dmul i64 %bitcast_ln4_51, i64 %bitcast_ln14_51" [gemm.c:14]   --->   Operation 1275 'dmul' 'mult_50' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1276 [1/2] (1.64ns)   --->   "%m2_load_52 = load i12 %m2_addr_52" [gemm.c:14]   --->   Operation 1276 'load' 'm2_load_52' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1277 [1/2] (1.64ns)   --->   "%m2_load_53 = load i12 %m2_addr_53" [gemm.c:14]   --->   Operation 1277 'load' 'm2_load_53' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln14_21 = sext i11 %zext_ln14_22_cast" [gemm.c:14]   --->   Operation 1278 'sext' 'sext_ln14_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln14_54 = zext i12 %sext_ln14_21" [gemm.c:14]   --->   Operation 1279 'zext' 'zext_ln14_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1280 [1/1] (0.00ns)   --->   "%m2_addr_54 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_54" [gemm.c:14]   --->   Operation 1280 'getelementptr' 'm2_addr_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1281 [2/2] (1.64ns)   --->   "%m2_load_54 = load i12 %m2_addr_54" [gemm.c:14]   --->   Operation 1281 'load' 'm2_load_54' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln14_22 = sext i11 %zext_ln14_23_cast" [gemm.c:14]   --->   Operation 1282 'sext' 'sext_ln14_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln14_55 = zext i12 %sext_ln14_22" [gemm.c:14]   --->   Operation 1283 'zext' 'zext_ln14_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1284 [1/1] (0.00ns)   --->   "%m2_addr_55 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_55" [gemm.c:14]   --->   Operation 1284 'getelementptr' 'm2_addr_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_28 : Operation 1285 [2/2] (1.64ns)   --->   "%m2_load_55 = load i12 %m2_addr_55" [gemm.c:14]   --->   Operation 1285 'load' 'm2_load_55' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 29 <SV = 28> <Delay = 3.33>
ST_29 : Operation 1286 [1/1] (0.00ns)   --->   "%bitcast_ln4_52 = bitcast i64 %m1_load_52" [gemm.c:4]   --->   Operation 1286 'bitcast' 'bitcast_ln4_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1287 [1/1] (0.00ns)   --->   "%bitcast_ln4_53 = bitcast i64 %m1_load_53" [gemm.c:4]   --->   Operation 1287 'bitcast' 'bitcast_ln4_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1288 [1/2] (1.64ns)   --->   "%m1_load_54 = load i12 %m1_addr_54" [gemm.c:4]   --->   Operation 1288 'load' 'm1_load_54' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1289 [1/2] (1.64ns)   --->   "%m1_load_55 = load i12 %m1_addr_55" [gemm.c:4]   --->   Operation 1289 'load' 'm1_load_55' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1290 [1/1] (0.00ns)   --->   "%or_ln4_55 = or i12 %select_ln4_2, i12 56" [gemm.c:4]   --->   Operation 1290 'or' 'or_ln4_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln4_56 = zext i12 %or_ln4_55" [gemm.c:4]   --->   Operation 1291 'zext' 'zext_ln4_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1292 [1/1] (0.00ns)   --->   "%m1_addr_56 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_56" [gemm.c:14]   --->   Operation 1292 'getelementptr' 'm1_addr_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1293 [2/2] (1.64ns)   --->   "%m1_load_56 = load i12 %m1_addr_56" [gemm.c:4]   --->   Operation 1293 'load' 'm1_load_56' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1294 [1/1] (0.00ns)   --->   "%or_ln4_56 = or i12 %select_ln4_2, i12 57" [gemm.c:4]   --->   Operation 1294 'or' 'or_ln4_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln4_57 = zext i12 %or_ln4_56" [gemm.c:4]   --->   Operation 1295 'zext' 'zext_ln4_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1296 [1/1] (0.00ns)   --->   "%m1_addr_57 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_57" [gemm.c:14]   --->   Operation 1296 'getelementptr' 'm1_addr_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1297 [2/2] (1.64ns)   --->   "%m1_load_57 = load i12 %m1_addr_57" [gemm.c:4]   --->   Operation 1297 'load' 'm1_load_57' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1298 [4/5] (2.89ns)   --->   "%sum_1_4 = dadd i64 %sum_1_3, i64 %mult_4" [gemm.c:15]   --->   Operation 1298 'dadd' 'sum_1_4' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1299 [1/5] (3.33ns)   --->   "%mult_43 = dmul i64 %bitcast_ln4_44, i64 %bitcast_ln14_44" [gemm.c:14]   --->   Operation 1299 'dmul' 'mult_43' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1300 [1/5] (3.33ns)   --->   "%mult_44 = dmul i64 %bitcast_ln4_45, i64 %bitcast_ln14_45" [gemm.c:14]   --->   Operation 1300 'dmul' 'mult_44' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1301 [2/5] (3.33ns)   --->   "%mult_45 = dmul i64 %bitcast_ln4_46, i64 %bitcast_ln14_46" [gemm.c:14]   --->   Operation 1301 'dmul' 'mult_45' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1302 [2/5] (3.33ns)   --->   "%mult_46 = dmul i64 %bitcast_ln4_47, i64 %bitcast_ln14_47" [gemm.c:14]   --->   Operation 1302 'dmul' 'mult_46' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1303 [3/5] (3.33ns)   --->   "%mult_47 = dmul i64 %bitcast_ln4_48, i64 %bitcast_ln14_48" [gemm.c:14]   --->   Operation 1303 'dmul' 'mult_47' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1304 [3/5] (3.33ns)   --->   "%mult_48 = dmul i64 %bitcast_ln4_49, i64 %bitcast_ln14_49" [gemm.c:14]   --->   Operation 1304 'dmul' 'mult_48' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1305 [4/5] (3.33ns)   --->   "%mult_49 = dmul i64 %bitcast_ln4_50, i64 %bitcast_ln14_50" [gemm.c:14]   --->   Operation 1305 'dmul' 'mult_49' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1306 [4/5] (3.33ns)   --->   "%mult_50 = dmul i64 %bitcast_ln4_51, i64 %bitcast_ln14_51" [gemm.c:14]   --->   Operation 1306 'dmul' 'mult_50' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1307 [1/1] (0.00ns)   --->   "%bitcast_ln14_52 = bitcast i64 %m2_load_52" [gemm.c:14]   --->   Operation 1307 'bitcast' 'bitcast_ln14_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1308 [5/5] (3.33ns)   --->   "%mult_51 = dmul i64 %bitcast_ln4_52, i64 %bitcast_ln14_52" [gemm.c:14]   --->   Operation 1308 'dmul' 'mult_51' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1309 [1/1] (0.00ns)   --->   "%bitcast_ln14_53 = bitcast i64 %m2_load_53" [gemm.c:14]   --->   Operation 1309 'bitcast' 'bitcast_ln14_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1310 [5/5] (3.33ns)   --->   "%mult_52 = dmul i64 %bitcast_ln4_53, i64 %bitcast_ln14_53" [gemm.c:14]   --->   Operation 1310 'dmul' 'mult_52' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1311 [1/2] (1.64ns)   --->   "%m2_load_54 = load i12 %m2_addr_54" [gemm.c:14]   --->   Operation 1311 'load' 'm2_load_54' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1312 [1/2] (1.64ns)   --->   "%m2_load_55 = load i12 %m2_addr_55" [gemm.c:14]   --->   Operation 1312 'load' 'm2_load_55' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln14_23 = sext i10 %zext_ln14_8_cast" [gemm.c:14]   --->   Operation 1313 'sext' 'sext_ln14_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln14_56 = zext i12 %sext_ln14_23" [gemm.c:14]   --->   Operation 1314 'zext' 'zext_ln14_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1315 [1/1] (0.00ns)   --->   "%m2_addr_56 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_56" [gemm.c:14]   --->   Operation 1315 'getelementptr' 'm2_addr_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1316 [2/2] (1.64ns)   --->   "%m2_load_56 = load i12 %m2_addr_56" [gemm.c:14]   --->   Operation 1316 'load' 'm2_load_56' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 1317 [1/1] (0.00ns)   --->   "%sext_ln14_24 = sext i10 %zext_ln14_9_cast" [gemm.c:14]   --->   Operation 1317 'sext' 'sext_ln14_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln14_57 = zext i12 %sext_ln14_24" [gemm.c:14]   --->   Operation 1318 'zext' 'zext_ln14_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1319 [1/1] (0.00ns)   --->   "%m2_addr_57 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_57" [gemm.c:14]   --->   Operation 1319 'getelementptr' 'm2_addr_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_29 : Operation 1320 [2/2] (1.64ns)   --->   "%m2_load_57 = load i12 %m2_addr_57" [gemm.c:14]   --->   Operation 1320 'load' 'm2_load_57' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 30 <SV = 29> <Delay = 3.33>
ST_30 : Operation 1321 [1/1] (0.00ns)   --->   "%bitcast_ln4_54 = bitcast i64 %m1_load_54" [gemm.c:4]   --->   Operation 1321 'bitcast' 'bitcast_ln4_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1322 [1/1] (0.00ns)   --->   "%bitcast_ln4_55 = bitcast i64 %m1_load_55" [gemm.c:4]   --->   Operation 1322 'bitcast' 'bitcast_ln4_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1323 [1/2] (1.64ns)   --->   "%m1_load_56 = load i12 %m1_addr_56" [gemm.c:4]   --->   Operation 1323 'load' 'm1_load_56' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1324 [1/2] (1.64ns)   --->   "%m1_load_57 = load i12 %m1_addr_57" [gemm.c:4]   --->   Operation 1324 'load' 'm1_load_57' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1325 [1/1] (0.00ns)   --->   "%or_ln4_57 = or i12 %select_ln4_2, i12 58" [gemm.c:4]   --->   Operation 1325 'or' 'or_ln4_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1326 [1/1] (0.00ns)   --->   "%zext_ln4_58 = zext i12 %or_ln4_57" [gemm.c:4]   --->   Operation 1326 'zext' 'zext_ln4_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1327 [1/1] (0.00ns)   --->   "%m1_addr_58 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_58" [gemm.c:14]   --->   Operation 1327 'getelementptr' 'm1_addr_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1328 [2/2] (1.64ns)   --->   "%m1_load_58 = load i12 %m1_addr_58" [gemm.c:4]   --->   Operation 1328 'load' 'm1_load_58' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1329 [1/1] (0.00ns)   --->   "%or_ln4_58 = or i12 %select_ln4_2, i12 59" [gemm.c:4]   --->   Operation 1329 'or' 'or_ln4_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1330 [1/1] (0.00ns)   --->   "%zext_ln4_59 = zext i12 %or_ln4_58" [gemm.c:4]   --->   Operation 1330 'zext' 'zext_ln4_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1331 [1/1] (0.00ns)   --->   "%m1_addr_59 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_59" [gemm.c:14]   --->   Operation 1331 'getelementptr' 'm1_addr_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1332 [2/2] (1.64ns)   --->   "%m1_load_59 = load i12 %m1_addr_59" [gemm.c:4]   --->   Operation 1332 'load' 'm1_load_59' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1333 [3/5] (2.89ns)   --->   "%sum_1_4 = dadd i64 %sum_1_3, i64 %mult_4" [gemm.c:15]   --->   Operation 1333 'dadd' 'sum_1_4' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1334 [1/5] (3.33ns)   --->   "%mult_45 = dmul i64 %bitcast_ln4_46, i64 %bitcast_ln14_46" [gemm.c:14]   --->   Operation 1334 'dmul' 'mult_45' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1335 [1/5] (3.33ns)   --->   "%mult_46 = dmul i64 %bitcast_ln4_47, i64 %bitcast_ln14_47" [gemm.c:14]   --->   Operation 1335 'dmul' 'mult_46' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1336 [2/5] (3.33ns)   --->   "%mult_47 = dmul i64 %bitcast_ln4_48, i64 %bitcast_ln14_48" [gemm.c:14]   --->   Operation 1336 'dmul' 'mult_47' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1337 [2/5] (3.33ns)   --->   "%mult_48 = dmul i64 %bitcast_ln4_49, i64 %bitcast_ln14_49" [gemm.c:14]   --->   Operation 1337 'dmul' 'mult_48' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1338 [3/5] (3.33ns)   --->   "%mult_49 = dmul i64 %bitcast_ln4_50, i64 %bitcast_ln14_50" [gemm.c:14]   --->   Operation 1338 'dmul' 'mult_49' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1339 [3/5] (3.33ns)   --->   "%mult_50 = dmul i64 %bitcast_ln4_51, i64 %bitcast_ln14_51" [gemm.c:14]   --->   Operation 1339 'dmul' 'mult_50' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1340 [4/5] (3.33ns)   --->   "%mult_51 = dmul i64 %bitcast_ln4_52, i64 %bitcast_ln14_52" [gemm.c:14]   --->   Operation 1340 'dmul' 'mult_51' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1341 [4/5] (3.33ns)   --->   "%mult_52 = dmul i64 %bitcast_ln4_53, i64 %bitcast_ln14_53" [gemm.c:14]   --->   Operation 1341 'dmul' 'mult_52' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1342 [1/1] (0.00ns)   --->   "%bitcast_ln14_54 = bitcast i64 %m2_load_54" [gemm.c:14]   --->   Operation 1342 'bitcast' 'bitcast_ln14_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1343 [5/5] (3.33ns)   --->   "%mult_53 = dmul i64 %bitcast_ln4_54, i64 %bitcast_ln14_54" [gemm.c:14]   --->   Operation 1343 'dmul' 'mult_53' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1344 [1/1] (0.00ns)   --->   "%bitcast_ln14_55 = bitcast i64 %m2_load_55" [gemm.c:14]   --->   Operation 1344 'bitcast' 'bitcast_ln14_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1345 [5/5] (3.33ns)   --->   "%mult_54 = dmul i64 %bitcast_ln4_55, i64 %bitcast_ln14_55" [gemm.c:14]   --->   Operation 1345 'dmul' 'mult_54' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1346 [1/2] (1.64ns)   --->   "%m2_load_56 = load i12 %m2_addr_56" [gemm.c:14]   --->   Operation 1346 'load' 'm2_load_56' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1347 [1/2] (1.64ns)   --->   "%m2_load_57 = load i12 %m2_addr_57" [gemm.c:14]   --->   Operation 1347 'load' 'm2_load_57' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln14_25 = sext i10 %zext_ln14_10_cast" [gemm.c:14]   --->   Operation 1348 'sext' 'sext_ln14_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln14_58 = zext i12 %sext_ln14_25" [gemm.c:14]   --->   Operation 1349 'zext' 'zext_ln14_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1350 [1/1] (0.00ns)   --->   "%m2_addr_58 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_58" [gemm.c:14]   --->   Operation 1350 'getelementptr' 'm2_addr_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1351 [2/2] (1.64ns)   --->   "%m2_load_58 = load i12 %m2_addr_58" [gemm.c:14]   --->   Operation 1351 'load' 'm2_load_58' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 1352 [1/1] (0.00ns)   --->   "%sext_ln14_26 = sext i10 %zext_ln14_11_cast" [gemm.c:14]   --->   Operation 1352 'sext' 'sext_ln14_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1353 [1/1] (0.00ns)   --->   "%zext_ln14_59 = zext i12 %sext_ln14_26" [gemm.c:14]   --->   Operation 1353 'zext' 'zext_ln14_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1354 [1/1] (0.00ns)   --->   "%m2_addr_59 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_59" [gemm.c:14]   --->   Operation 1354 'getelementptr' 'm2_addr_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_30 : Operation 1355 [2/2] (1.64ns)   --->   "%m2_load_59 = load i12 %m2_addr_59" [gemm.c:14]   --->   Operation 1355 'load' 'm2_load_59' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 31 <SV = 30> <Delay = 3.33>
ST_31 : Operation 1356 [1/1] (0.00ns)   --->   "%bitcast_ln4_56 = bitcast i64 %m1_load_56" [gemm.c:4]   --->   Operation 1356 'bitcast' 'bitcast_ln4_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1357 [1/1] (0.00ns)   --->   "%bitcast_ln4_57 = bitcast i64 %m1_load_57" [gemm.c:4]   --->   Operation 1357 'bitcast' 'bitcast_ln4_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1358 [1/2] (1.64ns)   --->   "%m1_load_58 = load i12 %m1_addr_58" [gemm.c:4]   --->   Operation 1358 'load' 'm1_load_58' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1359 [1/2] (1.64ns)   --->   "%m1_load_59 = load i12 %m1_addr_59" [gemm.c:4]   --->   Operation 1359 'load' 'm1_load_59' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1360 [1/1] (0.00ns)   --->   "%or_ln4_59 = or i12 %select_ln4_2, i12 60" [gemm.c:4]   --->   Operation 1360 'or' 'or_ln4_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln4_60 = zext i12 %or_ln4_59" [gemm.c:4]   --->   Operation 1361 'zext' 'zext_ln4_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1362 [1/1] (0.00ns)   --->   "%m1_addr_60 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_60" [gemm.c:14]   --->   Operation 1362 'getelementptr' 'm1_addr_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1363 [2/2] (1.64ns)   --->   "%m1_load_60 = load i12 %m1_addr_60" [gemm.c:4]   --->   Operation 1363 'load' 'm1_load_60' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1364 [1/1] (0.00ns)   --->   "%or_ln4_60 = or i12 %select_ln4_2, i12 61" [gemm.c:4]   --->   Operation 1364 'or' 'or_ln4_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln4_61 = zext i12 %or_ln4_60" [gemm.c:4]   --->   Operation 1365 'zext' 'zext_ln4_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1366 [1/1] (0.00ns)   --->   "%m1_addr_61 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_61" [gemm.c:14]   --->   Operation 1366 'getelementptr' 'm1_addr_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1367 [2/2] (1.64ns)   --->   "%m1_load_61 = load i12 %m1_addr_61" [gemm.c:4]   --->   Operation 1367 'load' 'm1_load_61' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1368 [2/5] (2.89ns)   --->   "%sum_1_4 = dadd i64 %sum_1_3, i64 %mult_4" [gemm.c:15]   --->   Operation 1368 'dadd' 'sum_1_4' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1369 [1/5] (3.33ns)   --->   "%mult_47 = dmul i64 %bitcast_ln4_48, i64 %bitcast_ln14_48" [gemm.c:14]   --->   Operation 1369 'dmul' 'mult_47' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1370 [1/5] (3.33ns)   --->   "%mult_48 = dmul i64 %bitcast_ln4_49, i64 %bitcast_ln14_49" [gemm.c:14]   --->   Operation 1370 'dmul' 'mult_48' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1371 [2/5] (3.33ns)   --->   "%mult_49 = dmul i64 %bitcast_ln4_50, i64 %bitcast_ln14_50" [gemm.c:14]   --->   Operation 1371 'dmul' 'mult_49' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1372 [2/5] (3.33ns)   --->   "%mult_50 = dmul i64 %bitcast_ln4_51, i64 %bitcast_ln14_51" [gemm.c:14]   --->   Operation 1372 'dmul' 'mult_50' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1373 [3/5] (3.33ns)   --->   "%mult_51 = dmul i64 %bitcast_ln4_52, i64 %bitcast_ln14_52" [gemm.c:14]   --->   Operation 1373 'dmul' 'mult_51' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1374 [3/5] (3.33ns)   --->   "%mult_52 = dmul i64 %bitcast_ln4_53, i64 %bitcast_ln14_53" [gemm.c:14]   --->   Operation 1374 'dmul' 'mult_52' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1375 [4/5] (3.33ns)   --->   "%mult_53 = dmul i64 %bitcast_ln4_54, i64 %bitcast_ln14_54" [gemm.c:14]   --->   Operation 1375 'dmul' 'mult_53' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1376 [4/5] (3.33ns)   --->   "%mult_54 = dmul i64 %bitcast_ln4_55, i64 %bitcast_ln14_55" [gemm.c:14]   --->   Operation 1376 'dmul' 'mult_54' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1377 [1/1] (0.00ns)   --->   "%bitcast_ln14_56 = bitcast i64 %m2_load_56" [gemm.c:14]   --->   Operation 1377 'bitcast' 'bitcast_ln14_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1378 [5/5] (3.33ns)   --->   "%mult_55 = dmul i64 %bitcast_ln4_56, i64 %bitcast_ln14_56" [gemm.c:14]   --->   Operation 1378 'dmul' 'mult_55' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1379 [1/1] (0.00ns)   --->   "%bitcast_ln14_57 = bitcast i64 %m2_load_57" [gemm.c:14]   --->   Operation 1379 'bitcast' 'bitcast_ln14_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1380 [5/5] (3.33ns)   --->   "%mult_56 = dmul i64 %bitcast_ln4_57, i64 %bitcast_ln14_57" [gemm.c:14]   --->   Operation 1380 'dmul' 'mult_56' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1381 [1/2] (1.64ns)   --->   "%m2_load_58 = load i12 %m2_addr_58" [gemm.c:14]   --->   Operation 1381 'load' 'm2_load_58' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1382 [1/2] (1.64ns)   --->   "%m2_load_59 = load i12 %m2_addr_59" [gemm.c:14]   --->   Operation 1382 'load' 'm2_load_59' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1383 [1/1] (0.00ns)   --->   "%sext_ln14_27 = sext i9 %zext_ln14_4_cast" [gemm.c:14]   --->   Operation 1383 'sext' 'sext_ln14_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1384 [1/1] (0.00ns)   --->   "%zext_ln14_60 = zext i12 %sext_ln14_27" [gemm.c:14]   --->   Operation 1384 'zext' 'zext_ln14_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1385 [1/1] (0.00ns)   --->   "%m2_addr_60 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_60" [gemm.c:14]   --->   Operation 1385 'getelementptr' 'm2_addr_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1386 [2/2] (1.64ns)   --->   "%m2_load_60 = load i12 %m2_addr_60" [gemm.c:14]   --->   Operation 1386 'load' 'm2_load_60' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 1387 [1/1] (0.00ns)   --->   "%sext_ln14_28 = sext i9 %zext_ln14_5_cast" [gemm.c:14]   --->   Operation 1387 'sext' 'sext_ln14_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1388 [1/1] (0.00ns)   --->   "%zext_ln14_61 = zext i12 %sext_ln14_28" [gemm.c:14]   --->   Operation 1388 'zext' 'zext_ln14_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1389 [1/1] (0.00ns)   --->   "%m2_addr_61 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_61" [gemm.c:14]   --->   Operation 1389 'getelementptr' 'm2_addr_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_31 : Operation 1390 [2/2] (1.64ns)   --->   "%m2_load_61 = load i12 %m2_addr_61" [gemm.c:14]   --->   Operation 1390 'load' 'm2_load_61' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 32 <SV = 31> <Delay = 3.33>
ST_32 : Operation 1391 [1/1] (0.00ns)   --->   "%bitcast_ln4_58 = bitcast i64 %m1_load_58" [gemm.c:4]   --->   Operation 1391 'bitcast' 'bitcast_ln4_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1392 [1/1] (0.00ns)   --->   "%bitcast_ln4_59 = bitcast i64 %m1_load_59" [gemm.c:4]   --->   Operation 1392 'bitcast' 'bitcast_ln4_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1393 [1/2] (1.64ns)   --->   "%m1_load_60 = load i12 %m1_addr_60" [gemm.c:4]   --->   Operation 1393 'load' 'm1_load_60' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1394 [1/2] (1.64ns)   --->   "%m1_load_61 = load i12 %m1_addr_61" [gemm.c:4]   --->   Operation 1394 'load' 'm1_load_61' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1395 [1/1] (0.00ns)   --->   "%or_ln4_61 = or i12 %select_ln4_2, i12 62" [gemm.c:4]   --->   Operation 1395 'or' 'or_ln4_61' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1396 [1/1] (0.00ns)   --->   "%zext_ln4_62 = zext i12 %or_ln4_61" [gemm.c:4]   --->   Operation 1396 'zext' 'zext_ln4_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1397 [1/1] (0.00ns)   --->   "%m1_addr_62 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_62" [gemm.c:14]   --->   Operation 1397 'getelementptr' 'm1_addr_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1398 [2/2] (1.64ns)   --->   "%m1_load_62 = load i12 %m1_addr_62" [gemm.c:4]   --->   Operation 1398 'load' 'm1_load_62' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1399 [1/1] (0.00ns)   --->   "%or_ln4_62 = or i12 %select_ln4_2, i12 63" [gemm.c:4]   --->   Operation 1399 'or' 'or_ln4_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1400 [1/1] (0.00ns)   --->   "%zext_ln4_63 = zext i12 %or_ln4_62" [gemm.c:4]   --->   Operation 1400 'zext' 'zext_ln4_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1401 [1/1] (0.00ns)   --->   "%m1_addr_63 = getelementptr i64 %m1, i64 0, i64 %zext_ln4_63" [gemm.c:14]   --->   Operation 1401 'getelementptr' 'm1_addr_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1402 [2/2] (1.64ns)   --->   "%m1_load_63 = load i12 %m1_addr_63" [gemm.c:4]   --->   Operation 1402 'load' 'm1_load_63' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1403 [1/5] (2.89ns)   --->   "%sum_1_4 = dadd i64 %sum_1_3, i64 %mult_4" [gemm.c:15]   --->   Operation 1403 'dadd' 'sum_1_4' <Predicate = (!icmp_ln8)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1404 [1/5] (3.33ns)   --->   "%mult_49 = dmul i64 %bitcast_ln4_50, i64 %bitcast_ln14_50" [gemm.c:14]   --->   Operation 1404 'dmul' 'mult_49' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1405 [1/5] (3.33ns)   --->   "%mult_50 = dmul i64 %bitcast_ln4_51, i64 %bitcast_ln14_51" [gemm.c:14]   --->   Operation 1405 'dmul' 'mult_50' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1406 [2/5] (3.33ns)   --->   "%mult_51 = dmul i64 %bitcast_ln4_52, i64 %bitcast_ln14_52" [gemm.c:14]   --->   Operation 1406 'dmul' 'mult_51' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1407 [2/5] (3.33ns)   --->   "%mult_52 = dmul i64 %bitcast_ln4_53, i64 %bitcast_ln14_53" [gemm.c:14]   --->   Operation 1407 'dmul' 'mult_52' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1408 [3/5] (3.33ns)   --->   "%mult_53 = dmul i64 %bitcast_ln4_54, i64 %bitcast_ln14_54" [gemm.c:14]   --->   Operation 1408 'dmul' 'mult_53' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1409 [3/5] (3.33ns)   --->   "%mult_54 = dmul i64 %bitcast_ln4_55, i64 %bitcast_ln14_55" [gemm.c:14]   --->   Operation 1409 'dmul' 'mult_54' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1410 [4/5] (3.33ns)   --->   "%mult_55 = dmul i64 %bitcast_ln4_56, i64 %bitcast_ln14_56" [gemm.c:14]   --->   Operation 1410 'dmul' 'mult_55' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1411 [4/5] (3.33ns)   --->   "%mult_56 = dmul i64 %bitcast_ln4_57, i64 %bitcast_ln14_57" [gemm.c:14]   --->   Operation 1411 'dmul' 'mult_56' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1412 [1/1] (0.00ns)   --->   "%bitcast_ln14_58 = bitcast i64 %m2_load_58" [gemm.c:14]   --->   Operation 1412 'bitcast' 'bitcast_ln14_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1413 [5/5] (3.33ns)   --->   "%mult_57 = dmul i64 %bitcast_ln4_58, i64 %bitcast_ln14_58" [gemm.c:14]   --->   Operation 1413 'dmul' 'mult_57' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1414 [1/1] (0.00ns)   --->   "%bitcast_ln14_59 = bitcast i64 %m2_load_59" [gemm.c:14]   --->   Operation 1414 'bitcast' 'bitcast_ln14_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1415 [5/5] (3.33ns)   --->   "%mult_58 = dmul i64 %bitcast_ln4_59, i64 %bitcast_ln14_59" [gemm.c:14]   --->   Operation 1415 'dmul' 'mult_58' <Predicate = (!icmp_ln8)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1416 [1/2] (1.64ns)   --->   "%m2_load_60 = load i12 %m2_addr_60" [gemm.c:14]   --->   Operation 1416 'load' 'm2_load_60' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1417 [1/2] (1.64ns)   --->   "%m2_load_61 = load i12 %m2_addr_61" [gemm.c:14]   --->   Operation 1417 'load' 'm2_load_61' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1418 [1/1] (0.00ns)   --->   "%sext_ln14_29 = sext i8 %zext_ln14_2_cast" [gemm.c:14]   --->   Operation 1418 'sext' 'sext_ln14_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1419 [1/1] (0.00ns)   --->   "%zext_ln14_62 = zext i12 %sext_ln14_29" [gemm.c:14]   --->   Operation 1419 'zext' 'zext_ln14_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1420 [1/1] (0.00ns)   --->   "%m2_addr_62 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_62" [gemm.c:14]   --->   Operation 1420 'getelementptr' 'm2_addr_62' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1421 [2/2] (1.64ns)   --->   "%m2_load_62 = load i12 %m2_addr_62" [gemm.c:14]   --->   Operation 1421 'load' 'm2_load_62' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 1422 [1/1] (0.00ns)   --->   "%sext_ln14_30 = sext i7 %zext_ln14_1_cast" [gemm.c:14]   --->   Operation 1422 'sext' 'sext_ln14_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln14_63 = zext i12 %sext_ln14_30" [gemm.c:14]   --->   Operation 1423 'zext' 'zext_ln14_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1424 [1/1] (0.00ns)   --->   "%m2_addr_63 = getelementptr i64 %m2, i64 0, i64 %zext_ln14_63" [gemm.c:14]   --->   Operation 1424 'getelementptr' 'm2_addr_63' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_32 : Operation 1425 [2/2] (1.64ns)   --->   "%m2_load_63 = load i12 %m2_addr_63" [gemm.c:14]   --->   Operation 1425 'load' 'm2_load_63' <Predicate = (!icmp_ln8)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 33 <SV = 32> <Delay = 3.33>
ST_33 : Operation 1426 [1/1] (0.00ns)   --->   "%bitcast_ln4_60 = bitcast i64 %m1_load_60" [gemm.c:4]   --->   Operation 1426 'bitcast' 'bitcast_ln4_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1427 [1/1] (0.00ns)   --->   "%bitcast_ln4_61 = bitcast i64 %m1_load_61" [gemm.c:4]   --->   Operation 1427 'bitcast' 'bitcast_ln4_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1428 [1/2] (1.64ns)   --->   "%m1_load_62 = load i12 %m1_addr_62" [gemm.c:4]   --->   Operation 1428 'load' 'm1_load_62' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 1429 [1/2] (1.64ns)   --->   "%m1_load_63 = load i12 %m1_addr_63" [gemm.c:4]   --->   Operation 1429 'load' 'm1_load_63' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 1430 [5/5] (2.89ns)   --->   "%sum_1_5 = dadd i64 %sum_1_4, i64 %mult_5" [gemm.c:15]   --->   Operation 1430 'dadd' 'sum_1_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1431 [1/5] (3.33ns)   --->   "%mult_51 = dmul i64 %bitcast_ln4_52, i64 %bitcast_ln14_52" [gemm.c:14]   --->   Operation 1431 'dmul' 'mult_51' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1432 [1/5] (3.33ns)   --->   "%mult_52 = dmul i64 %bitcast_ln4_53, i64 %bitcast_ln14_53" [gemm.c:14]   --->   Operation 1432 'dmul' 'mult_52' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1433 [2/5] (3.33ns)   --->   "%mult_53 = dmul i64 %bitcast_ln4_54, i64 %bitcast_ln14_54" [gemm.c:14]   --->   Operation 1433 'dmul' 'mult_53' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1434 [2/5] (3.33ns)   --->   "%mult_54 = dmul i64 %bitcast_ln4_55, i64 %bitcast_ln14_55" [gemm.c:14]   --->   Operation 1434 'dmul' 'mult_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1435 [3/5] (3.33ns)   --->   "%mult_55 = dmul i64 %bitcast_ln4_56, i64 %bitcast_ln14_56" [gemm.c:14]   --->   Operation 1435 'dmul' 'mult_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1436 [3/5] (3.33ns)   --->   "%mult_56 = dmul i64 %bitcast_ln4_57, i64 %bitcast_ln14_57" [gemm.c:14]   --->   Operation 1436 'dmul' 'mult_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1437 [4/5] (3.33ns)   --->   "%mult_57 = dmul i64 %bitcast_ln4_58, i64 %bitcast_ln14_58" [gemm.c:14]   --->   Operation 1437 'dmul' 'mult_57' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1438 [4/5] (3.33ns)   --->   "%mult_58 = dmul i64 %bitcast_ln4_59, i64 %bitcast_ln14_59" [gemm.c:14]   --->   Operation 1438 'dmul' 'mult_58' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1439 [1/1] (0.00ns)   --->   "%bitcast_ln14_60 = bitcast i64 %m2_load_60" [gemm.c:14]   --->   Operation 1439 'bitcast' 'bitcast_ln14_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1440 [5/5] (3.33ns)   --->   "%mult_59 = dmul i64 %bitcast_ln4_60, i64 %bitcast_ln14_60" [gemm.c:14]   --->   Operation 1440 'dmul' 'mult_59' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1441 [1/1] (0.00ns)   --->   "%bitcast_ln14_61 = bitcast i64 %m2_load_61" [gemm.c:14]   --->   Operation 1441 'bitcast' 'bitcast_ln14_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1442 [5/5] (3.33ns)   --->   "%mult_60 = dmul i64 %bitcast_ln4_61, i64 %bitcast_ln14_61" [gemm.c:14]   --->   Operation 1442 'dmul' 'mult_60' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1443 [1/2] (1.64ns)   --->   "%m2_load_62 = load i12 %m2_addr_62" [gemm.c:14]   --->   Operation 1443 'load' 'm2_load_62' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 1444 [1/2] (1.64ns)   --->   "%m2_load_63 = load i12 %m2_addr_63" [gemm.c:14]   --->   Operation 1444 'load' 'm2_load_63' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 34 <SV = 33> <Delay = 3.33>
ST_34 : Operation 1445 [1/1] (0.00ns)   --->   "%bitcast_ln4_62 = bitcast i64 %m1_load_62" [gemm.c:4]   --->   Operation 1445 'bitcast' 'bitcast_ln4_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1446 [1/1] (0.00ns)   --->   "%bitcast_ln4_63 = bitcast i64 %m1_load_63" [gemm.c:4]   --->   Operation 1446 'bitcast' 'bitcast_ln4_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1447 [4/5] (2.89ns)   --->   "%sum_1_5 = dadd i64 %sum_1_4, i64 %mult_5" [gemm.c:15]   --->   Operation 1447 'dadd' 'sum_1_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1448 [1/5] (3.33ns)   --->   "%mult_53 = dmul i64 %bitcast_ln4_54, i64 %bitcast_ln14_54" [gemm.c:14]   --->   Operation 1448 'dmul' 'mult_53' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1449 [1/5] (3.33ns)   --->   "%mult_54 = dmul i64 %bitcast_ln4_55, i64 %bitcast_ln14_55" [gemm.c:14]   --->   Operation 1449 'dmul' 'mult_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1450 [2/5] (3.33ns)   --->   "%mult_55 = dmul i64 %bitcast_ln4_56, i64 %bitcast_ln14_56" [gemm.c:14]   --->   Operation 1450 'dmul' 'mult_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1451 [2/5] (3.33ns)   --->   "%mult_56 = dmul i64 %bitcast_ln4_57, i64 %bitcast_ln14_57" [gemm.c:14]   --->   Operation 1451 'dmul' 'mult_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1452 [3/5] (3.33ns)   --->   "%mult_57 = dmul i64 %bitcast_ln4_58, i64 %bitcast_ln14_58" [gemm.c:14]   --->   Operation 1452 'dmul' 'mult_57' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1453 [3/5] (3.33ns)   --->   "%mult_58 = dmul i64 %bitcast_ln4_59, i64 %bitcast_ln14_59" [gemm.c:14]   --->   Operation 1453 'dmul' 'mult_58' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1454 [4/5] (3.33ns)   --->   "%mult_59 = dmul i64 %bitcast_ln4_60, i64 %bitcast_ln14_60" [gemm.c:14]   --->   Operation 1454 'dmul' 'mult_59' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1455 [4/5] (3.33ns)   --->   "%mult_60 = dmul i64 %bitcast_ln4_61, i64 %bitcast_ln14_61" [gemm.c:14]   --->   Operation 1455 'dmul' 'mult_60' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1456 [1/1] (0.00ns)   --->   "%bitcast_ln14_62 = bitcast i64 %m2_load_62" [gemm.c:14]   --->   Operation 1456 'bitcast' 'bitcast_ln14_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1457 [5/5] (3.33ns)   --->   "%mult_61 = dmul i64 %bitcast_ln4_62, i64 %bitcast_ln14_62" [gemm.c:14]   --->   Operation 1457 'dmul' 'mult_61' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1458 [1/1] (0.00ns)   --->   "%bitcast_ln14_63 = bitcast i64 %m2_load_63" [gemm.c:14]   --->   Operation 1458 'bitcast' 'bitcast_ln14_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1459 [5/5] (3.33ns)   --->   "%mult_62 = dmul i64 %bitcast_ln4_63, i64 %bitcast_ln14_63" [gemm.c:14]   --->   Operation 1459 'dmul' 'mult_62' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.33>
ST_35 : Operation 1460 [3/5] (2.89ns)   --->   "%sum_1_5 = dadd i64 %sum_1_4, i64 %mult_5" [gemm.c:15]   --->   Operation 1460 'dadd' 'sum_1_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1461 [1/5] (3.33ns)   --->   "%mult_55 = dmul i64 %bitcast_ln4_56, i64 %bitcast_ln14_56" [gemm.c:14]   --->   Operation 1461 'dmul' 'mult_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1462 [1/5] (3.33ns)   --->   "%mult_56 = dmul i64 %bitcast_ln4_57, i64 %bitcast_ln14_57" [gemm.c:14]   --->   Operation 1462 'dmul' 'mult_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1463 [2/5] (3.33ns)   --->   "%mult_57 = dmul i64 %bitcast_ln4_58, i64 %bitcast_ln14_58" [gemm.c:14]   --->   Operation 1463 'dmul' 'mult_57' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1464 [2/5] (3.33ns)   --->   "%mult_58 = dmul i64 %bitcast_ln4_59, i64 %bitcast_ln14_59" [gemm.c:14]   --->   Operation 1464 'dmul' 'mult_58' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1465 [3/5] (3.33ns)   --->   "%mult_59 = dmul i64 %bitcast_ln4_60, i64 %bitcast_ln14_60" [gemm.c:14]   --->   Operation 1465 'dmul' 'mult_59' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1466 [3/5] (3.33ns)   --->   "%mult_60 = dmul i64 %bitcast_ln4_61, i64 %bitcast_ln14_61" [gemm.c:14]   --->   Operation 1466 'dmul' 'mult_60' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1467 [4/5] (3.33ns)   --->   "%mult_61 = dmul i64 %bitcast_ln4_62, i64 %bitcast_ln14_62" [gemm.c:14]   --->   Operation 1467 'dmul' 'mult_61' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1468 [4/5] (3.33ns)   --->   "%mult_62 = dmul i64 %bitcast_ln4_63, i64 %bitcast_ln14_63" [gemm.c:14]   --->   Operation 1468 'dmul' 'mult_62' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.33>
ST_36 : Operation 1469 [2/5] (2.89ns)   --->   "%sum_1_5 = dadd i64 %sum_1_4, i64 %mult_5" [gemm.c:15]   --->   Operation 1469 'dadd' 'sum_1_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1470 [1/5] (3.33ns)   --->   "%mult_57 = dmul i64 %bitcast_ln4_58, i64 %bitcast_ln14_58" [gemm.c:14]   --->   Operation 1470 'dmul' 'mult_57' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1471 [1/5] (3.33ns)   --->   "%mult_58 = dmul i64 %bitcast_ln4_59, i64 %bitcast_ln14_59" [gemm.c:14]   --->   Operation 1471 'dmul' 'mult_58' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1472 [2/5] (3.33ns)   --->   "%mult_59 = dmul i64 %bitcast_ln4_60, i64 %bitcast_ln14_60" [gemm.c:14]   --->   Operation 1472 'dmul' 'mult_59' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1473 [2/5] (3.33ns)   --->   "%mult_60 = dmul i64 %bitcast_ln4_61, i64 %bitcast_ln14_61" [gemm.c:14]   --->   Operation 1473 'dmul' 'mult_60' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1474 [3/5] (3.33ns)   --->   "%mult_61 = dmul i64 %bitcast_ln4_62, i64 %bitcast_ln14_62" [gemm.c:14]   --->   Operation 1474 'dmul' 'mult_61' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1475 [3/5] (3.33ns)   --->   "%mult_62 = dmul i64 %bitcast_ln4_63, i64 %bitcast_ln14_63" [gemm.c:14]   --->   Operation 1475 'dmul' 'mult_62' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.33>
ST_37 : Operation 1476 [1/5] (2.89ns)   --->   "%sum_1_5 = dadd i64 %sum_1_4, i64 %mult_5" [gemm.c:15]   --->   Operation 1476 'dadd' 'sum_1_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1477 [1/5] (3.33ns)   --->   "%mult_59 = dmul i64 %bitcast_ln4_60, i64 %bitcast_ln14_60" [gemm.c:14]   --->   Operation 1477 'dmul' 'mult_59' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1478 [1/5] (3.33ns)   --->   "%mult_60 = dmul i64 %bitcast_ln4_61, i64 %bitcast_ln14_61" [gemm.c:14]   --->   Operation 1478 'dmul' 'mult_60' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1479 [2/5] (3.33ns)   --->   "%mult_61 = dmul i64 %bitcast_ln4_62, i64 %bitcast_ln14_62" [gemm.c:14]   --->   Operation 1479 'dmul' 'mult_61' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1480 [2/5] (3.33ns)   --->   "%mult_62 = dmul i64 %bitcast_ln4_63, i64 %bitcast_ln14_63" [gemm.c:14]   --->   Operation 1480 'dmul' 'mult_62' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.33>
ST_38 : Operation 1481 [5/5] (2.89ns)   --->   "%sum_1_6 = dadd i64 %sum_1_5, i64 %mult_6" [gemm.c:15]   --->   Operation 1481 'dadd' 'sum_1_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1482 [1/5] (3.33ns)   --->   "%mult_61 = dmul i64 %bitcast_ln4_62, i64 %bitcast_ln14_62" [gemm.c:14]   --->   Operation 1482 'dmul' 'mult_61' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1483 [1/5] (3.33ns)   --->   "%mult_62 = dmul i64 %bitcast_ln4_63, i64 %bitcast_ln14_63" [gemm.c:14]   --->   Operation 1483 'dmul' 'mult_62' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.89>
ST_39 : Operation 1484 [4/5] (2.89ns)   --->   "%sum_1_6 = dadd i64 %sum_1_5, i64 %mult_6" [gemm.c:15]   --->   Operation 1484 'dadd' 'sum_1_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.89>
ST_40 : Operation 1485 [3/5] (2.89ns)   --->   "%sum_1_6 = dadd i64 %sum_1_5, i64 %mult_6" [gemm.c:15]   --->   Operation 1485 'dadd' 'sum_1_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.89>
ST_41 : Operation 1486 [2/5] (2.89ns)   --->   "%sum_1_6 = dadd i64 %sum_1_5, i64 %mult_6" [gemm.c:15]   --->   Operation 1486 'dadd' 'sum_1_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.89>
ST_42 : Operation 1487 [1/5] (2.89ns)   --->   "%sum_1_6 = dadd i64 %sum_1_5, i64 %mult_6" [gemm.c:15]   --->   Operation 1487 'dadd' 'sum_1_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.89>
ST_43 : Operation 1488 [5/5] (2.89ns)   --->   "%sum_1_7 = dadd i64 %sum_1_6, i64 %mult_7" [gemm.c:15]   --->   Operation 1488 'dadd' 'sum_1_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.89>
ST_44 : Operation 1489 [4/5] (2.89ns)   --->   "%sum_1_7 = dadd i64 %sum_1_6, i64 %mult_7" [gemm.c:15]   --->   Operation 1489 'dadd' 'sum_1_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.89>
ST_45 : Operation 1490 [3/5] (2.89ns)   --->   "%sum_1_7 = dadd i64 %sum_1_6, i64 %mult_7" [gemm.c:15]   --->   Operation 1490 'dadd' 'sum_1_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.89>
ST_46 : Operation 1491 [2/5] (2.89ns)   --->   "%sum_1_7 = dadd i64 %sum_1_6, i64 %mult_7" [gemm.c:15]   --->   Operation 1491 'dadd' 'sum_1_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.89>
ST_47 : Operation 1492 [1/5] (2.89ns)   --->   "%sum_1_7 = dadd i64 %sum_1_6, i64 %mult_7" [gemm.c:15]   --->   Operation 1492 'dadd' 'sum_1_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.89>
ST_48 : Operation 1493 [5/5] (2.89ns)   --->   "%sum_1_8 = dadd i64 %sum_1_7, i64 %mult_8" [gemm.c:15]   --->   Operation 1493 'dadd' 'sum_1_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.89>
ST_49 : Operation 1494 [4/5] (2.89ns)   --->   "%sum_1_8 = dadd i64 %sum_1_7, i64 %mult_8" [gemm.c:15]   --->   Operation 1494 'dadd' 'sum_1_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.89>
ST_50 : Operation 1495 [3/5] (2.89ns)   --->   "%sum_1_8 = dadd i64 %sum_1_7, i64 %mult_8" [gemm.c:15]   --->   Operation 1495 'dadd' 'sum_1_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.89>
ST_51 : Operation 1496 [2/5] (2.89ns)   --->   "%sum_1_8 = dadd i64 %sum_1_7, i64 %mult_8" [gemm.c:15]   --->   Operation 1496 'dadd' 'sum_1_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.89>
ST_52 : Operation 1497 [1/5] (2.89ns)   --->   "%sum_1_8 = dadd i64 %sum_1_7, i64 %mult_8" [gemm.c:15]   --->   Operation 1497 'dadd' 'sum_1_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.89>
ST_53 : Operation 1498 [5/5] (2.89ns)   --->   "%sum_1_9 = dadd i64 %sum_1_8, i64 %mult_9" [gemm.c:15]   --->   Operation 1498 'dadd' 'sum_1_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.89>
ST_54 : Operation 1499 [4/5] (2.89ns)   --->   "%sum_1_9 = dadd i64 %sum_1_8, i64 %mult_9" [gemm.c:15]   --->   Operation 1499 'dadd' 'sum_1_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.89>
ST_55 : Operation 1500 [3/5] (2.89ns)   --->   "%sum_1_9 = dadd i64 %sum_1_8, i64 %mult_9" [gemm.c:15]   --->   Operation 1500 'dadd' 'sum_1_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.89>
ST_56 : Operation 1501 [2/5] (2.89ns)   --->   "%sum_1_9 = dadd i64 %sum_1_8, i64 %mult_9" [gemm.c:15]   --->   Operation 1501 'dadd' 'sum_1_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.89>
ST_57 : Operation 1502 [1/5] (2.89ns)   --->   "%sum_1_9 = dadd i64 %sum_1_8, i64 %mult_9" [gemm.c:15]   --->   Operation 1502 'dadd' 'sum_1_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.89>
ST_58 : Operation 1503 [5/5] (2.89ns)   --->   "%sum_1_s = dadd i64 %sum_1_9, i64 %mult_s" [gemm.c:15]   --->   Operation 1503 'dadd' 'sum_1_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.89>
ST_59 : Operation 1504 [4/5] (2.89ns)   --->   "%sum_1_s = dadd i64 %sum_1_9, i64 %mult_s" [gemm.c:15]   --->   Operation 1504 'dadd' 'sum_1_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.89>
ST_60 : Operation 1505 [3/5] (2.89ns)   --->   "%sum_1_s = dadd i64 %sum_1_9, i64 %mult_s" [gemm.c:15]   --->   Operation 1505 'dadd' 'sum_1_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.89>
ST_61 : Operation 1506 [2/5] (2.89ns)   --->   "%sum_1_s = dadd i64 %sum_1_9, i64 %mult_s" [gemm.c:15]   --->   Operation 1506 'dadd' 'sum_1_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.89>
ST_62 : Operation 1507 [1/5] (2.89ns)   --->   "%sum_1_s = dadd i64 %sum_1_9, i64 %mult_s" [gemm.c:15]   --->   Operation 1507 'dadd' 'sum_1_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.89>
ST_63 : Operation 1508 [5/5] (2.89ns)   --->   "%sum_1_10 = dadd i64 %sum_1_s, i64 %mult_10" [gemm.c:15]   --->   Operation 1508 'dadd' 'sum_1_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.89>
ST_64 : Operation 1509 [4/5] (2.89ns)   --->   "%sum_1_10 = dadd i64 %sum_1_s, i64 %mult_10" [gemm.c:15]   --->   Operation 1509 'dadd' 'sum_1_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.89>
ST_65 : Operation 1510 [3/5] (2.89ns)   --->   "%sum_1_10 = dadd i64 %sum_1_s, i64 %mult_10" [gemm.c:15]   --->   Operation 1510 'dadd' 'sum_1_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.89>
ST_66 : Operation 1511 [2/5] (2.89ns)   --->   "%sum_1_10 = dadd i64 %sum_1_s, i64 %mult_10" [gemm.c:15]   --->   Operation 1511 'dadd' 'sum_1_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.89>
ST_67 : Operation 1512 [1/5] (2.89ns)   --->   "%sum_1_10 = dadd i64 %sum_1_s, i64 %mult_10" [gemm.c:15]   --->   Operation 1512 'dadd' 'sum_1_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.89>
ST_68 : Operation 1513 [5/5] (2.89ns)   --->   "%sum_1_11 = dadd i64 %sum_1_10, i64 %mult_11" [gemm.c:15]   --->   Operation 1513 'dadd' 'sum_1_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.89>
ST_69 : Operation 1514 [4/5] (2.89ns)   --->   "%sum_1_11 = dadd i64 %sum_1_10, i64 %mult_11" [gemm.c:15]   --->   Operation 1514 'dadd' 'sum_1_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.89>
ST_70 : Operation 1515 [3/5] (2.89ns)   --->   "%sum_1_11 = dadd i64 %sum_1_10, i64 %mult_11" [gemm.c:15]   --->   Operation 1515 'dadd' 'sum_1_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.89>
ST_71 : Operation 1516 [2/5] (2.89ns)   --->   "%sum_1_11 = dadd i64 %sum_1_10, i64 %mult_11" [gemm.c:15]   --->   Operation 1516 'dadd' 'sum_1_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.89>
ST_72 : Operation 1517 [1/5] (2.89ns)   --->   "%sum_1_11 = dadd i64 %sum_1_10, i64 %mult_11" [gemm.c:15]   --->   Operation 1517 'dadd' 'sum_1_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.89>
ST_73 : Operation 1518 [5/5] (2.89ns)   --->   "%sum_1_12 = dadd i64 %sum_1_11, i64 %mult_12" [gemm.c:15]   --->   Operation 1518 'dadd' 'sum_1_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.89>
ST_74 : Operation 1519 [4/5] (2.89ns)   --->   "%sum_1_12 = dadd i64 %sum_1_11, i64 %mult_12" [gemm.c:15]   --->   Operation 1519 'dadd' 'sum_1_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.89>
ST_75 : Operation 1520 [3/5] (2.89ns)   --->   "%sum_1_12 = dadd i64 %sum_1_11, i64 %mult_12" [gemm.c:15]   --->   Operation 1520 'dadd' 'sum_1_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.89>
ST_76 : Operation 1521 [2/5] (2.89ns)   --->   "%sum_1_12 = dadd i64 %sum_1_11, i64 %mult_12" [gemm.c:15]   --->   Operation 1521 'dadd' 'sum_1_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.89>
ST_77 : Operation 1522 [1/5] (2.89ns)   --->   "%sum_1_12 = dadd i64 %sum_1_11, i64 %mult_12" [gemm.c:15]   --->   Operation 1522 'dadd' 'sum_1_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.89>
ST_78 : Operation 1523 [5/5] (2.89ns)   --->   "%sum_1_13 = dadd i64 %sum_1_12, i64 %mult_13" [gemm.c:15]   --->   Operation 1523 'dadd' 'sum_1_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.89>
ST_79 : Operation 1524 [4/5] (2.89ns)   --->   "%sum_1_13 = dadd i64 %sum_1_12, i64 %mult_13" [gemm.c:15]   --->   Operation 1524 'dadd' 'sum_1_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.89>
ST_80 : Operation 1525 [3/5] (2.89ns)   --->   "%sum_1_13 = dadd i64 %sum_1_12, i64 %mult_13" [gemm.c:15]   --->   Operation 1525 'dadd' 'sum_1_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.89>
ST_81 : Operation 1526 [2/5] (2.89ns)   --->   "%sum_1_13 = dadd i64 %sum_1_12, i64 %mult_13" [gemm.c:15]   --->   Operation 1526 'dadd' 'sum_1_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.89>
ST_82 : Operation 1527 [1/5] (2.89ns)   --->   "%sum_1_13 = dadd i64 %sum_1_12, i64 %mult_13" [gemm.c:15]   --->   Operation 1527 'dadd' 'sum_1_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.89>
ST_83 : Operation 1528 [5/5] (2.89ns)   --->   "%sum_1_14 = dadd i64 %sum_1_13, i64 %mult_14" [gemm.c:15]   --->   Operation 1528 'dadd' 'sum_1_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.89>
ST_84 : Operation 1529 [4/5] (2.89ns)   --->   "%sum_1_14 = dadd i64 %sum_1_13, i64 %mult_14" [gemm.c:15]   --->   Operation 1529 'dadd' 'sum_1_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.89>
ST_85 : Operation 1530 [3/5] (2.89ns)   --->   "%sum_1_14 = dadd i64 %sum_1_13, i64 %mult_14" [gemm.c:15]   --->   Operation 1530 'dadd' 'sum_1_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.89>
ST_86 : Operation 1531 [2/5] (2.89ns)   --->   "%sum_1_14 = dadd i64 %sum_1_13, i64 %mult_14" [gemm.c:15]   --->   Operation 1531 'dadd' 'sum_1_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.89>
ST_87 : Operation 1532 [1/5] (2.89ns)   --->   "%sum_1_14 = dadd i64 %sum_1_13, i64 %mult_14" [gemm.c:15]   --->   Operation 1532 'dadd' 'sum_1_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.89>
ST_88 : Operation 1533 [5/5] (2.89ns)   --->   "%sum_1_15 = dadd i64 %sum_1_14, i64 %mult_15" [gemm.c:15]   --->   Operation 1533 'dadd' 'sum_1_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 2.89>
ST_89 : Operation 1534 [4/5] (2.89ns)   --->   "%sum_1_15 = dadd i64 %sum_1_14, i64 %mult_15" [gemm.c:15]   --->   Operation 1534 'dadd' 'sum_1_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.89>
ST_90 : Operation 1535 [3/5] (2.89ns)   --->   "%sum_1_15 = dadd i64 %sum_1_14, i64 %mult_15" [gemm.c:15]   --->   Operation 1535 'dadd' 'sum_1_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.89>
ST_91 : Operation 1536 [2/5] (2.89ns)   --->   "%sum_1_15 = dadd i64 %sum_1_14, i64 %mult_15" [gemm.c:15]   --->   Operation 1536 'dadd' 'sum_1_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 2.89>
ST_92 : Operation 1537 [1/5] (2.89ns)   --->   "%sum_1_15 = dadd i64 %sum_1_14, i64 %mult_15" [gemm.c:15]   --->   Operation 1537 'dadd' 'sum_1_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.89>
ST_93 : Operation 1538 [5/5] (2.89ns)   --->   "%sum_1_16 = dadd i64 %sum_1_15, i64 %mult_16" [gemm.c:15]   --->   Operation 1538 'dadd' 'sum_1_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.89>
ST_94 : Operation 1539 [4/5] (2.89ns)   --->   "%sum_1_16 = dadd i64 %sum_1_15, i64 %mult_16" [gemm.c:15]   --->   Operation 1539 'dadd' 'sum_1_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 2.89>
ST_95 : Operation 1540 [3/5] (2.89ns)   --->   "%sum_1_16 = dadd i64 %sum_1_15, i64 %mult_16" [gemm.c:15]   --->   Operation 1540 'dadd' 'sum_1_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 2.89>
ST_96 : Operation 1541 [2/5] (2.89ns)   --->   "%sum_1_16 = dadd i64 %sum_1_15, i64 %mult_16" [gemm.c:15]   --->   Operation 1541 'dadd' 'sum_1_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 2.89>
ST_97 : Operation 1542 [1/5] (2.89ns)   --->   "%sum_1_16 = dadd i64 %sum_1_15, i64 %mult_16" [gemm.c:15]   --->   Operation 1542 'dadd' 'sum_1_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 2.89>
ST_98 : Operation 1543 [5/5] (2.89ns)   --->   "%sum_1_17 = dadd i64 %sum_1_16, i64 %mult_17" [gemm.c:15]   --->   Operation 1543 'dadd' 'sum_1_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.89>
ST_99 : Operation 1544 [4/5] (2.89ns)   --->   "%sum_1_17 = dadd i64 %sum_1_16, i64 %mult_17" [gemm.c:15]   --->   Operation 1544 'dadd' 'sum_1_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 2.89>
ST_100 : Operation 1545 [3/5] (2.89ns)   --->   "%sum_1_17 = dadd i64 %sum_1_16, i64 %mult_17" [gemm.c:15]   --->   Operation 1545 'dadd' 'sum_1_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 2.89>
ST_101 : Operation 1546 [2/5] (2.89ns)   --->   "%sum_1_17 = dadd i64 %sum_1_16, i64 %mult_17" [gemm.c:15]   --->   Operation 1546 'dadd' 'sum_1_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 2.89>
ST_102 : Operation 1547 [1/5] (2.89ns)   --->   "%sum_1_17 = dadd i64 %sum_1_16, i64 %mult_17" [gemm.c:15]   --->   Operation 1547 'dadd' 'sum_1_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 2.89>
ST_103 : Operation 1548 [5/5] (2.89ns)   --->   "%sum_1_18 = dadd i64 %sum_1_17, i64 %mult_18" [gemm.c:15]   --->   Operation 1548 'dadd' 'sum_1_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 2.89>
ST_104 : Operation 1549 [4/5] (2.89ns)   --->   "%sum_1_18 = dadd i64 %sum_1_17, i64 %mult_18" [gemm.c:15]   --->   Operation 1549 'dadd' 'sum_1_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.89>
ST_105 : Operation 1550 [3/5] (2.89ns)   --->   "%sum_1_18 = dadd i64 %sum_1_17, i64 %mult_18" [gemm.c:15]   --->   Operation 1550 'dadd' 'sum_1_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.89>
ST_106 : Operation 1551 [2/5] (2.89ns)   --->   "%sum_1_18 = dadd i64 %sum_1_17, i64 %mult_18" [gemm.c:15]   --->   Operation 1551 'dadd' 'sum_1_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 2.89>
ST_107 : Operation 1552 [1/5] (2.89ns)   --->   "%sum_1_18 = dadd i64 %sum_1_17, i64 %mult_18" [gemm.c:15]   --->   Operation 1552 'dadd' 'sum_1_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 2.89>
ST_108 : Operation 1553 [5/5] (2.89ns)   --->   "%sum_1_19 = dadd i64 %sum_1_18, i64 %mult_19" [gemm.c:15]   --->   Operation 1553 'dadd' 'sum_1_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 2.89>
ST_109 : Operation 1554 [4/5] (2.89ns)   --->   "%sum_1_19 = dadd i64 %sum_1_18, i64 %mult_19" [gemm.c:15]   --->   Operation 1554 'dadd' 'sum_1_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 2.89>
ST_110 : Operation 1555 [3/5] (2.89ns)   --->   "%sum_1_19 = dadd i64 %sum_1_18, i64 %mult_19" [gemm.c:15]   --->   Operation 1555 'dadd' 'sum_1_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 2.89>
ST_111 : Operation 1556 [2/5] (2.89ns)   --->   "%sum_1_19 = dadd i64 %sum_1_18, i64 %mult_19" [gemm.c:15]   --->   Operation 1556 'dadd' 'sum_1_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 2.89>
ST_112 : Operation 1557 [1/5] (2.89ns)   --->   "%sum_1_19 = dadd i64 %sum_1_18, i64 %mult_19" [gemm.c:15]   --->   Operation 1557 'dadd' 'sum_1_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 2.89>
ST_113 : Operation 1558 [5/5] (2.89ns)   --->   "%sum_1_20 = dadd i64 %sum_1_19, i64 %mult_20" [gemm.c:15]   --->   Operation 1558 'dadd' 'sum_1_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 2.89>
ST_114 : Operation 1559 [4/5] (2.89ns)   --->   "%sum_1_20 = dadd i64 %sum_1_19, i64 %mult_20" [gemm.c:15]   --->   Operation 1559 'dadd' 'sum_1_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 2.89>
ST_115 : Operation 1560 [3/5] (2.89ns)   --->   "%sum_1_20 = dadd i64 %sum_1_19, i64 %mult_20" [gemm.c:15]   --->   Operation 1560 'dadd' 'sum_1_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 2.89>
ST_116 : Operation 1561 [2/5] (2.89ns)   --->   "%sum_1_20 = dadd i64 %sum_1_19, i64 %mult_20" [gemm.c:15]   --->   Operation 1561 'dadd' 'sum_1_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 2.89>
ST_117 : Operation 1562 [1/5] (2.89ns)   --->   "%sum_1_20 = dadd i64 %sum_1_19, i64 %mult_20" [gemm.c:15]   --->   Operation 1562 'dadd' 'sum_1_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 2.89>
ST_118 : Operation 1563 [5/5] (2.89ns)   --->   "%sum_1_21 = dadd i64 %sum_1_20, i64 %mult_21" [gemm.c:15]   --->   Operation 1563 'dadd' 'sum_1_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 2.89>
ST_119 : Operation 1564 [4/5] (2.89ns)   --->   "%sum_1_21 = dadd i64 %sum_1_20, i64 %mult_21" [gemm.c:15]   --->   Operation 1564 'dadd' 'sum_1_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 2.89>
ST_120 : Operation 1565 [3/5] (2.89ns)   --->   "%sum_1_21 = dadd i64 %sum_1_20, i64 %mult_21" [gemm.c:15]   --->   Operation 1565 'dadd' 'sum_1_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 2.89>
ST_121 : Operation 1566 [2/5] (2.89ns)   --->   "%sum_1_21 = dadd i64 %sum_1_20, i64 %mult_21" [gemm.c:15]   --->   Operation 1566 'dadd' 'sum_1_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 2.89>
ST_122 : Operation 1567 [1/5] (2.89ns)   --->   "%sum_1_21 = dadd i64 %sum_1_20, i64 %mult_21" [gemm.c:15]   --->   Operation 1567 'dadd' 'sum_1_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 2.89>
ST_123 : Operation 1568 [5/5] (2.89ns)   --->   "%sum_1_22 = dadd i64 %sum_1_21, i64 %mult_22" [gemm.c:15]   --->   Operation 1568 'dadd' 'sum_1_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 2.89>
ST_124 : Operation 1569 [4/5] (2.89ns)   --->   "%sum_1_22 = dadd i64 %sum_1_21, i64 %mult_22" [gemm.c:15]   --->   Operation 1569 'dadd' 'sum_1_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 2.89>
ST_125 : Operation 1570 [3/5] (2.89ns)   --->   "%sum_1_22 = dadd i64 %sum_1_21, i64 %mult_22" [gemm.c:15]   --->   Operation 1570 'dadd' 'sum_1_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 2.89>
ST_126 : Operation 1571 [2/5] (2.89ns)   --->   "%sum_1_22 = dadd i64 %sum_1_21, i64 %mult_22" [gemm.c:15]   --->   Operation 1571 'dadd' 'sum_1_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 2.89>
ST_127 : Operation 1572 [1/5] (2.89ns)   --->   "%sum_1_22 = dadd i64 %sum_1_21, i64 %mult_22" [gemm.c:15]   --->   Operation 1572 'dadd' 'sum_1_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 2.89>
ST_128 : Operation 1573 [5/5] (2.89ns)   --->   "%sum_1_23 = dadd i64 %sum_1_22, i64 %mult_23" [gemm.c:15]   --->   Operation 1573 'dadd' 'sum_1_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 2.89>
ST_129 : Operation 1574 [4/5] (2.89ns)   --->   "%sum_1_23 = dadd i64 %sum_1_22, i64 %mult_23" [gemm.c:15]   --->   Operation 1574 'dadd' 'sum_1_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 2.89>
ST_130 : Operation 1575 [3/5] (2.89ns)   --->   "%sum_1_23 = dadd i64 %sum_1_22, i64 %mult_23" [gemm.c:15]   --->   Operation 1575 'dadd' 'sum_1_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 2.89>
ST_131 : Operation 1576 [2/5] (2.89ns)   --->   "%sum_1_23 = dadd i64 %sum_1_22, i64 %mult_23" [gemm.c:15]   --->   Operation 1576 'dadd' 'sum_1_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 2.89>
ST_132 : Operation 1577 [1/5] (2.89ns)   --->   "%sum_1_23 = dadd i64 %sum_1_22, i64 %mult_23" [gemm.c:15]   --->   Operation 1577 'dadd' 'sum_1_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 2.89>
ST_133 : Operation 1578 [5/5] (2.89ns)   --->   "%sum_1_24 = dadd i64 %sum_1_23, i64 %mult_24" [gemm.c:15]   --->   Operation 1578 'dadd' 'sum_1_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 2.89>
ST_134 : Operation 1579 [4/5] (2.89ns)   --->   "%sum_1_24 = dadd i64 %sum_1_23, i64 %mult_24" [gemm.c:15]   --->   Operation 1579 'dadd' 'sum_1_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 2.89>
ST_135 : Operation 1580 [3/5] (2.89ns)   --->   "%sum_1_24 = dadd i64 %sum_1_23, i64 %mult_24" [gemm.c:15]   --->   Operation 1580 'dadd' 'sum_1_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 2.89>
ST_136 : Operation 1581 [2/5] (2.89ns)   --->   "%sum_1_24 = dadd i64 %sum_1_23, i64 %mult_24" [gemm.c:15]   --->   Operation 1581 'dadd' 'sum_1_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 2.89>
ST_137 : Operation 1582 [1/5] (2.89ns)   --->   "%sum_1_24 = dadd i64 %sum_1_23, i64 %mult_24" [gemm.c:15]   --->   Operation 1582 'dadd' 'sum_1_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 2.89>
ST_138 : Operation 1583 [5/5] (2.89ns)   --->   "%sum_1_25 = dadd i64 %sum_1_24, i64 %mult_25" [gemm.c:15]   --->   Operation 1583 'dadd' 'sum_1_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 2.89>
ST_139 : Operation 1584 [4/5] (2.89ns)   --->   "%sum_1_25 = dadd i64 %sum_1_24, i64 %mult_25" [gemm.c:15]   --->   Operation 1584 'dadd' 'sum_1_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 2.89>
ST_140 : Operation 1585 [3/5] (2.89ns)   --->   "%sum_1_25 = dadd i64 %sum_1_24, i64 %mult_25" [gemm.c:15]   --->   Operation 1585 'dadd' 'sum_1_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 2.89>
ST_141 : Operation 1586 [2/5] (2.89ns)   --->   "%sum_1_25 = dadd i64 %sum_1_24, i64 %mult_25" [gemm.c:15]   --->   Operation 1586 'dadd' 'sum_1_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 2.89>
ST_142 : Operation 1587 [1/5] (2.89ns)   --->   "%sum_1_25 = dadd i64 %sum_1_24, i64 %mult_25" [gemm.c:15]   --->   Operation 1587 'dadd' 'sum_1_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 2.89>
ST_143 : Operation 1588 [5/5] (2.89ns)   --->   "%sum_1_26 = dadd i64 %sum_1_25, i64 %mult_26" [gemm.c:15]   --->   Operation 1588 'dadd' 'sum_1_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 2.89>
ST_144 : Operation 1589 [4/5] (2.89ns)   --->   "%sum_1_26 = dadd i64 %sum_1_25, i64 %mult_26" [gemm.c:15]   --->   Operation 1589 'dadd' 'sum_1_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 2.89>
ST_145 : Operation 1590 [3/5] (2.89ns)   --->   "%sum_1_26 = dadd i64 %sum_1_25, i64 %mult_26" [gemm.c:15]   --->   Operation 1590 'dadd' 'sum_1_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 2.89>
ST_146 : Operation 1591 [2/5] (2.89ns)   --->   "%sum_1_26 = dadd i64 %sum_1_25, i64 %mult_26" [gemm.c:15]   --->   Operation 1591 'dadd' 'sum_1_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 2.89>
ST_147 : Operation 1592 [1/5] (2.89ns)   --->   "%sum_1_26 = dadd i64 %sum_1_25, i64 %mult_26" [gemm.c:15]   --->   Operation 1592 'dadd' 'sum_1_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 2.89>
ST_148 : Operation 1593 [5/5] (2.89ns)   --->   "%sum_1_27 = dadd i64 %sum_1_26, i64 %mult_27" [gemm.c:15]   --->   Operation 1593 'dadd' 'sum_1_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 2.89>
ST_149 : Operation 1594 [4/5] (2.89ns)   --->   "%sum_1_27 = dadd i64 %sum_1_26, i64 %mult_27" [gemm.c:15]   --->   Operation 1594 'dadd' 'sum_1_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 2.89>
ST_150 : Operation 1595 [3/5] (2.89ns)   --->   "%sum_1_27 = dadd i64 %sum_1_26, i64 %mult_27" [gemm.c:15]   --->   Operation 1595 'dadd' 'sum_1_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 2.89>
ST_151 : Operation 1596 [2/5] (2.89ns)   --->   "%sum_1_27 = dadd i64 %sum_1_26, i64 %mult_27" [gemm.c:15]   --->   Operation 1596 'dadd' 'sum_1_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 2.89>
ST_152 : Operation 1597 [1/5] (2.89ns)   --->   "%sum_1_27 = dadd i64 %sum_1_26, i64 %mult_27" [gemm.c:15]   --->   Operation 1597 'dadd' 'sum_1_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 2.89>
ST_153 : Operation 1598 [5/5] (2.89ns)   --->   "%sum_1_28 = dadd i64 %sum_1_27, i64 %mult_28" [gemm.c:15]   --->   Operation 1598 'dadd' 'sum_1_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 2.89>
ST_154 : Operation 1599 [4/5] (2.89ns)   --->   "%sum_1_28 = dadd i64 %sum_1_27, i64 %mult_28" [gemm.c:15]   --->   Operation 1599 'dadd' 'sum_1_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 2.89>
ST_155 : Operation 1600 [3/5] (2.89ns)   --->   "%sum_1_28 = dadd i64 %sum_1_27, i64 %mult_28" [gemm.c:15]   --->   Operation 1600 'dadd' 'sum_1_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 2.89>
ST_156 : Operation 1601 [2/5] (2.89ns)   --->   "%sum_1_28 = dadd i64 %sum_1_27, i64 %mult_28" [gemm.c:15]   --->   Operation 1601 'dadd' 'sum_1_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 2.89>
ST_157 : Operation 1602 [1/5] (2.89ns)   --->   "%sum_1_28 = dadd i64 %sum_1_27, i64 %mult_28" [gemm.c:15]   --->   Operation 1602 'dadd' 'sum_1_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 2.89>
ST_158 : Operation 1603 [5/5] (2.89ns)   --->   "%sum_1_29 = dadd i64 %sum_1_28, i64 %mult_29" [gemm.c:15]   --->   Operation 1603 'dadd' 'sum_1_29' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 2.89>
ST_159 : Operation 1604 [4/5] (2.89ns)   --->   "%sum_1_29 = dadd i64 %sum_1_28, i64 %mult_29" [gemm.c:15]   --->   Operation 1604 'dadd' 'sum_1_29' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 2.89>
ST_160 : Operation 1605 [3/5] (2.89ns)   --->   "%sum_1_29 = dadd i64 %sum_1_28, i64 %mult_29" [gemm.c:15]   --->   Operation 1605 'dadd' 'sum_1_29' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 2.89>
ST_161 : Operation 1606 [2/5] (2.89ns)   --->   "%sum_1_29 = dadd i64 %sum_1_28, i64 %mult_29" [gemm.c:15]   --->   Operation 1606 'dadd' 'sum_1_29' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 2.89>
ST_162 : Operation 1607 [1/5] (2.89ns)   --->   "%sum_1_29 = dadd i64 %sum_1_28, i64 %mult_29" [gemm.c:15]   --->   Operation 1607 'dadd' 'sum_1_29' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 2.89>
ST_163 : Operation 1608 [5/5] (2.89ns)   --->   "%sum_1_30 = dadd i64 %sum_1_29, i64 %mult_30" [gemm.c:15]   --->   Operation 1608 'dadd' 'sum_1_30' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 2.89>
ST_164 : Operation 1609 [4/5] (2.89ns)   --->   "%sum_1_30 = dadd i64 %sum_1_29, i64 %mult_30" [gemm.c:15]   --->   Operation 1609 'dadd' 'sum_1_30' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 2.89>
ST_165 : Operation 1610 [3/5] (2.89ns)   --->   "%sum_1_30 = dadd i64 %sum_1_29, i64 %mult_30" [gemm.c:15]   --->   Operation 1610 'dadd' 'sum_1_30' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 2.89>
ST_166 : Operation 1611 [2/5] (2.89ns)   --->   "%sum_1_30 = dadd i64 %sum_1_29, i64 %mult_30" [gemm.c:15]   --->   Operation 1611 'dadd' 'sum_1_30' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 2.89>
ST_167 : Operation 1612 [1/5] (2.89ns)   --->   "%sum_1_30 = dadd i64 %sum_1_29, i64 %mult_30" [gemm.c:15]   --->   Operation 1612 'dadd' 'sum_1_30' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 2.89>
ST_168 : Operation 1613 [5/5] (2.89ns)   --->   "%sum_1_31 = dadd i64 %sum_1_30, i64 %mult_31" [gemm.c:15]   --->   Operation 1613 'dadd' 'sum_1_31' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 2.89>
ST_169 : Operation 1614 [4/5] (2.89ns)   --->   "%sum_1_31 = dadd i64 %sum_1_30, i64 %mult_31" [gemm.c:15]   --->   Operation 1614 'dadd' 'sum_1_31' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 2.89>
ST_170 : Operation 1615 [3/5] (2.89ns)   --->   "%sum_1_31 = dadd i64 %sum_1_30, i64 %mult_31" [gemm.c:15]   --->   Operation 1615 'dadd' 'sum_1_31' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 2.89>
ST_171 : Operation 1616 [2/5] (2.89ns)   --->   "%sum_1_31 = dadd i64 %sum_1_30, i64 %mult_31" [gemm.c:15]   --->   Operation 1616 'dadd' 'sum_1_31' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 2.89>
ST_172 : Operation 1617 [1/5] (2.89ns)   --->   "%sum_1_31 = dadd i64 %sum_1_30, i64 %mult_31" [gemm.c:15]   --->   Operation 1617 'dadd' 'sum_1_31' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 2.89>
ST_173 : Operation 1618 [5/5] (2.89ns)   --->   "%sum_1_32 = dadd i64 %sum_1_31, i64 %mult_32" [gemm.c:15]   --->   Operation 1618 'dadd' 'sum_1_32' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 2.89>
ST_174 : Operation 1619 [4/5] (2.89ns)   --->   "%sum_1_32 = dadd i64 %sum_1_31, i64 %mult_32" [gemm.c:15]   --->   Operation 1619 'dadd' 'sum_1_32' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 2.89>
ST_175 : Operation 1620 [3/5] (2.89ns)   --->   "%sum_1_32 = dadd i64 %sum_1_31, i64 %mult_32" [gemm.c:15]   --->   Operation 1620 'dadd' 'sum_1_32' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 2.89>
ST_176 : Operation 1621 [2/5] (2.89ns)   --->   "%sum_1_32 = dadd i64 %sum_1_31, i64 %mult_32" [gemm.c:15]   --->   Operation 1621 'dadd' 'sum_1_32' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 2.89>
ST_177 : Operation 1622 [1/5] (2.89ns)   --->   "%sum_1_32 = dadd i64 %sum_1_31, i64 %mult_32" [gemm.c:15]   --->   Operation 1622 'dadd' 'sum_1_32' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 2.89>
ST_178 : Operation 1623 [5/5] (2.89ns)   --->   "%sum_1_33 = dadd i64 %sum_1_32, i64 %mult_33" [gemm.c:15]   --->   Operation 1623 'dadd' 'sum_1_33' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 2.89>
ST_179 : Operation 1624 [4/5] (2.89ns)   --->   "%sum_1_33 = dadd i64 %sum_1_32, i64 %mult_33" [gemm.c:15]   --->   Operation 1624 'dadd' 'sum_1_33' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 2.89>
ST_180 : Operation 1625 [3/5] (2.89ns)   --->   "%sum_1_33 = dadd i64 %sum_1_32, i64 %mult_33" [gemm.c:15]   --->   Operation 1625 'dadd' 'sum_1_33' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 2.89>
ST_181 : Operation 1626 [2/5] (2.89ns)   --->   "%sum_1_33 = dadd i64 %sum_1_32, i64 %mult_33" [gemm.c:15]   --->   Operation 1626 'dadd' 'sum_1_33' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 2.89>
ST_182 : Operation 1627 [1/5] (2.89ns)   --->   "%sum_1_33 = dadd i64 %sum_1_32, i64 %mult_33" [gemm.c:15]   --->   Operation 1627 'dadd' 'sum_1_33' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 2.89>
ST_183 : Operation 1628 [5/5] (2.89ns)   --->   "%sum_1_34 = dadd i64 %sum_1_33, i64 %mult_34" [gemm.c:15]   --->   Operation 1628 'dadd' 'sum_1_34' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 2.89>
ST_184 : Operation 1629 [4/5] (2.89ns)   --->   "%sum_1_34 = dadd i64 %sum_1_33, i64 %mult_34" [gemm.c:15]   --->   Operation 1629 'dadd' 'sum_1_34' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 2.89>
ST_185 : Operation 1630 [3/5] (2.89ns)   --->   "%sum_1_34 = dadd i64 %sum_1_33, i64 %mult_34" [gemm.c:15]   --->   Operation 1630 'dadd' 'sum_1_34' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 2.89>
ST_186 : Operation 1631 [2/5] (2.89ns)   --->   "%sum_1_34 = dadd i64 %sum_1_33, i64 %mult_34" [gemm.c:15]   --->   Operation 1631 'dadd' 'sum_1_34' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 2.89>
ST_187 : Operation 1632 [1/5] (2.89ns)   --->   "%sum_1_34 = dadd i64 %sum_1_33, i64 %mult_34" [gemm.c:15]   --->   Operation 1632 'dadd' 'sum_1_34' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 2.89>
ST_188 : Operation 1633 [5/5] (2.89ns)   --->   "%sum_1_35 = dadd i64 %sum_1_34, i64 %mult_35" [gemm.c:15]   --->   Operation 1633 'dadd' 'sum_1_35' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 2.89>
ST_189 : Operation 1634 [4/5] (2.89ns)   --->   "%sum_1_35 = dadd i64 %sum_1_34, i64 %mult_35" [gemm.c:15]   --->   Operation 1634 'dadd' 'sum_1_35' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 2.89>
ST_190 : Operation 1635 [3/5] (2.89ns)   --->   "%sum_1_35 = dadd i64 %sum_1_34, i64 %mult_35" [gemm.c:15]   --->   Operation 1635 'dadd' 'sum_1_35' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 2.89>
ST_191 : Operation 1636 [2/5] (2.89ns)   --->   "%sum_1_35 = dadd i64 %sum_1_34, i64 %mult_35" [gemm.c:15]   --->   Operation 1636 'dadd' 'sum_1_35' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 2.89>
ST_192 : Operation 1637 [1/5] (2.89ns)   --->   "%sum_1_35 = dadd i64 %sum_1_34, i64 %mult_35" [gemm.c:15]   --->   Operation 1637 'dadd' 'sum_1_35' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 2.89>
ST_193 : Operation 1638 [5/5] (2.89ns)   --->   "%sum_1_36 = dadd i64 %sum_1_35, i64 %mult_36" [gemm.c:15]   --->   Operation 1638 'dadd' 'sum_1_36' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 2.89>
ST_194 : Operation 1639 [4/5] (2.89ns)   --->   "%sum_1_36 = dadd i64 %sum_1_35, i64 %mult_36" [gemm.c:15]   --->   Operation 1639 'dadd' 'sum_1_36' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 2.89>
ST_195 : Operation 1640 [3/5] (2.89ns)   --->   "%sum_1_36 = dadd i64 %sum_1_35, i64 %mult_36" [gemm.c:15]   --->   Operation 1640 'dadd' 'sum_1_36' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 2.89>
ST_196 : Operation 1641 [2/5] (2.89ns)   --->   "%sum_1_36 = dadd i64 %sum_1_35, i64 %mult_36" [gemm.c:15]   --->   Operation 1641 'dadd' 'sum_1_36' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 2.89>
ST_197 : Operation 1642 [1/5] (2.89ns)   --->   "%sum_1_36 = dadd i64 %sum_1_35, i64 %mult_36" [gemm.c:15]   --->   Operation 1642 'dadd' 'sum_1_36' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 2.89>
ST_198 : Operation 1643 [5/5] (2.89ns)   --->   "%sum_1_37 = dadd i64 %sum_1_36, i64 %mult_37" [gemm.c:15]   --->   Operation 1643 'dadd' 'sum_1_37' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 2.89>
ST_199 : Operation 1644 [4/5] (2.89ns)   --->   "%sum_1_37 = dadd i64 %sum_1_36, i64 %mult_37" [gemm.c:15]   --->   Operation 1644 'dadd' 'sum_1_37' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 2.89>
ST_200 : Operation 1645 [3/5] (2.89ns)   --->   "%sum_1_37 = dadd i64 %sum_1_36, i64 %mult_37" [gemm.c:15]   --->   Operation 1645 'dadd' 'sum_1_37' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 2.89>
ST_201 : Operation 1646 [2/5] (2.89ns)   --->   "%sum_1_37 = dadd i64 %sum_1_36, i64 %mult_37" [gemm.c:15]   --->   Operation 1646 'dadd' 'sum_1_37' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 2.89>
ST_202 : Operation 1647 [1/5] (2.89ns)   --->   "%sum_1_37 = dadd i64 %sum_1_36, i64 %mult_37" [gemm.c:15]   --->   Operation 1647 'dadd' 'sum_1_37' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 2.89>
ST_203 : Operation 1648 [5/5] (2.89ns)   --->   "%sum_1_38 = dadd i64 %sum_1_37, i64 %mult_38" [gemm.c:15]   --->   Operation 1648 'dadd' 'sum_1_38' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 2.89>
ST_204 : Operation 1649 [4/5] (2.89ns)   --->   "%sum_1_38 = dadd i64 %sum_1_37, i64 %mult_38" [gemm.c:15]   --->   Operation 1649 'dadd' 'sum_1_38' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 2.89>
ST_205 : Operation 1650 [3/5] (2.89ns)   --->   "%sum_1_38 = dadd i64 %sum_1_37, i64 %mult_38" [gemm.c:15]   --->   Operation 1650 'dadd' 'sum_1_38' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 2.89>
ST_206 : Operation 1651 [2/5] (2.89ns)   --->   "%sum_1_38 = dadd i64 %sum_1_37, i64 %mult_38" [gemm.c:15]   --->   Operation 1651 'dadd' 'sum_1_38' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 2.89>
ST_207 : Operation 1652 [1/5] (2.89ns)   --->   "%sum_1_38 = dadd i64 %sum_1_37, i64 %mult_38" [gemm.c:15]   --->   Operation 1652 'dadd' 'sum_1_38' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 2.89>
ST_208 : Operation 1653 [5/5] (2.89ns)   --->   "%sum_1_39 = dadd i64 %sum_1_38, i64 %mult_39" [gemm.c:15]   --->   Operation 1653 'dadd' 'sum_1_39' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 2.89>
ST_209 : Operation 1654 [4/5] (2.89ns)   --->   "%sum_1_39 = dadd i64 %sum_1_38, i64 %mult_39" [gemm.c:15]   --->   Operation 1654 'dadd' 'sum_1_39' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 2.89>
ST_210 : Operation 1655 [3/5] (2.89ns)   --->   "%sum_1_39 = dadd i64 %sum_1_38, i64 %mult_39" [gemm.c:15]   --->   Operation 1655 'dadd' 'sum_1_39' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 2.89>
ST_211 : Operation 1656 [2/5] (2.89ns)   --->   "%sum_1_39 = dadd i64 %sum_1_38, i64 %mult_39" [gemm.c:15]   --->   Operation 1656 'dadd' 'sum_1_39' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 2.89>
ST_212 : Operation 1657 [1/5] (2.89ns)   --->   "%sum_1_39 = dadd i64 %sum_1_38, i64 %mult_39" [gemm.c:15]   --->   Operation 1657 'dadd' 'sum_1_39' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 2.89>
ST_213 : Operation 1658 [5/5] (2.89ns)   --->   "%sum_1_40 = dadd i64 %sum_1_39, i64 %mult_40" [gemm.c:15]   --->   Operation 1658 'dadd' 'sum_1_40' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 2.89>
ST_214 : Operation 1659 [4/5] (2.89ns)   --->   "%sum_1_40 = dadd i64 %sum_1_39, i64 %mult_40" [gemm.c:15]   --->   Operation 1659 'dadd' 'sum_1_40' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 2.89>
ST_215 : Operation 1660 [3/5] (2.89ns)   --->   "%sum_1_40 = dadd i64 %sum_1_39, i64 %mult_40" [gemm.c:15]   --->   Operation 1660 'dadd' 'sum_1_40' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 2.89>
ST_216 : Operation 1661 [2/5] (2.89ns)   --->   "%sum_1_40 = dadd i64 %sum_1_39, i64 %mult_40" [gemm.c:15]   --->   Operation 1661 'dadd' 'sum_1_40' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 2.89>
ST_217 : Operation 1662 [1/5] (2.89ns)   --->   "%sum_1_40 = dadd i64 %sum_1_39, i64 %mult_40" [gemm.c:15]   --->   Operation 1662 'dadd' 'sum_1_40' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 2.89>
ST_218 : Operation 1663 [5/5] (2.89ns)   --->   "%sum_1_41 = dadd i64 %sum_1_40, i64 %mult_41" [gemm.c:15]   --->   Operation 1663 'dadd' 'sum_1_41' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 2.89>
ST_219 : Operation 1664 [4/5] (2.89ns)   --->   "%sum_1_41 = dadd i64 %sum_1_40, i64 %mult_41" [gemm.c:15]   --->   Operation 1664 'dadd' 'sum_1_41' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 2.89>
ST_220 : Operation 1665 [3/5] (2.89ns)   --->   "%sum_1_41 = dadd i64 %sum_1_40, i64 %mult_41" [gemm.c:15]   --->   Operation 1665 'dadd' 'sum_1_41' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 2.89>
ST_221 : Operation 1666 [2/5] (2.89ns)   --->   "%sum_1_41 = dadd i64 %sum_1_40, i64 %mult_41" [gemm.c:15]   --->   Operation 1666 'dadd' 'sum_1_41' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 2.89>
ST_222 : Operation 1667 [1/5] (2.89ns)   --->   "%sum_1_41 = dadd i64 %sum_1_40, i64 %mult_41" [gemm.c:15]   --->   Operation 1667 'dadd' 'sum_1_41' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 2.89>
ST_223 : Operation 1668 [5/5] (2.89ns)   --->   "%sum_1_42 = dadd i64 %sum_1_41, i64 %mult_42" [gemm.c:15]   --->   Operation 1668 'dadd' 'sum_1_42' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 2.89>
ST_224 : Operation 1669 [4/5] (2.89ns)   --->   "%sum_1_42 = dadd i64 %sum_1_41, i64 %mult_42" [gemm.c:15]   --->   Operation 1669 'dadd' 'sum_1_42' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 2.89>
ST_225 : Operation 1670 [3/5] (2.89ns)   --->   "%sum_1_42 = dadd i64 %sum_1_41, i64 %mult_42" [gemm.c:15]   --->   Operation 1670 'dadd' 'sum_1_42' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 2.89>
ST_226 : Operation 1671 [2/5] (2.89ns)   --->   "%sum_1_42 = dadd i64 %sum_1_41, i64 %mult_42" [gemm.c:15]   --->   Operation 1671 'dadd' 'sum_1_42' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 2.89>
ST_227 : Operation 1672 [1/5] (2.89ns)   --->   "%sum_1_42 = dadd i64 %sum_1_41, i64 %mult_42" [gemm.c:15]   --->   Operation 1672 'dadd' 'sum_1_42' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 2.89>
ST_228 : Operation 1673 [5/5] (2.89ns)   --->   "%sum_1_43 = dadd i64 %sum_1_42, i64 %mult_43" [gemm.c:15]   --->   Operation 1673 'dadd' 'sum_1_43' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 2.89>
ST_229 : Operation 1674 [4/5] (2.89ns)   --->   "%sum_1_43 = dadd i64 %sum_1_42, i64 %mult_43" [gemm.c:15]   --->   Operation 1674 'dadd' 'sum_1_43' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 2.89>
ST_230 : Operation 1675 [3/5] (2.89ns)   --->   "%sum_1_43 = dadd i64 %sum_1_42, i64 %mult_43" [gemm.c:15]   --->   Operation 1675 'dadd' 'sum_1_43' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 2.89>
ST_231 : Operation 1676 [2/5] (2.89ns)   --->   "%sum_1_43 = dadd i64 %sum_1_42, i64 %mult_43" [gemm.c:15]   --->   Operation 1676 'dadd' 'sum_1_43' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 2.89>
ST_232 : Operation 1677 [1/5] (2.89ns)   --->   "%sum_1_43 = dadd i64 %sum_1_42, i64 %mult_43" [gemm.c:15]   --->   Operation 1677 'dadd' 'sum_1_43' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 2.89>
ST_233 : Operation 1678 [5/5] (2.89ns)   --->   "%sum_1_44 = dadd i64 %sum_1_43, i64 %mult_44" [gemm.c:15]   --->   Operation 1678 'dadd' 'sum_1_44' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 2.89>
ST_234 : Operation 1679 [4/5] (2.89ns)   --->   "%sum_1_44 = dadd i64 %sum_1_43, i64 %mult_44" [gemm.c:15]   --->   Operation 1679 'dadd' 'sum_1_44' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 2.89>
ST_235 : Operation 1680 [3/5] (2.89ns)   --->   "%sum_1_44 = dadd i64 %sum_1_43, i64 %mult_44" [gemm.c:15]   --->   Operation 1680 'dadd' 'sum_1_44' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 2.89>
ST_236 : Operation 1681 [2/5] (2.89ns)   --->   "%sum_1_44 = dadd i64 %sum_1_43, i64 %mult_44" [gemm.c:15]   --->   Operation 1681 'dadd' 'sum_1_44' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 2.89>
ST_237 : Operation 1682 [1/5] (2.89ns)   --->   "%sum_1_44 = dadd i64 %sum_1_43, i64 %mult_44" [gemm.c:15]   --->   Operation 1682 'dadd' 'sum_1_44' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 2.89>
ST_238 : Operation 1683 [5/5] (2.89ns)   --->   "%sum_1_45 = dadd i64 %sum_1_44, i64 %mult_45" [gemm.c:15]   --->   Operation 1683 'dadd' 'sum_1_45' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 2.89>
ST_239 : Operation 1684 [4/5] (2.89ns)   --->   "%sum_1_45 = dadd i64 %sum_1_44, i64 %mult_45" [gemm.c:15]   --->   Operation 1684 'dadd' 'sum_1_45' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 2.89>
ST_240 : Operation 1685 [3/5] (2.89ns)   --->   "%sum_1_45 = dadd i64 %sum_1_44, i64 %mult_45" [gemm.c:15]   --->   Operation 1685 'dadd' 'sum_1_45' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 2.89>
ST_241 : Operation 1686 [2/5] (2.89ns)   --->   "%sum_1_45 = dadd i64 %sum_1_44, i64 %mult_45" [gemm.c:15]   --->   Operation 1686 'dadd' 'sum_1_45' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 2.89>
ST_242 : Operation 1687 [1/5] (2.89ns)   --->   "%sum_1_45 = dadd i64 %sum_1_44, i64 %mult_45" [gemm.c:15]   --->   Operation 1687 'dadd' 'sum_1_45' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 2.89>
ST_243 : Operation 1688 [5/5] (2.89ns)   --->   "%sum_1_46 = dadd i64 %sum_1_45, i64 %mult_46" [gemm.c:15]   --->   Operation 1688 'dadd' 'sum_1_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 2.89>
ST_244 : Operation 1689 [4/5] (2.89ns)   --->   "%sum_1_46 = dadd i64 %sum_1_45, i64 %mult_46" [gemm.c:15]   --->   Operation 1689 'dadd' 'sum_1_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 2.89>
ST_245 : Operation 1690 [3/5] (2.89ns)   --->   "%sum_1_46 = dadd i64 %sum_1_45, i64 %mult_46" [gemm.c:15]   --->   Operation 1690 'dadd' 'sum_1_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 2.89>
ST_246 : Operation 1691 [2/5] (2.89ns)   --->   "%sum_1_46 = dadd i64 %sum_1_45, i64 %mult_46" [gemm.c:15]   --->   Operation 1691 'dadd' 'sum_1_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 2.89>
ST_247 : Operation 1692 [1/5] (2.89ns)   --->   "%sum_1_46 = dadd i64 %sum_1_45, i64 %mult_46" [gemm.c:15]   --->   Operation 1692 'dadd' 'sum_1_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 2.89>
ST_248 : Operation 1693 [5/5] (2.89ns)   --->   "%sum_1_47 = dadd i64 %sum_1_46, i64 %mult_47" [gemm.c:15]   --->   Operation 1693 'dadd' 'sum_1_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 2.89>
ST_249 : Operation 1694 [4/5] (2.89ns)   --->   "%sum_1_47 = dadd i64 %sum_1_46, i64 %mult_47" [gemm.c:15]   --->   Operation 1694 'dadd' 'sum_1_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 2.89>
ST_250 : Operation 1695 [3/5] (2.89ns)   --->   "%sum_1_47 = dadd i64 %sum_1_46, i64 %mult_47" [gemm.c:15]   --->   Operation 1695 'dadd' 'sum_1_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 2.89>
ST_251 : Operation 1696 [2/5] (2.89ns)   --->   "%sum_1_47 = dadd i64 %sum_1_46, i64 %mult_47" [gemm.c:15]   --->   Operation 1696 'dadd' 'sum_1_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 2.89>
ST_252 : Operation 1697 [1/5] (2.89ns)   --->   "%sum_1_47 = dadd i64 %sum_1_46, i64 %mult_47" [gemm.c:15]   --->   Operation 1697 'dadd' 'sum_1_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 2.89>
ST_253 : Operation 1698 [5/5] (2.89ns)   --->   "%sum_1_48 = dadd i64 %sum_1_47, i64 %mult_48" [gemm.c:15]   --->   Operation 1698 'dadd' 'sum_1_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 2.89>
ST_254 : Operation 1699 [4/5] (2.89ns)   --->   "%sum_1_48 = dadd i64 %sum_1_47, i64 %mult_48" [gemm.c:15]   --->   Operation 1699 'dadd' 'sum_1_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 2.89>
ST_255 : Operation 1700 [3/5] (2.89ns)   --->   "%sum_1_48 = dadd i64 %sum_1_47, i64 %mult_48" [gemm.c:15]   --->   Operation 1700 'dadd' 'sum_1_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 2.89>
ST_256 : Operation 1701 [2/5] (2.89ns)   --->   "%sum_1_48 = dadd i64 %sum_1_47, i64 %mult_48" [gemm.c:15]   --->   Operation 1701 'dadd' 'sum_1_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 2.89>
ST_257 : Operation 1702 [1/5] (2.89ns)   --->   "%sum_1_48 = dadd i64 %sum_1_47, i64 %mult_48" [gemm.c:15]   --->   Operation 1702 'dadd' 'sum_1_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 2.89>
ST_258 : Operation 1703 [5/5] (2.89ns)   --->   "%sum_1_49 = dadd i64 %sum_1_48, i64 %mult_49" [gemm.c:15]   --->   Operation 1703 'dadd' 'sum_1_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 2.89>
ST_259 : Operation 1704 [4/5] (2.89ns)   --->   "%sum_1_49 = dadd i64 %sum_1_48, i64 %mult_49" [gemm.c:15]   --->   Operation 1704 'dadd' 'sum_1_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 2.89>
ST_260 : Operation 1705 [3/5] (2.89ns)   --->   "%sum_1_49 = dadd i64 %sum_1_48, i64 %mult_49" [gemm.c:15]   --->   Operation 1705 'dadd' 'sum_1_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 2.89>
ST_261 : Operation 1706 [2/5] (2.89ns)   --->   "%sum_1_49 = dadd i64 %sum_1_48, i64 %mult_49" [gemm.c:15]   --->   Operation 1706 'dadd' 'sum_1_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 2.89>
ST_262 : Operation 1707 [1/5] (2.89ns)   --->   "%sum_1_49 = dadd i64 %sum_1_48, i64 %mult_49" [gemm.c:15]   --->   Operation 1707 'dadd' 'sum_1_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 2.89>
ST_263 : Operation 1708 [5/5] (2.89ns)   --->   "%sum_1_50 = dadd i64 %sum_1_49, i64 %mult_50" [gemm.c:15]   --->   Operation 1708 'dadd' 'sum_1_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 2.89>
ST_264 : Operation 1709 [4/5] (2.89ns)   --->   "%sum_1_50 = dadd i64 %sum_1_49, i64 %mult_50" [gemm.c:15]   --->   Operation 1709 'dadd' 'sum_1_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 2.89>
ST_265 : Operation 1710 [3/5] (2.89ns)   --->   "%sum_1_50 = dadd i64 %sum_1_49, i64 %mult_50" [gemm.c:15]   --->   Operation 1710 'dadd' 'sum_1_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 2.89>
ST_266 : Operation 1711 [2/5] (2.89ns)   --->   "%sum_1_50 = dadd i64 %sum_1_49, i64 %mult_50" [gemm.c:15]   --->   Operation 1711 'dadd' 'sum_1_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 2.89>
ST_267 : Operation 1712 [1/5] (2.89ns)   --->   "%sum_1_50 = dadd i64 %sum_1_49, i64 %mult_50" [gemm.c:15]   --->   Operation 1712 'dadd' 'sum_1_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 2.89>
ST_268 : Operation 1713 [5/5] (2.89ns)   --->   "%sum_1_51 = dadd i64 %sum_1_50, i64 %mult_51" [gemm.c:15]   --->   Operation 1713 'dadd' 'sum_1_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 2.89>
ST_269 : Operation 1714 [4/5] (2.89ns)   --->   "%sum_1_51 = dadd i64 %sum_1_50, i64 %mult_51" [gemm.c:15]   --->   Operation 1714 'dadd' 'sum_1_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 2.89>
ST_270 : Operation 1715 [3/5] (2.89ns)   --->   "%sum_1_51 = dadd i64 %sum_1_50, i64 %mult_51" [gemm.c:15]   --->   Operation 1715 'dadd' 'sum_1_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 2.89>
ST_271 : Operation 1716 [2/5] (2.89ns)   --->   "%sum_1_51 = dadd i64 %sum_1_50, i64 %mult_51" [gemm.c:15]   --->   Operation 1716 'dadd' 'sum_1_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 2.89>
ST_272 : Operation 1717 [1/5] (2.89ns)   --->   "%sum_1_51 = dadd i64 %sum_1_50, i64 %mult_51" [gemm.c:15]   --->   Operation 1717 'dadd' 'sum_1_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 2.89>
ST_273 : Operation 1718 [5/5] (2.89ns)   --->   "%sum_1_52 = dadd i64 %sum_1_51, i64 %mult_52" [gemm.c:15]   --->   Operation 1718 'dadd' 'sum_1_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 2.89>
ST_274 : Operation 1719 [4/5] (2.89ns)   --->   "%sum_1_52 = dadd i64 %sum_1_51, i64 %mult_52" [gemm.c:15]   --->   Operation 1719 'dadd' 'sum_1_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 2.89>
ST_275 : Operation 1720 [3/5] (2.89ns)   --->   "%sum_1_52 = dadd i64 %sum_1_51, i64 %mult_52" [gemm.c:15]   --->   Operation 1720 'dadd' 'sum_1_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 2.89>
ST_276 : Operation 1721 [2/5] (2.89ns)   --->   "%sum_1_52 = dadd i64 %sum_1_51, i64 %mult_52" [gemm.c:15]   --->   Operation 1721 'dadd' 'sum_1_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 2.89>
ST_277 : Operation 1722 [1/5] (2.89ns)   --->   "%sum_1_52 = dadd i64 %sum_1_51, i64 %mult_52" [gemm.c:15]   --->   Operation 1722 'dadd' 'sum_1_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 2.89>
ST_278 : Operation 1723 [5/5] (2.89ns)   --->   "%sum_1_53 = dadd i64 %sum_1_52, i64 %mult_53" [gemm.c:15]   --->   Operation 1723 'dadd' 'sum_1_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 2.89>
ST_279 : Operation 1724 [4/5] (2.89ns)   --->   "%sum_1_53 = dadd i64 %sum_1_52, i64 %mult_53" [gemm.c:15]   --->   Operation 1724 'dadd' 'sum_1_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 2.89>
ST_280 : Operation 1725 [3/5] (2.89ns)   --->   "%sum_1_53 = dadd i64 %sum_1_52, i64 %mult_53" [gemm.c:15]   --->   Operation 1725 'dadd' 'sum_1_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 2.89>
ST_281 : Operation 1726 [2/5] (2.89ns)   --->   "%sum_1_53 = dadd i64 %sum_1_52, i64 %mult_53" [gemm.c:15]   --->   Operation 1726 'dadd' 'sum_1_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 281> <Delay = 2.89>
ST_282 : Operation 1727 [1/5] (2.89ns)   --->   "%sum_1_53 = dadd i64 %sum_1_52, i64 %mult_53" [gemm.c:15]   --->   Operation 1727 'dadd' 'sum_1_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 282> <Delay = 2.89>
ST_283 : Operation 1728 [5/5] (2.89ns)   --->   "%sum_1_54 = dadd i64 %sum_1_53, i64 %mult_54" [gemm.c:15]   --->   Operation 1728 'dadd' 'sum_1_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 2.89>
ST_284 : Operation 1729 [4/5] (2.89ns)   --->   "%sum_1_54 = dadd i64 %sum_1_53, i64 %mult_54" [gemm.c:15]   --->   Operation 1729 'dadd' 'sum_1_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 2.89>
ST_285 : Operation 1730 [3/5] (2.89ns)   --->   "%sum_1_54 = dadd i64 %sum_1_53, i64 %mult_54" [gemm.c:15]   --->   Operation 1730 'dadd' 'sum_1_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 2.89>
ST_286 : Operation 1731 [2/5] (2.89ns)   --->   "%sum_1_54 = dadd i64 %sum_1_53, i64 %mult_54" [gemm.c:15]   --->   Operation 1731 'dadd' 'sum_1_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 2.89>
ST_287 : Operation 1732 [1/5] (2.89ns)   --->   "%sum_1_54 = dadd i64 %sum_1_53, i64 %mult_54" [gemm.c:15]   --->   Operation 1732 'dadd' 'sum_1_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 2.89>
ST_288 : Operation 1733 [5/5] (2.89ns)   --->   "%sum_1_55 = dadd i64 %sum_1_54, i64 %mult_55" [gemm.c:15]   --->   Operation 1733 'dadd' 'sum_1_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 2.89>
ST_289 : Operation 1734 [4/5] (2.89ns)   --->   "%sum_1_55 = dadd i64 %sum_1_54, i64 %mult_55" [gemm.c:15]   --->   Operation 1734 'dadd' 'sum_1_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 2.89>
ST_290 : Operation 1735 [3/5] (2.89ns)   --->   "%sum_1_55 = dadd i64 %sum_1_54, i64 %mult_55" [gemm.c:15]   --->   Operation 1735 'dadd' 'sum_1_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 2.89>
ST_291 : Operation 1736 [2/5] (2.89ns)   --->   "%sum_1_55 = dadd i64 %sum_1_54, i64 %mult_55" [gemm.c:15]   --->   Operation 1736 'dadd' 'sum_1_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 2.89>
ST_292 : Operation 1737 [1/5] (2.89ns)   --->   "%sum_1_55 = dadd i64 %sum_1_54, i64 %mult_55" [gemm.c:15]   --->   Operation 1737 'dadd' 'sum_1_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 2.89>
ST_293 : Operation 1738 [5/5] (2.89ns)   --->   "%sum_1_56 = dadd i64 %sum_1_55, i64 %mult_56" [gemm.c:15]   --->   Operation 1738 'dadd' 'sum_1_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 2.89>
ST_294 : Operation 1739 [4/5] (2.89ns)   --->   "%sum_1_56 = dadd i64 %sum_1_55, i64 %mult_56" [gemm.c:15]   --->   Operation 1739 'dadd' 'sum_1_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 2.89>
ST_295 : Operation 1740 [3/5] (2.89ns)   --->   "%sum_1_56 = dadd i64 %sum_1_55, i64 %mult_56" [gemm.c:15]   --->   Operation 1740 'dadd' 'sum_1_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 2.89>
ST_296 : Operation 1741 [2/5] (2.89ns)   --->   "%sum_1_56 = dadd i64 %sum_1_55, i64 %mult_56" [gemm.c:15]   --->   Operation 1741 'dadd' 'sum_1_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 1783 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [gemm.c:20]   --->   Operation 1783 'ret' 'ret_ln20' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 297 <SV = 296> <Delay = 2.89>
ST_297 : Operation 1742 [1/5] (2.89ns)   --->   "%sum_1_56 = dadd i64 %sum_1_55, i64 %mult_56" [gemm.c:15]   --->   Operation 1742 'dadd' 'sum_1_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 2.89>
ST_298 : Operation 1743 [5/5] (2.89ns)   --->   "%sum_1_57 = dadd i64 %sum_1_56, i64 %mult_57" [gemm.c:15]   --->   Operation 1743 'dadd' 'sum_1_57' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 2.89>
ST_299 : Operation 1744 [4/5] (2.89ns)   --->   "%sum_1_57 = dadd i64 %sum_1_56, i64 %mult_57" [gemm.c:15]   --->   Operation 1744 'dadd' 'sum_1_57' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 2.89>
ST_300 : Operation 1745 [3/5] (2.89ns)   --->   "%sum_1_57 = dadd i64 %sum_1_56, i64 %mult_57" [gemm.c:15]   --->   Operation 1745 'dadd' 'sum_1_57' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 2.89>
ST_301 : Operation 1746 [2/5] (2.89ns)   --->   "%sum_1_57 = dadd i64 %sum_1_56, i64 %mult_57" [gemm.c:15]   --->   Operation 1746 'dadd' 'sum_1_57' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 301> <Delay = 2.89>
ST_302 : Operation 1747 [1/5] (2.89ns)   --->   "%sum_1_57 = dadd i64 %sum_1_56, i64 %mult_57" [gemm.c:15]   --->   Operation 1747 'dadd' 'sum_1_57' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 302> <Delay = 2.89>
ST_303 : Operation 1748 [5/5] (2.89ns)   --->   "%sum_1_58 = dadd i64 %sum_1_57, i64 %mult_58" [gemm.c:15]   --->   Operation 1748 'dadd' 'sum_1_58' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 2.89>
ST_304 : Operation 1749 [4/5] (2.89ns)   --->   "%sum_1_58 = dadd i64 %sum_1_57, i64 %mult_58" [gemm.c:15]   --->   Operation 1749 'dadd' 'sum_1_58' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 2.89>
ST_305 : Operation 1750 [3/5] (2.89ns)   --->   "%sum_1_58 = dadd i64 %sum_1_57, i64 %mult_58" [gemm.c:15]   --->   Operation 1750 'dadd' 'sum_1_58' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 2.89>
ST_306 : Operation 1751 [2/5] (2.89ns)   --->   "%sum_1_58 = dadd i64 %sum_1_57, i64 %mult_58" [gemm.c:15]   --->   Operation 1751 'dadd' 'sum_1_58' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 2.89>
ST_307 : Operation 1752 [1/5] (2.89ns)   --->   "%sum_1_58 = dadd i64 %sum_1_57, i64 %mult_58" [gemm.c:15]   --->   Operation 1752 'dadd' 'sum_1_58' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 2.89>
ST_308 : Operation 1753 [5/5] (2.89ns)   --->   "%sum_1_59 = dadd i64 %sum_1_58, i64 %mult_59" [gemm.c:15]   --->   Operation 1753 'dadd' 'sum_1_59' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 2.89>
ST_309 : Operation 1754 [4/5] (2.89ns)   --->   "%sum_1_59 = dadd i64 %sum_1_58, i64 %mult_59" [gemm.c:15]   --->   Operation 1754 'dadd' 'sum_1_59' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 2.89>
ST_310 : Operation 1755 [3/5] (2.89ns)   --->   "%sum_1_59 = dadd i64 %sum_1_58, i64 %mult_59" [gemm.c:15]   --->   Operation 1755 'dadd' 'sum_1_59' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 2.89>
ST_311 : Operation 1756 [2/5] (2.89ns)   --->   "%sum_1_59 = dadd i64 %sum_1_58, i64 %mult_59" [gemm.c:15]   --->   Operation 1756 'dadd' 'sum_1_59' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 311> <Delay = 2.89>
ST_312 : Operation 1757 [1/5] (2.89ns)   --->   "%sum_1_59 = dadd i64 %sum_1_58, i64 %mult_59" [gemm.c:15]   --->   Operation 1757 'dadd' 'sum_1_59' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 2.89>
ST_313 : Operation 1758 [5/5] (2.89ns)   --->   "%sum_1_60 = dadd i64 %sum_1_59, i64 %mult_60" [gemm.c:15]   --->   Operation 1758 'dadd' 'sum_1_60' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 2.89>
ST_314 : Operation 1759 [4/5] (2.89ns)   --->   "%sum_1_60 = dadd i64 %sum_1_59, i64 %mult_60" [gemm.c:15]   --->   Operation 1759 'dadd' 'sum_1_60' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 2.89>
ST_315 : Operation 1760 [3/5] (2.89ns)   --->   "%sum_1_60 = dadd i64 %sum_1_59, i64 %mult_60" [gemm.c:15]   --->   Operation 1760 'dadd' 'sum_1_60' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 2.89>
ST_316 : Operation 1761 [2/5] (2.89ns)   --->   "%sum_1_60 = dadd i64 %sum_1_59, i64 %mult_60" [gemm.c:15]   --->   Operation 1761 'dadd' 'sum_1_60' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 2.89>
ST_317 : Operation 1762 [1/5] (2.89ns)   --->   "%sum_1_60 = dadd i64 %sum_1_59, i64 %mult_60" [gemm.c:15]   --->   Operation 1762 'dadd' 'sum_1_60' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 2.89>
ST_318 : Operation 1763 [5/5] (2.89ns)   --->   "%sum_1_61 = dadd i64 %sum_1_60, i64 %mult_61" [gemm.c:15]   --->   Operation 1763 'dadd' 'sum_1_61' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 2.89>
ST_319 : Operation 1764 [4/5] (2.89ns)   --->   "%sum_1_61 = dadd i64 %sum_1_60, i64 %mult_61" [gemm.c:15]   --->   Operation 1764 'dadd' 'sum_1_61' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 319> <Delay = 2.89>
ST_320 : Operation 1765 [3/5] (2.89ns)   --->   "%sum_1_61 = dadd i64 %sum_1_60, i64 %mult_61" [gemm.c:15]   --->   Operation 1765 'dadd' 'sum_1_61' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 2.89>
ST_321 : Operation 1766 [2/5] (2.89ns)   --->   "%sum_1_61 = dadd i64 %sum_1_60, i64 %mult_61" [gemm.c:15]   --->   Operation 1766 'dadd' 'sum_1_61' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 2.89>
ST_322 : Operation 1767 [1/5] (2.89ns)   --->   "%sum_1_61 = dadd i64 %sum_1_60, i64 %mult_61" [gemm.c:15]   --->   Operation 1767 'dadd' 'sum_1_61' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 2.89>
ST_323 : Operation 1768 [5/5] (2.89ns)   --->   "%sum_1_62 = dadd i64 %sum_1_61, i64 %mult_62" [gemm.c:15]   --->   Operation 1768 'dadd' 'sum_1_62' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 2.89>
ST_324 : Operation 1769 [4/5] (2.89ns)   --->   "%sum_1_62 = dadd i64 %sum_1_61, i64 %mult_62" [gemm.c:15]   --->   Operation 1769 'dadd' 'sum_1_62' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 2.89>
ST_325 : Operation 1770 [3/5] (2.89ns)   --->   "%sum_1_62 = dadd i64 %sum_1_61, i64 %mult_62" [gemm.c:15]   --->   Operation 1770 'dadd' 'sum_1_62' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 2.89>
ST_326 : Operation 1771 [2/5] (2.89ns)   --->   "%sum_1_62 = dadd i64 %sum_1_61, i64 %mult_62" [gemm.c:15]   --->   Operation 1771 'dadd' 'sum_1_62' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 326> <Delay = 2.89>
ST_327 : Operation 1772 [1/5] (2.89ns)   --->   "%sum_1_62 = dadd i64 %sum_1_61, i64 %mult_62" [gemm.c:15]   --->   Operation 1772 'dadd' 'sum_1_62' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 327> <Delay = 1.64>
ST_328 : Operation 1773 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @outer_middle_str"   --->   Operation 1773 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 1774 [1/1] (0.00ns)   --->   "%empty_6 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 1774 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 1775 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1775 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 1776 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [gemm.c:11]   --->   Operation 1776 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 1777 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln4_1, i6 %trunc_ln14" [gemm.c:17]   --->   Operation 1777 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 1778 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i64 %sum_1_62" [gemm.c:17]   --->   Operation 1778 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 1779 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i12 %add_ln" [gemm.c:17]   --->   Operation 1779 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 1780 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr i64 %prod, i64 0, i64 %zext_ln17" [gemm.c:17]   --->   Operation 1780 'getelementptr' 'prod_addr' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 1781 [1/1] (1.64ns)   --->   "%store_ln17 = store i64 %bitcast_ln17, i12 %prod_addr" [gemm.c:17]   --->   Operation 1781 'store' 'store_ln17' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_328 : Operation 1782 [1/1] (0.00ns)   --->   "%br_ln9 = br void %inner" [gemm.c:9]   --->   Operation 1782 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.65ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i') on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln8_1', gemm.c:8) [33]  (0.706 ns)
	'select' operation ('select_ln4_2', gemm.c:4) [37]  (0.299 ns)
	'getelementptr' operation ('m1_addr', gemm.c:14) [39]  (0 ns)
	'load' operation ('m1_load', gemm.c:4) on array 'm1' [40]  (1.65 ns)

 <State 2>: 1.65ns
The critical path consists of the following:
	'load' operation ('m1_load', gemm.c:4) on array 'm1' [40]  (1.65 ns)

 <State 3>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [365]  (3.33 ns)

 <State 4>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [365]  (3.33 ns)

 <State 5>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [365]  (3.33 ns)

 <State 6>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [365]  (3.33 ns)

 <State 7>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult', gemm.c:14) [365]  (3.33 ns)

 <State 8>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_2', gemm.c:14) [379]  (3.33 ns)

 <State 9>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_4', gemm.c:14) [393]  (3.33 ns)

 <State 10>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_6', gemm.c:14) [407]  (3.33 ns)

 <State 11>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_8', gemm.c:14) [421]  (3.33 ns)

 <State 12>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_s', gemm.c:14) [435]  (3.33 ns)

 <State 13>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_11', gemm.c:14) [449]  (3.33 ns)

 <State 14>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_13', gemm.c:14) [463]  (3.33 ns)

 <State 15>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_15', gemm.c:14) [477]  (3.33 ns)

 <State 16>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_17', gemm.c:14) [491]  (3.33 ns)

 <State 17>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_19', gemm.c:14) [505]  (3.33 ns)

 <State 18>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_21', gemm.c:14) [519]  (3.33 ns)

 <State 19>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_23', gemm.c:14) [533]  (3.33 ns)

 <State 20>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_25', gemm.c:14) [547]  (3.33 ns)

 <State 21>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_27', gemm.c:14) [561]  (3.33 ns)

 <State 22>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_29', gemm.c:14) [575]  (3.33 ns)

 <State 23>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_31', gemm.c:14) [589]  (3.33 ns)

 <State 24>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_33', gemm.c:14) [603]  (3.33 ns)

 <State 25>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_35', gemm.c:14) [617]  (3.33 ns)

 <State 26>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_37', gemm.c:14) [631]  (3.33 ns)

 <State 27>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_39', gemm.c:14) [645]  (3.33 ns)

 <State 28>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_41', gemm.c:14) [659]  (3.33 ns)

 <State 29>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_43', gemm.c:14) [673]  (3.33 ns)

 <State 30>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_45', gemm.c:14) [687]  (3.33 ns)

 <State 31>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_47', gemm.c:14) [701]  (3.33 ns)

 <State 32>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_49', gemm.c:14) [715]  (3.33 ns)

 <State 33>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_51', gemm.c:14) [729]  (3.33 ns)

 <State 34>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_53', gemm.c:14) [743]  (3.33 ns)

 <State 35>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_55', gemm.c:14) [757]  (3.33 ns)

 <State 36>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_57', gemm.c:14) [771]  (3.33 ns)

 <State 37>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_59', gemm.c:14) [785]  (3.33 ns)

 <State 38>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mult_61', gemm.c:14) [799]  (3.33 ns)

 <State 39>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_6', gemm.c:15) [408]  (2.9 ns)

 <State 40>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_6', gemm.c:15) [408]  (2.9 ns)

 <State 41>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_6', gemm.c:15) [408]  (2.9 ns)

 <State 42>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_6', gemm.c:15) [408]  (2.9 ns)

 <State 43>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_7', gemm.c:15) [415]  (2.9 ns)

 <State 44>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_7', gemm.c:15) [415]  (2.9 ns)

 <State 45>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_7', gemm.c:15) [415]  (2.9 ns)

 <State 46>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_7', gemm.c:15) [415]  (2.9 ns)

 <State 47>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_7', gemm.c:15) [415]  (2.9 ns)

 <State 48>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_8', gemm.c:15) [422]  (2.9 ns)

 <State 49>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_8', gemm.c:15) [422]  (2.9 ns)

 <State 50>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_8', gemm.c:15) [422]  (2.9 ns)

 <State 51>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_8', gemm.c:15) [422]  (2.9 ns)

 <State 52>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_8', gemm.c:15) [422]  (2.9 ns)

 <State 53>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_9', gemm.c:15) [429]  (2.9 ns)

 <State 54>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_9', gemm.c:15) [429]  (2.9 ns)

 <State 55>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_9', gemm.c:15) [429]  (2.9 ns)

 <State 56>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_9', gemm.c:15) [429]  (2.9 ns)

 <State 57>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_9', gemm.c:15) [429]  (2.9 ns)

 <State 58>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_s', gemm.c:15) [436]  (2.9 ns)

 <State 59>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_s', gemm.c:15) [436]  (2.9 ns)

 <State 60>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_s', gemm.c:15) [436]  (2.9 ns)

 <State 61>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_s', gemm.c:15) [436]  (2.9 ns)

 <State 62>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_s', gemm.c:15) [436]  (2.9 ns)

 <State 63>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_10', gemm.c:15) [443]  (2.9 ns)

 <State 64>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_10', gemm.c:15) [443]  (2.9 ns)

 <State 65>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_10', gemm.c:15) [443]  (2.9 ns)

 <State 66>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_10', gemm.c:15) [443]  (2.9 ns)

 <State 67>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_10', gemm.c:15) [443]  (2.9 ns)

 <State 68>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_11', gemm.c:15) [450]  (2.9 ns)

 <State 69>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_11', gemm.c:15) [450]  (2.9 ns)

 <State 70>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_11', gemm.c:15) [450]  (2.9 ns)

 <State 71>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_11', gemm.c:15) [450]  (2.9 ns)

 <State 72>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_11', gemm.c:15) [450]  (2.9 ns)

 <State 73>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_12', gemm.c:15) [457]  (2.9 ns)

 <State 74>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_12', gemm.c:15) [457]  (2.9 ns)

 <State 75>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_12', gemm.c:15) [457]  (2.9 ns)

 <State 76>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_12', gemm.c:15) [457]  (2.9 ns)

 <State 77>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_12', gemm.c:15) [457]  (2.9 ns)

 <State 78>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_13', gemm.c:15) [464]  (2.9 ns)

 <State 79>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_13', gemm.c:15) [464]  (2.9 ns)

 <State 80>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_13', gemm.c:15) [464]  (2.9 ns)

 <State 81>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_13', gemm.c:15) [464]  (2.9 ns)

 <State 82>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_13', gemm.c:15) [464]  (2.9 ns)

 <State 83>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_14', gemm.c:15) [471]  (2.9 ns)

 <State 84>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_14', gemm.c:15) [471]  (2.9 ns)

 <State 85>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_14', gemm.c:15) [471]  (2.9 ns)

 <State 86>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_14', gemm.c:15) [471]  (2.9 ns)

 <State 87>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_14', gemm.c:15) [471]  (2.9 ns)

 <State 88>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_15', gemm.c:15) [478]  (2.9 ns)

 <State 89>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_15', gemm.c:15) [478]  (2.9 ns)

 <State 90>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_15', gemm.c:15) [478]  (2.9 ns)

 <State 91>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_15', gemm.c:15) [478]  (2.9 ns)

 <State 92>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_15', gemm.c:15) [478]  (2.9 ns)

 <State 93>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_16', gemm.c:15) [485]  (2.9 ns)

 <State 94>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_16', gemm.c:15) [485]  (2.9 ns)

 <State 95>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_16', gemm.c:15) [485]  (2.9 ns)

 <State 96>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_16', gemm.c:15) [485]  (2.9 ns)

 <State 97>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_16', gemm.c:15) [485]  (2.9 ns)

 <State 98>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_17', gemm.c:15) [492]  (2.9 ns)

 <State 99>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_17', gemm.c:15) [492]  (2.9 ns)

 <State 100>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_17', gemm.c:15) [492]  (2.9 ns)

 <State 101>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_17', gemm.c:15) [492]  (2.9 ns)

 <State 102>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_17', gemm.c:15) [492]  (2.9 ns)

 <State 103>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_18', gemm.c:15) [499]  (2.9 ns)

 <State 104>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_18', gemm.c:15) [499]  (2.9 ns)

 <State 105>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_18', gemm.c:15) [499]  (2.9 ns)

 <State 106>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_18', gemm.c:15) [499]  (2.9 ns)

 <State 107>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_18', gemm.c:15) [499]  (2.9 ns)

 <State 108>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_19', gemm.c:15) [506]  (2.9 ns)

 <State 109>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_19', gemm.c:15) [506]  (2.9 ns)

 <State 110>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_19', gemm.c:15) [506]  (2.9 ns)

 <State 111>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_19', gemm.c:15) [506]  (2.9 ns)

 <State 112>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_19', gemm.c:15) [506]  (2.9 ns)

 <State 113>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_20', gemm.c:15) [513]  (2.9 ns)

 <State 114>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_20', gemm.c:15) [513]  (2.9 ns)

 <State 115>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_20', gemm.c:15) [513]  (2.9 ns)

 <State 116>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_20', gemm.c:15) [513]  (2.9 ns)

 <State 117>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_20', gemm.c:15) [513]  (2.9 ns)

 <State 118>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_21', gemm.c:15) [520]  (2.9 ns)

 <State 119>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_21', gemm.c:15) [520]  (2.9 ns)

 <State 120>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_21', gemm.c:15) [520]  (2.9 ns)

 <State 121>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_21', gemm.c:15) [520]  (2.9 ns)

 <State 122>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_21', gemm.c:15) [520]  (2.9 ns)

 <State 123>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_22', gemm.c:15) [527]  (2.9 ns)

 <State 124>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_22', gemm.c:15) [527]  (2.9 ns)

 <State 125>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_22', gemm.c:15) [527]  (2.9 ns)

 <State 126>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_22', gemm.c:15) [527]  (2.9 ns)

 <State 127>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_22', gemm.c:15) [527]  (2.9 ns)

 <State 128>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_23', gemm.c:15) [534]  (2.9 ns)

 <State 129>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_23', gemm.c:15) [534]  (2.9 ns)

 <State 130>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_23', gemm.c:15) [534]  (2.9 ns)

 <State 131>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_23', gemm.c:15) [534]  (2.9 ns)

 <State 132>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_23', gemm.c:15) [534]  (2.9 ns)

 <State 133>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_24', gemm.c:15) [541]  (2.9 ns)

 <State 134>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_24', gemm.c:15) [541]  (2.9 ns)

 <State 135>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_24', gemm.c:15) [541]  (2.9 ns)

 <State 136>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_24', gemm.c:15) [541]  (2.9 ns)

 <State 137>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_24', gemm.c:15) [541]  (2.9 ns)

 <State 138>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_25', gemm.c:15) [548]  (2.9 ns)

 <State 139>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_25', gemm.c:15) [548]  (2.9 ns)

 <State 140>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_25', gemm.c:15) [548]  (2.9 ns)

 <State 141>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_25', gemm.c:15) [548]  (2.9 ns)

 <State 142>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_25', gemm.c:15) [548]  (2.9 ns)

 <State 143>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_26', gemm.c:15) [555]  (2.9 ns)

 <State 144>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_26', gemm.c:15) [555]  (2.9 ns)

 <State 145>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_26', gemm.c:15) [555]  (2.9 ns)

 <State 146>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_26', gemm.c:15) [555]  (2.9 ns)

 <State 147>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_26', gemm.c:15) [555]  (2.9 ns)

 <State 148>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_27', gemm.c:15) [562]  (2.9 ns)

 <State 149>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_27', gemm.c:15) [562]  (2.9 ns)

 <State 150>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_27', gemm.c:15) [562]  (2.9 ns)

 <State 151>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_27', gemm.c:15) [562]  (2.9 ns)

 <State 152>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_27', gemm.c:15) [562]  (2.9 ns)

 <State 153>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_28', gemm.c:15) [569]  (2.9 ns)

 <State 154>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_28', gemm.c:15) [569]  (2.9 ns)

 <State 155>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_28', gemm.c:15) [569]  (2.9 ns)

 <State 156>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_28', gemm.c:15) [569]  (2.9 ns)

 <State 157>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_28', gemm.c:15) [569]  (2.9 ns)

 <State 158>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_29', gemm.c:15) [576]  (2.9 ns)

 <State 159>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_29', gemm.c:15) [576]  (2.9 ns)

 <State 160>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_29', gemm.c:15) [576]  (2.9 ns)

 <State 161>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_29', gemm.c:15) [576]  (2.9 ns)

 <State 162>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_29', gemm.c:15) [576]  (2.9 ns)

 <State 163>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_30', gemm.c:15) [583]  (2.9 ns)

 <State 164>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_30', gemm.c:15) [583]  (2.9 ns)

 <State 165>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_30', gemm.c:15) [583]  (2.9 ns)

 <State 166>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_30', gemm.c:15) [583]  (2.9 ns)

 <State 167>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_30', gemm.c:15) [583]  (2.9 ns)

 <State 168>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_31', gemm.c:15) [590]  (2.9 ns)

 <State 169>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_31', gemm.c:15) [590]  (2.9 ns)

 <State 170>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_31', gemm.c:15) [590]  (2.9 ns)

 <State 171>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_31', gemm.c:15) [590]  (2.9 ns)

 <State 172>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_31', gemm.c:15) [590]  (2.9 ns)

 <State 173>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_32', gemm.c:15) [597]  (2.9 ns)

 <State 174>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_32', gemm.c:15) [597]  (2.9 ns)

 <State 175>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_32', gemm.c:15) [597]  (2.9 ns)

 <State 176>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_32', gemm.c:15) [597]  (2.9 ns)

 <State 177>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_32', gemm.c:15) [597]  (2.9 ns)

 <State 178>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_33', gemm.c:15) [604]  (2.9 ns)

 <State 179>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_33', gemm.c:15) [604]  (2.9 ns)

 <State 180>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_33', gemm.c:15) [604]  (2.9 ns)

 <State 181>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_33', gemm.c:15) [604]  (2.9 ns)

 <State 182>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_33', gemm.c:15) [604]  (2.9 ns)

 <State 183>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_34', gemm.c:15) [611]  (2.9 ns)

 <State 184>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_34', gemm.c:15) [611]  (2.9 ns)

 <State 185>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_34', gemm.c:15) [611]  (2.9 ns)

 <State 186>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_34', gemm.c:15) [611]  (2.9 ns)

 <State 187>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_34', gemm.c:15) [611]  (2.9 ns)

 <State 188>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_35', gemm.c:15) [618]  (2.9 ns)

 <State 189>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_35', gemm.c:15) [618]  (2.9 ns)

 <State 190>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_35', gemm.c:15) [618]  (2.9 ns)

 <State 191>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_35', gemm.c:15) [618]  (2.9 ns)

 <State 192>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_35', gemm.c:15) [618]  (2.9 ns)

 <State 193>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_36', gemm.c:15) [625]  (2.9 ns)

 <State 194>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_36', gemm.c:15) [625]  (2.9 ns)

 <State 195>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_36', gemm.c:15) [625]  (2.9 ns)

 <State 196>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_36', gemm.c:15) [625]  (2.9 ns)

 <State 197>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_36', gemm.c:15) [625]  (2.9 ns)

 <State 198>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_37', gemm.c:15) [632]  (2.9 ns)

 <State 199>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_37', gemm.c:15) [632]  (2.9 ns)

 <State 200>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_37', gemm.c:15) [632]  (2.9 ns)

 <State 201>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_37', gemm.c:15) [632]  (2.9 ns)

 <State 202>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_37', gemm.c:15) [632]  (2.9 ns)

 <State 203>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_38', gemm.c:15) [639]  (2.9 ns)

 <State 204>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_38', gemm.c:15) [639]  (2.9 ns)

 <State 205>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_38', gemm.c:15) [639]  (2.9 ns)

 <State 206>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_38', gemm.c:15) [639]  (2.9 ns)

 <State 207>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_38', gemm.c:15) [639]  (2.9 ns)

 <State 208>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_39', gemm.c:15) [646]  (2.9 ns)

 <State 209>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_39', gemm.c:15) [646]  (2.9 ns)

 <State 210>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_39', gemm.c:15) [646]  (2.9 ns)

 <State 211>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_39', gemm.c:15) [646]  (2.9 ns)

 <State 212>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_39', gemm.c:15) [646]  (2.9 ns)

 <State 213>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_40', gemm.c:15) [653]  (2.9 ns)

 <State 214>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_40', gemm.c:15) [653]  (2.9 ns)

 <State 215>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_40', gemm.c:15) [653]  (2.9 ns)

 <State 216>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_40', gemm.c:15) [653]  (2.9 ns)

 <State 217>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_40', gemm.c:15) [653]  (2.9 ns)

 <State 218>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_41', gemm.c:15) [660]  (2.9 ns)

 <State 219>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_41', gemm.c:15) [660]  (2.9 ns)

 <State 220>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_41', gemm.c:15) [660]  (2.9 ns)

 <State 221>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_41', gemm.c:15) [660]  (2.9 ns)

 <State 222>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_41', gemm.c:15) [660]  (2.9 ns)

 <State 223>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_42', gemm.c:15) [667]  (2.9 ns)

 <State 224>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_42', gemm.c:15) [667]  (2.9 ns)

 <State 225>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_42', gemm.c:15) [667]  (2.9 ns)

 <State 226>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_42', gemm.c:15) [667]  (2.9 ns)

 <State 227>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_42', gemm.c:15) [667]  (2.9 ns)

 <State 228>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_43', gemm.c:15) [674]  (2.9 ns)

 <State 229>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_43', gemm.c:15) [674]  (2.9 ns)

 <State 230>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_43', gemm.c:15) [674]  (2.9 ns)

 <State 231>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_43', gemm.c:15) [674]  (2.9 ns)

 <State 232>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_43', gemm.c:15) [674]  (2.9 ns)

 <State 233>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_44', gemm.c:15) [681]  (2.9 ns)

 <State 234>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_44', gemm.c:15) [681]  (2.9 ns)

 <State 235>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_44', gemm.c:15) [681]  (2.9 ns)

 <State 236>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_44', gemm.c:15) [681]  (2.9 ns)

 <State 237>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_44', gemm.c:15) [681]  (2.9 ns)

 <State 238>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_45', gemm.c:15) [688]  (2.9 ns)

 <State 239>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_45', gemm.c:15) [688]  (2.9 ns)

 <State 240>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_45', gemm.c:15) [688]  (2.9 ns)

 <State 241>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_45', gemm.c:15) [688]  (2.9 ns)

 <State 242>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_45', gemm.c:15) [688]  (2.9 ns)

 <State 243>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_46', gemm.c:15) [695]  (2.9 ns)

 <State 244>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_46', gemm.c:15) [695]  (2.9 ns)

 <State 245>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_46', gemm.c:15) [695]  (2.9 ns)

 <State 246>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_46', gemm.c:15) [695]  (2.9 ns)

 <State 247>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_46', gemm.c:15) [695]  (2.9 ns)

 <State 248>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_47', gemm.c:15) [702]  (2.9 ns)

 <State 249>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_47', gemm.c:15) [702]  (2.9 ns)

 <State 250>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_47', gemm.c:15) [702]  (2.9 ns)

 <State 251>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_47', gemm.c:15) [702]  (2.9 ns)

 <State 252>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_47', gemm.c:15) [702]  (2.9 ns)

 <State 253>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_48', gemm.c:15) [709]  (2.9 ns)

 <State 254>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_48', gemm.c:15) [709]  (2.9 ns)

 <State 255>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_48', gemm.c:15) [709]  (2.9 ns)

 <State 256>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_48', gemm.c:15) [709]  (2.9 ns)

 <State 257>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_48', gemm.c:15) [709]  (2.9 ns)

 <State 258>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_49', gemm.c:15) [716]  (2.9 ns)

 <State 259>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_49', gemm.c:15) [716]  (2.9 ns)

 <State 260>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_49', gemm.c:15) [716]  (2.9 ns)

 <State 261>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_49', gemm.c:15) [716]  (2.9 ns)

 <State 262>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_49', gemm.c:15) [716]  (2.9 ns)

 <State 263>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_50', gemm.c:15) [723]  (2.9 ns)

 <State 264>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_50', gemm.c:15) [723]  (2.9 ns)

 <State 265>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_50', gemm.c:15) [723]  (2.9 ns)

 <State 266>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_50', gemm.c:15) [723]  (2.9 ns)

 <State 267>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_50', gemm.c:15) [723]  (2.9 ns)

 <State 268>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_51', gemm.c:15) [730]  (2.9 ns)

 <State 269>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_51', gemm.c:15) [730]  (2.9 ns)

 <State 270>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_51', gemm.c:15) [730]  (2.9 ns)

 <State 271>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_51', gemm.c:15) [730]  (2.9 ns)

 <State 272>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_51', gemm.c:15) [730]  (2.9 ns)

 <State 273>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_52', gemm.c:15) [737]  (2.9 ns)

 <State 274>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_52', gemm.c:15) [737]  (2.9 ns)

 <State 275>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_52', gemm.c:15) [737]  (2.9 ns)

 <State 276>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_52', gemm.c:15) [737]  (2.9 ns)

 <State 277>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_52', gemm.c:15) [737]  (2.9 ns)

 <State 278>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_53', gemm.c:15) [744]  (2.9 ns)

 <State 279>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_53', gemm.c:15) [744]  (2.9 ns)

 <State 280>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_53', gemm.c:15) [744]  (2.9 ns)

 <State 281>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_53', gemm.c:15) [744]  (2.9 ns)

 <State 282>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_53', gemm.c:15) [744]  (2.9 ns)

 <State 283>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_54', gemm.c:15) [751]  (2.9 ns)

 <State 284>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_54', gemm.c:15) [751]  (2.9 ns)

 <State 285>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_54', gemm.c:15) [751]  (2.9 ns)

 <State 286>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_54', gemm.c:15) [751]  (2.9 ns)

 <State 287>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_54', gemm.c:15) [751]  (2.9 ns)

 <State 288>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_55', gemm.c:15) [758]  (2.9 ns)

 <State 289>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_55', gemm.c:15) [758]  (2.9 ns)

 <State 290>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_55', gemm.c:15) [758]  (2.9 ns)

 <State 291>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_55', gemm.c:15) [758]  (2.9 ns)

 <State 292>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_55', gemm.c:15) [758]  (2.9 ns)

 <State 293>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_56', gemm.c:15) [765]  (2.9 ns)

 <State 294>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_56', gemm.c:15) [765]  (2.9 ns)

 <State 295>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_56', gemm.c:15) [765]  (2.9 ns)

 <State 296>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_56', gemm.c:15) [765]  (2.9 ns)

 <State 297>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_56', gemm.c:15) [765]  (2.9 ns)

 <State 298>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_57', gemm.c:15) [772]  (2.9 ns)

 <State 299>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_57', gemm.c:15) [772]  (2.9 ns)

 <State 300>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_57', gemm.c:15) [772]  (2.9 ns)

 <State 301>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_57', gemm.c:15) [772]  (2.9 ns)

 <State 302>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_57', gemm.c:15) [772]  (2.9 ns)

 <State 303>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_58', gemm.c:15) [779]  (2.9 ns)

 <State 304>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_58', gemm.c:15) [779]  (2.9 ns)

 <State 305>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_58', gemm.c:15) [779]  (2.9 ns)

 <State 306>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_58', gemm.c:15) [779]  (2.9 ns)

 <State 307>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_58', gemm.c:15) [779]  (2.9 ns)

 <State 308>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_59', gemm.c:15) [786]  (2.9 ns)

 <State 309>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_59', gemm.c:15) [786]  (2.9 ns)

 <State 310>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_59', gemm.c:15) [786]  (2.9 ns)

 <State 311>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_59', gemm.c:15) [786]  (2.9 ns)

 <State 312>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_59', gemm.c:15) [786]  (2.9 ns)

 <State 313>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_60', gemm.c:15) [793]  (2.9 ns)

 <State 314>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_60', gemm.c:15) [793]  (2.9 ns)

 <State 315>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_60', gemm.c:15) [793]  (2.9 ns)

 <State 316>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_60', gemm.c:15) [793]  (2.9 ns)

 <State 317>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_60', gemm.c:15) [793]  (2.9 ns)

 <State 318>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_61', gemm.c:15) [800]  (2.9 ns)

 <State 319>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_61', gemm.c:15) [800]  (2.9 ns)

 <State 320>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_61', gemm.c:15) [800]  (2.9 ns)

 <State 321>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_61', gemm.c:15) [800]  (2.9 ns)

 <State 322>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_61', gemm.c:15) [800]  (2.9 ns)

 <State 323>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_62', gemm.c:15) [807]  (2.9 ns)

 <State 324>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_62', gemm.c:15) [807]  (2.9 ns)

 <State 325>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_62', gemm.c:15) [807]  (2.9 ns)

 <State 326>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_62', gemm.c:15) [807]  (2.9 ns)

 <State 327>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_1_62', gemm.c:15) [807]  (2.9 ns)

 <State 328>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('prod_addr', gemm.c:17) [811]  (0 ns)
	'store' operation ('store_ln17', gemm.c:17) of variable 'bitcast_ln17', gemm.c:17 on array 'prod' [812]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
