Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "D:/Git/DIG_Assignment1/Projeckt/Assemble/Assemble_Assemble_sch_tb_isim_beh.exe" -prj "D:/Git/DIG_Assignment1/Projeckt/Assemble/Assemble_Assemble_sch_tb_beh.prj" "work.Assemble_Assemble_sch_tb" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Git/DIG_Assignment1/Projeckt/Assemble/../Komponenter/ToggleButton/ToggleButton.vhd" into library work
Parsing VHDL file "D:/Git/DIG_Assignment1/Projeckt/Assemble/../Komponenter/TeenthSec/TeenthSec.vhd" into library work
Parsing VHDL file "D:/Git/DIG_Assignment1/Projeckt/Assemble/../Komponenter/StepDown1KHz/StepDown1KHz.vhd" into library work
Parsing VHDL file "D:/Git/DIG_Assignment1/Projeckt/Assemble/../Komponenter/MuxDisplay/MuxDisplay.vhd" into library work
Parsing VHDL file "D:/Git/DIG_Assignment1/Projeckt/Assemble/../Komponenter/Lach_Time_Lap/Time_Lap_Lach.vhd" into library work
Parsing VHDL file "D:/Git/DIG_Assignment1/Projeckt/Assemble/../Komponenter/Cnt999/Cnt999.vhd" into library work
Parsing VHDL file "D:/Git/DIG_Assignment1/Projeckt/Assemble/../Komponenter/Cnt59/Cnt59.vhd" into library work
Parsing VHDL file "D:/Git/DIG_Assignment1/Projeckt/Assemble/../Komponenter/BlinkingDots/BlinkingDots.vhd" into library work
Parsing VHDL file "D:/Git/DIG_Assignment1/Projeckt/Assemble/Assemble.vhf" into library work
Parsing VHDL file "D:/Git/DIG_Assignment1/Projeckt/Assemble/TEST_system.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ToggleButton [togglebutton_default]
Compiling architecture behavioral of entity Cnt999 [cnt999_default]
Compiling architecture behavioral of entity Cnt59 [cnt59_default]
Compiling architecture behavioral of entity Time_Lap_Lach [time_lap_lach_default]
Compiling architecture behavioral of entity MuxDisplay [muxdisplay_default]
Compiling architecture behavioral of entity TeenthSec [teenthsec_default]
Compiling architecture behavioral of entity BlinkingDots [blinkingdots_default]
Compiling architecture behavioral of entity StepDown1KHz [stepdown1khz_default]
Compiling architecture and2b1_v of entity AND2B1 [and2b1_default]
Compiling architecture behavioral of entity Assemble [assemble_default]
Compiling architecture behavioral of entity assemble_assemble_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 27 VHDL Units
Built simulation executable D:/Git/DIG_Assignment1/Projeckt/Assemble/Assemble_Assemble_sch_tb_isim_beh.exe
Fuse Memory Usage: 51440 KB
Fuse CPU Usage: 1140 ms
