
AVRASM ver. 2.2.8  C:\Users\doria\OneDrive\Namizje\ASSEMBLY KRT IGRA\krti in krtine\krti in krtine\main.asm Sat Jan 06 12:34:12 2024

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\doria\OneDrive\Namizje\ASSEMBLY KRT IGRA\krti in krtine\krti in krtine\main.asm(3): warning: Register r26 already defined by the .DEF directive
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
                                 
                                 .def tocke_to_ascii_enice = r21
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 .def tocke_to_ascii_desetice = r22
                                 .def temp_reg = r26
                                 .def gumb_checker = r23
                                 .def random = r19
                                 .def gumb_stanje = r24
                                 .org 0x0034
                                 setup:
000034 ef0f                      	ldi r16, 0xff
000035 b904                      	out ddrb, r16
000036 b90a                      	out ddrd, r16
000037 9828                      	cbi portb, 0
000038 d0cd                      	rcall inicializacija_loop
000039 e0f0                      	ldi zh, high(load * 2)
00003a eae0                      	ldi zl, low(load * 2)
00003b 9822                      	cbi ddrb, 2
00003c 9823                      	cbi ddrb, 3
00003d 9824                      	cbi ddrb, 4
00003e 9825                      	cbi ddrb, 5
00003f 982a                      	cbi portb, 2
000040 982b                      	cbi portb, 3
000041 982c                      	cbi portb, 4
000042 982d                      	cbi portb, 5
                                 
                                 	.org 0x0050
                                 load:
000050 0103
000051 0204
000052 0403
000053 0301
000054 0402
000055 0301
000056 0402
000057 0301
000058 0102
000059 0104
00005a 0403
00005b 0103
00005c 0402
00005d 0103
00005e 0203
00005f 0103
000060 0302
000061 0104
000062 0203
000063 0301
000064 0402
000065 0301
000066 0302
000067 0301
000068 0204
000069 0103
00006a 0004                      	.db 3,1,4,2,3,4,1,3,2,4,1,3,2,4,1,3,2,1,4,1,3,4,3,1,2,4,3,1,3,2,3,1,2,3,4,1,3,2,1,3,2,4,1,3,2,3,1,3,4,2,3,1,4,0
00006b 940c 006d                 	jmp program
                                 
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 ///////////////////////////////////////////////////// GLAVNI PROGRAM //////////////////////////////////////////////////////////////////
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 
                                 program:
00006d 940e 00bd                 	call display1_loop
00006f 940e 0608                 	call delay_seconds
000071 940e 0090                 	call read
000073 940e 0608                 	call delay_seconds
000075 940c 006d                 	jmp program
                                 
                                 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 ///////////////////////////////////////////// TUKAJ SO FUNKCIJE ZA PRAVILNE PRITISKE GUMBOV ////////////////////////////////////////////
                                 
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 you_lost_loop:
000077 940c 010d                 	jmp you_lost_screen
000079 940e 007b                 	call loop
                                 	loop:
00007b cfff                      		rjmp loop
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 load_tocke:
00007c 940e 0081                 	call deljenje_r20
00007e 940e 008c                 	call ascii_converter
000080 9508                      	ret
                                 	deljenje_r20:
000081 2f54                      		mov tocke_to_ascii_enice, r20
000082 e0aa                      		ldi temp_reg, 10
000083 c000                      		rjmp deljenje
                                 	deljenje:
000084 9563                      		inc tocke_to_ascii_desetice
000085 1b5a                      		sub tocke_to_ascii_enice, temp_reg
000086 f010                      		brcs rezultat
000087 940c 0084                 		jmp deljenje
                                 	rezultat:
000089 0f5a                      		add tocke_to_ascii_enice, temp_reg
00008a 956a                      		dec tocke_to_ascii_desetice
00008b 9508                      		ret
                                 	ascii_converter:
00008c e3a0                      		ldi temp_reg, '0'
00008d 0f5a                      		add tocke_to_ascii_enice, temp_reg
00008e 0f6a                      		add tocke_to_ascii_desetice, temp_reg
00008f 9508                      		ret
                                 
                                 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 
                                 
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 
                                 read:
000090 940c 0092                 	jmp read_r19
                                 	read_r19:
000092 9135                      		lpm r19, z+
000093 3030                      		cpi r19, 0
000094 f429                      		brne pick_random_krt
000095 940c 0098                 		jmp end
000097 9508                      		ret
                                 	end:
000098 940c 0077                 		jmp you_lost_loop
                                 	pick_random_krt:
00009a 3031                      		cpi r19, 1
00009b f131                      		breq krt1_ven_loop
00009c 3032                      		cpi r19, 2
00009d f149                      		breq krt2_ven_loop
00009e 3033                      		cpi r19, 3
00009f f161                      		breq krt3_ven_loop
0000a0 3034                      		cpi r19, 4
0000a1 f179                      		breq krt4_ven_loop
0000a2 9508                      		ret
                                 		
                                 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 gumb_pritisk:
0000a3 2f73                      	mov gumb_checker, r19
0000a4 1778                      	cp gumb_checker, gumb_stanje
0000a5 f011                      	breq dodaj_tocke
0000a6 940c 00b4                 	jmp krt_narobe
                                 dodaj_tocke:
0000a8 9543                      	inc r20
0000a9 940c 00ab                 	jmp krt_pravilno
                                 krt_pravilno:
0000ab 3081                      	cpi gumb_stanje, 1
0000ac f149                      	breq krt1_ven_pravilno_loop
0000ad 3082                      	cpi gumb_stanje, 2
0000ae f171                      	breq krt2_ven_pravilno_loop
0000af 3083                      	cpi gumb_stanje, 3
0000b0 f199                      	breq krt3_ven_pravilno_loop
0000b1 3084                      	cpi gumb_stanje, 4
0000b2 f1c1                      	breq krt4_ven_pravilno_loop	
0000b3 9508                      	ret
                                 krt_narobe:
0000b4 3081                      	cpi gumb_stanje, 1
0000b5 f1e1                      	breq krt1_ven_narobe_loop
0000b6 3082                      	cpi gumb_stanje, 2
0000b7 f1f9                      	breq krt2_ven_narobe_loop
0000b8 3083                      	cpi gumb_stanje, 3
0000b9 f151                      	breq krt3_ven_pravilno_loop
0000ba 3084                      	cpi gumb_stanje, 4
0000bb f179                      	breq krt4_ven_pravilno_loop	
0000bc 9508                      	ret
                                 
                                 /////////////////////////////////////////////// FUNKCIJE ZA PRIKLIC ZASLONOV /////////////////////////////////////////////////////////	
                                 display1_loop:
0000bd 940e 007c                 	call load_tocke
0000bf 940e 0156                 	call display1
0000c1 9508                      	ret 
                                 
                                 krt1_ven_loop:
0000c2 940e 007c                 	call load_tocke
0000c4 940e 01ba                 	call krt1_ven
0000c6 9508                      	ret 
                                 krt2_ven_loop:
0000c7 940e 007c                 	call load_tocke
0000c9 940e 021e                 	call krt2_ven
0000cb 9508                      	ret
                                 krt3_ven_loop:
0000cc 940e 007c                 	call load_tocke
0000ce 940e 0282                 	call krt3_ven
0000d0 9508                      	ret
                                 krt4_ven_loop:
0000d1 940e 007c                 	call load_tocke
0000d3 940e 02e4                 	call krt4_ven
0000d5 9508                      	ret
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 krt1_ven_pravilno_loop:
0000d6 940e 007c                 	call load_tocke
0000d8 940e 047e                 	call krt1_ven_pravilno
0000da 940e 0608                 	call delay_seconds
0000dc 9508                      	ret
                                 krt2_ven_pravilno_loop:
0000dd 940e 007c                 	call load_tocke
0000df 940e 04be                 	call krt2_ven_pravilno
0000e1 940e 0608                 	call delay_seconds
0000e3 9508                      	ret
                                 krt3_ven_pravilno_loop:
0000e4 940e 007c                 	call load_tocke
0000e6 940e 0507                 	call krt3_ven_pravilno
0000e8 940e 0608                 	call delay_seconds
0000ea 9508                      	ret
                                 krt4_ven_pravilno_loop:
0000eb 940e 007c                 	call load_tocke
0000ed 940e 0559                 	call krt4_ven_pravilno
0000ef 940e 0608                 	call delay_seconds
0000f1 9508                      	ret
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 krt1_ven_narobe_loop:
0000f2 940e 0348                 	call krt1_ven_narobe
0000f4 940e 007c                 	call load_tocke
0000f6 9508                      	ret
                                 krt2_ven_narobe_loop:
0000f7 940e 0388                 	call krt2_ven_narobe
0000f9 940e 007c                 	call load_tocke
0000fb 9508                      	ret
                                 krt3_ven_narobe_loop:
0000fc 940e 03d1                 	call krt3_ven_narobe
0000fe 940e 007c                 	call load_tocke
000100 9508                      	ret
                                 krt4_ven_narobe_loop:
000101 940e 0423                 	call krt4_ven_narobe
000103 940e 007c                 	call load_tocke
000105 9508                      	ret
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 inicializacija_loop:
000106 940e 05b4                 	call inicializacija
000108 9508                      	ret
                                 
                                 /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 /////////////////////////////////////// TUKAJ SO SLIKE KRTOV IN NJIHOVE FUNKCIJE ////////////////////////////////////////////////
                                 lcd_off:
000109 e001                      	ldi   R16, 0x01         ;zbriemo LCD
00010a d4ba                          rcall komanda           ;polemo komando
00010b d4e3                          rcall delay_ms
00010c 9508                      	ret
                                 
                                 you_lost_screen:
00010d e200                      	LDI   R16, ' '
00010e d4c7                      	RCALL podatki          
00010f d4df                          RCALL delay_ms
000110 e200                      	LDI   R16, ' '
000111 d4c4                      	RCALL podatki          
000112 d4dc                          RCALL delay_ms
000113 e200                      	LDI   R16, ' '
000114 d4c1                      	RCALL podatki          
000115 d4d9                          RCALL delay_ms
000116 e200                      	LDI   R16, ' '
000117 d4be                      	RCALL podatki          
000118 d4d6                          RCALL delay_ms
000119 e509                      	LDI   R16, 'Y'
00011a d4bb                      	RCALL podatki          
00011b d4d3                          RCALL delay_ms
00011c e40f                      	LDI   R16, 'O'
00011d d4b8                      	RCALL podatki          
00011e d4d0                          RCALL delay_ms
00011f e505                      	LDI   R16, 'U'
000120 d4b5                      	RCALL podatki          
000121 d4cd                          RCALL delay_ms
000122 e200                      	LDI   R16, ' '
000123 d4b2                      	RCALL podatki          
000124 d4ca                          RCALL delay_ms
000125 e40c                      	LDI   R16, 'L'
000126 d4af                      	RCALL podatki          
000127 d4c7                          RCALL delay_ms
000128 e40f                      	LDI   R16, 'O'
000129 d4ac                      	RCALL podatki          
00012a d4c4                          RCALL delay_ms
00012b e503                      	LDI   R16, 'S'
00012c d4a9                      	RCALL podatki          
00012d d4c1                          RCALL delay_ms
00012e e504                      	LDI   R16, 'T'
00012f d4a6                      	RCALL podatki          
000130 d4be                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000131 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000132 d492                          RCALL komanda
000133 d4bb                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000134 e200                      	LDI   R16, ' '
000135 d4a0                      	RCALL podatki          
000136 d4b8                          RCALL delay_ms
000137 e200                      	LDI   R16, ' '
000138 d49d                      	RCALL podatki          
000139 d4b5                          RCALL delay_ms
00013a e200                      	LDI   R16, ' '
00013b d49a                      	RCALL podatki          
00013c d4b2                          RCALL delay_ms
00013d e200                      	LDI   R16, ' '
00013e d497                      	RCALL podatki          
00013f d4af                          RCALL delay_ms
000140 e200                      	LDI   R16, ' '
000141 d494                      	RCALL podatki          
000142 d4ac                          RCALL delay_ms
000143 e40c                      	LDI   R16, 'L'
000144 d491                      	RCALL podatki          
000145 d4a9                          RCALL delay_ms
000146 e40f                      	LDI   R16, 'O'
000147 d48e                      	RCALL podatki          
000148 d4a6                          RCALL delay_ms
000149 e40f                      	LDI   R16, 'O'
00014a d48b                      	RCALL podatki          
00014b d4a3                          RCALL delay_ms
00014c e503                      	LDI   R16, 'S'
00014d d488                      	RCALL podatki          
00014e d4a0                          RCALL delay_ms
00014f e405                      	LDI   R16, 'E'
000150 d485                      	RCALL podatki          
000151 d49d                          RCALL delay_ms
000152 e502                      	LDI   R16, 'R'
000153 d482                      	RCALL podatki          
000154 d49a                          RCALL delay_ms
000155 9508                      	ret
                                 
                                 display1:
000156 e200                      	LDI   R16, ' '
000157 d47e                      	RCALL podatki          
000158 d496                          RCALL delay_ms
000159 e200                      	LDI   R16, ' '
00015a d47b                      	RCALL podatki          
00015b d493                          RCALL delay_ms
00015c e200                      	LDI   R16, ' '
00015d d478                      	RCALL podatki          
00015e d490                          RCALL delay_ms
00015f e200                      	LDI   R16, ' '
000160 d475                      	RCALL podatki          
000161 d48d                          RCALL delay_ms
000162 e200                      	LDI   R16, ' '
000163 d472                      	RCALL podatki          
000164 d48a                          RCALL delay_ms
000165 e200                      	LDI   R16, ' '
000166 d46f                      	RCALL podatki          
000167 d487                          RCALL delay_ms
000168 e200                      	LDI   R16, ' '
000169 d46c                      	RCALL podatki          
00016a d484                          RCALL delay_ms
00016b e200                      	LDI   R16, ' '
00016c d469                      	RCALL podatki          
00016d d481                          RCALL delay_ms
00016e e200                      	LDI   R16, ' '
00016f d466                      	RCALL podatki          
000170 d47e                          RCALL delay_ms
000171 e200                      	LDI   R16, ' '
000172 d463                      	RCALL podatki          
000173 d47b                          RCALL delay_ms
000174 e200                      	LDI   R16, ' '
000175 d460                      	RCALL podatki          
000176 d478                          RCALL delay_ms
000177 e200                      	LDI   R16, ' '
000178 d45d                      	RCALL podatki          
000179 d475                          RCALL delay_ms
00017a e200                      	LDI   R16, ' '
00017b d45a                      	RCALL podatki          
00017c d472                          RCALL delay_ms
00017d e200                      	LDI   R16, ' '
00017e d457                      	RCALL podatki          
00017f d46f                          RCALL delay_ms
000180 e200                      	LDI   R16, ' '
000181 d454                      	RCALL podatki          
000182 d46c                          RCALL delay_ms
000183 e200                      	LDI   R16, ' '
000184 d451                      	RCALL podatki          
000185 d469                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000186 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000187 d43d                          RCALL komanda
000188 d466                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000189 e505                      	LDI   R16, 'U'
00018a d44b                      	RCALL podatki          
00018b d463                          RCALL delay_ms
00018c e200                      	LDI   R16, ' '
00018d d448                      	RCALL podatki          
00018e d460                          RCALL delay_ms
00018f e200                      	LDI   R16, ' '
000190 d445                      	RCALL podatki          
000191 d45d                          RCALL delay_ms
000192 e505                      	LDI   R16, 'U'
000193 d442                      	RCALL podatki          
000194 d45a                          RCALL delay_ms
000195 e200                      	LDI   R16, ' '
000196 d43f                      	RCALL podatki          
000197 d457                          RCALL delay_ms
000198 e200                      	LDI   R16, ' '
000199 d43c                      	RCALL podatki          
00019a d454                          RCALL delay_ms
00019b e505                      	LDI   R16, 'U'
00019c d439                      	RCALL podatki          
00019d d451                          RCALL delay_ms
00019e e200                      	LDI   R16, ' '
00019f d436                      	RCALL podatki          
0001a0 d44e                          RCALL delay_ms
0001a1 e200                      	LDI   R16, ' '
0001a2 d433                      	RCALL podatki          
0001a3 d44b                          RCALL delay_ms
0001a4 e505                      	LDI   R16, 'U'
0001a5 d430                      	RCALL podatki          
0001a6 d448                          RCALL delay_ms
0001a7 e200                      	LDI   R16, ' '
0001a8 d42d                      	RCALL podatki          
0001a9 d445                          RCALL delay_ms
0001aa e200                      	LDI   R16, ' '
0001ab d42a                      	RCALL podatki          
0001ac d442                          RCALL delay_ms
0001ad e200                      	LDI   R16, ' '
0001ae d427                      	RCALL podatki          
0001af d43f                          RCALL delay_ms
0001b0 e200                      	LDI   R16, ' '
0001b1 d424                      	RCALL podatki          
0001b2 d43c                          RCALL delay_ms
0001b3 2f06                      	mov   R16, tocke_to_ascii_desetice
0001b4 d421                      	RCALL podatki          
0001b5 d439                          RCALL delay_ms
0001b6 2f05                      	mov   R16, tocke_to_ascii_enice
0001b7 d41e                      	RCALL podatki          
0001b8 d436                          RCALL delay_ms
0001b9 9508                      	ret
                                 
                                 krt1_ven:
0001ba e40f                      	LDI   R16, 'O'
0001bb d41a                      	RCALL podatki          
0001bc d432                          RCALL delay_ms
0001bd e200                      	LDI   R16, ' '
0001be d417                      	RCALL podatki          
0001bf d42f                          RCALL delay_ms
0001c0 e200                      	LDI   R16, ' '
0001c1 d414                      	RCALL podatki          
0001c2 d42c                          RCALL delay_ms
0001c3 e200                      	LDI   R16, ' '
0001c4 d411                      	RCALL podatki          
0001c5 d429                          RCALL delay_ms
0001c6 e200                      	LDI   R16, ' '
0001c7 d40e                      	RCALL podatki          
0001c8 d426                          RCALL delay_ms
0001c9 e200                      	LDI   R16, ' '
0001ca d40b                      	RCALL podatki          
0001cb d423                          RCALL delay_ms
0001cc e200                      	LDI   R16, ' '
0001cd d408                      	RCALL podatki          
0001ce d420                          RCALL delay_ms
0001cf e200                      	LDI   R16, ' '
0001d0 d405                      	RCALL podatki          
0001d1 d41d                          RCALL delay_ms
0001d2 e200                      	LDI   R16, ' '
0001d3 d402                      	RCALL podatki          
0001d4 d41a                          RCALL delay_ms
0001d5 e200                      	LDI   R16, ' '
0001d6 d3ff                      	RCALL podatki          
0001d7 d417                          RCALL delay_ms
0001d8 e200                      	LDI   R16, ' '
0001d9 d3fc                      	RCALL podatki          
0001da d414                          RCALL delay_ms
0001db e200                      	LDI   R16, ' '
0001dc d3f9                      	RCALL podatki          
0001dd d411                          RCALL delay_ms
0001de e200                      	LDI   R16, ' '
0001df d3f6                      	RCALL podatki          
0001e0 d40e                          RCALL delay_ms
0001e1 e200                      	LDI   R16, ' '
0001e2 d3f3                      	RCALL podatki          
0001e3 d40b                          RCALL delay_ms
0001e4 e200                      	LDI   R16, ' '
0001e5 d3f0                      	RCALL podatki          
0001e6 d408                          RCALL delay_ms
0001e7 e200                      	LDI   R16, ' '
0001e8 d3ed                      	RCALL podatki          
0001e9 d405                          RCALL delay_ms
                                 	////////////////////////////////////
0001ea ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0001eb d3d9                          RCALL komanda
0001ec d402                          RCALL delay_ms
                                 	///////////////////////////////////
0001ed e505                      	LDI   R16, 'U'
0001ee d3e7                      	RCALL podatki          
0001ef d3ff                          RCALL delay_ms
0001f0 e200                      	LDI   R16, ' '
0001f1 d3e4                      	RCALL podatki          
0001f2 d3fc                          RCALL delay_ms
0001f3 e200                      	LDI   R16, ' '
0001f4 d3e1                      	RCALL podatki          
0001f5 d3f9                          RCALL delay_ms
0001f6 e505                      	LDI   R16, 'U'
0001f7 d3de                      	RCALL podatki          
0001f8 d3f6                          RCALL delay_ms
0001f9 e200                      	LDI   R16, ' '
0001fa d3db                      	RCALL podatki          
0001fb d3f3                          RCALL delay_ms
0001fc e200                      	LDI   R16, ' '
0001fd d3d8                      	RCALL podatki          
0001fe d3f0                          RCALL delay_ms
0001ff e505                      	LDI   R16, 'U'
000200 d3d5                      	RCALL podatki          
000201 d3ed                          RCALL delay_ms
000202 e200                      	LDI   R16, ' '
000203 d3d2                      	RCALL podatki          
000204 d3ea                          RCALL delay_ms
000205 e200                      	LDI   R16, ' '
000206 d3cf                      	RCALL podatki          
000207 d3e7                          RCALL delay_ms
000208 e505                      	LDI   R16, 'U'
000209 d3cc                      	RCALL podatki          
00020a d3e4                          RCALL delay_ms
00020b e200                      	LDI   R16, ' '
00020c d3c9                      	RCALL podatki          
00020d d3e1                          RCALL delay_ms
00020e e200                      	LDI   R16, ' '
00020f d3c6                      	RCALL podatki          
000210 d3de                          RCALL delay_ms
000211 e200                      	LDI   R16, ' '
000212 d3c3                      	RCALL podatki          
000213 d3db                          RCALL delay_ms
000214 e200                      	LDI   R16, ' '
000215 d3c0                      	RCALL podatki          
000216 d3d8                          RCALL delay_ms
000217 2f06                      	mov   R16, tocke_to_ascii_desetice
000218 d3bd                      	RCALL podatki          
000219 d3d5                          RCALL delay_ms
00021a 2f05                      	mov   R16, tocke_to_ascii_enice
00021b d3ba                      	RCALL podatki          
00021c d3d2                          RCALL delay_ms
00021d 9508                      	ret
                                 
                                 krt2_ven:
00021e e200                      	LDI   R16, ' '
00021f d3b6                      	RCALL podatki          
000220 d3ce                          RCALL delay_ms
000221 e200                      	LDI   R16, ' '
000222 d3b3                      	RCALL podatki          
000223 d3cb                          RCALL delay_ms
000224 e200                      	LDI   R16, ' '
000225 d3b0                      	RCALL podatki          
000226 d3c8                          RCALL delay_ms
000227 e40f                      	LDI   R16, 'O'
000228 d3ad                      	RCALL podatki          
000229 d3c5                          RCALL delay_ms
00022a e200                      	LDI   R16, ' '
00022b d3aa                      	RCALL podatki          
00022c d3c2                          RCALL delay_ms
00022d e200                      	LDI   R16, ' '
00022e d3a7                      	RCALL podatki          
00022f d3bf                          RCALL delay_ms
000230 e200                      	LDI   R16, ' '
000231 d3a4                      	RCALL podatki          
000232 d3bc                          RCALL delay_ms
000233 e200                      	LDI   R16, ' '
000234 d3a1                      	RCALL podatki          
000235 d3b9                          RCALL delay_ms
000236 e200                      	LDI   R16, ' '
000237 d39e                      	RCALL podatki          
000238 d3b6                          RCALL delay_ms
000239 e200                      	LDI   R16, ' '
00023a d39b                      	RCALL podatki          
00023b d3b3                          RCALL delay_ms
00023c e200                      	LDI   R16, ' '
00023d d398                      	RCALL podatki          
00023e d3b0                          RCALL delay_ms
00023f e200                      	LDI   R16, ' '
000240 d395                      	RCALL podatki          
000241 d3ad                          RCALL delay_ms
000242 e200                      	LDI   R16, ' '
000243 d392                      	RCALL podatki          
000244 d3aa                          RCALL delay_ms
000245 e200                      	LDI   R16, ' '
000246 d38f                      	RCALL podatki          
000247 d3a7                          RCALL delay_ms
000248 e200                      	LDI   R16, ' '
000249 d38c                      	RCALL podatki          
00024a d3a4                          RCALL delay_ms
00024b e200                      	LDI   R16, ' '
00024c d389                      	RCALL podatki          
00024d d3a1                          RCALL delay_ms
                                 	////////////////////////////////////
00024e ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
00024f d375                          RCALL komanda
000250 d39e                          RCALL delay_ms
                                 	///////////////////////////////////
000251 e505                      	LDI   R16, 'U'
000252 d383                      	RCALL podatki          
000253 d39b                          RCALL delay_ms
000254 e200                      	LDI   R16, ' '
000255 d380                      	RCALL podatki          
000256 d398                          RCALL delay_ms
000257 e200                      	LDI   R16, ' '
000258 d37d                      	RCALL podatki          
000259 d395                          RCALL delay_ms
00025a e505                      	LDI   R16, 'U'
00025b d37a                      	RCALL podatki          
00025c d392                          RCALL delay_ms
00025d e200                      	LDI   R16, ' '
00025e d377                      	RCALL podatki          
00025f d38f                          RCALL delay_ms
000260 e200                      	LDI   R16, ' '
000261 d374                      	RCALL podatki          
000262 d38c                          RCALL delay_ms
000263 e505                      	LDI   R16, 'U'
000264 d371                      	RCALL podatki          
000265 d389                          RCALL delay_ms
000266 e200                      	LDI   R16, ' '
000267 d36e                      	RCALL podatki          
000268 d386                          RCALL delay_ms
000269 e200                      	LDI   R16, ' '
00026a d36b                      	RCALL podatki          
00026b d383                          RCALL delay_ms
00026c e505                      	LDI   R16, 'U'
00026d d368                      	RCALL podatki          
00026e d380                          RCALL delay_ms
00026f e200                      	LDI   R16, ' '
000270 d365                      	RCALL podatki          
000271 d37d                          RCALL delay_ms
000272 e200                      	LDI   R16, ' '
000273 d362                      	RCALL podatki          
000274 d37a                          RCALL delay_ms
000275 e200                      	LDI   R16, ' '
000276 d35f                      	RCALL podatki          
000277 d377                          RCALL delay_ms
000278 e200                      	LDI   R16, ' '
000279 d35c                      	RCALL podatki          
00027a d374                          RCALL delay_ms
00027b 2f06                      	mov   R16, tocke_to_ascii_desetice
00027c d359                      	RCALL podatki          
00027d d371                          RCALL delay_ms
00027e 2f05                      	mov   R16, tocke_to_ascii_enice
00027f d356                      	RCALL podatki          
000280 d36e                          RCALL delay_ms
000281 9508                      	ret
                                 
                                 krt3_ven:
000282 e200                      	LDI   R16, ' '
000283 d352                      	RCALL podatki          
000284 d36a                          RCALL delay_ms
000285 e200                      	LDI   R16, ' '
000286 d34f                      	RCALL podatki          
000287 d367                          RCALL delay_ms
000288 e200                      	LDI   R16, ' '
000289 d34c                      	RCALL podatki          
00028a d364                          RCALL delay_ms
00028b e200                      	LDI   R16, ' '
00028c d349                      	RCALL podatki          
00028d d361                          RCALL delay_ms
00028e e200                      	LDI   R16, ' '
00028f d346                      	RCALL podatki          
000290 d35e                          RCALL delay_ms
000291 e200                      	LDI   R16, ' '
000292 d343                      	RCALL podatki          
000293 d35b                          RCALL delay_ms
000294 e40f                      	LDI   R16, 'O'
000295 d340                      	RCALL podatki          
000296 d358                          RCALL delay_ms
000297 e200                      	LDI   R16, ' '
000298 d33d                      	RCALL podatki          
000299 d355                          RCALL delay_ms
00029a e200                      	LDI   R16, ' '
00029b d33a                      	RCALL podatki          
00029c d352                          RCALL delay_ms
00029d e200                      	LDI   R16, ' '
00029e d337                      	RCALL podatki          
00029f d34f                          RCALL delay_ms
0002a0 e200                      	LDI   R16, ' '
0002a1 d334                      	RCALL podatki          
0002a2 d34c                          RCALL delay_ms
0002a3 e200                      	LDI   R16, ' '
0002a4 d331                      	RCALL podatki          
0002a5 d349                          RCALL delay_ms
0002a6 e200                      	LDI   R16, ' '
0002a7 d32e                      	RCALL podatki          
0002a8 d346                          RCALL delay_ms
0002a9 e200                      	LDI   R16, ' '
0002aa d32b                      	RCALL podatki          
0002ab d343                          RCALL delay_ms
0002ac e200                      	LDI   R16, ' '
0002ad d328                      	RCALL podatki          
0002ae d340                          RCALL delay_ms
0002af e200                      	LDI   R16, ' '
0002b0 d325                      	RCALL podatki          
0002b1 d33d                          RCALL delay_ms
                                 	////////////////////////////////////
0002b2 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0002b3 d311                          RCALL komanda
0002b4 d33a                          RCALL delay_ms
                                 	///////////////////////////////////
0002b5 e505                      	LDI   R16, 'U'
0002b6 d31f                      	RCALL podatki          
0002b7 d337                          RCALL delay_ms
0002b8 e200                      	LDI   R16, ' '
0002b9 d31c                      	RCALL podatki          
0002ba d334                          RCALL delay_ms
0002bb e200                      	LDI   R16, ' '
0002bc d319                      	RCALL podatki          
0002bd d331                          RCALL delay_ms
0002be e505                      	LDI   R16, 'U'
0002bf d316                      	RCALL podatki          
0002c0 d32e                          RCALL delay_ms
0002c1 e200                      	LDI   R16, ' '
0002c2 d313                      	RCALL podatki          
0002c3 d32b                          RCALL delay_ms
0002c4 e200                      	LDI   R16, ' '
0002c5 d310                      	RCALL podatki          
0002c6 d328                          RCALL delay_ms
0002c7 e505                      	LDI   R16, 'U'
0002c8 d30d                      	RCALL podatki          
0002c9 d325                          RCALL delay_ms
0002ca e200                      	LDI   R16, ' '
0002cb d30a                      	RCALL podatki          
0002cc d322                          RCALL delay_ms
0002cd e200                      	LDI   R16, ' '
0002ce d307                      	RCALL podatki          
0002cf d31f                          RCALL delay_ms
0002d0 e505                      	LDI   R16, 'U'
0002d1 e200                      	LDI   R16, ' '
0002d2 d303                      	RCALL podatki          
0002d3 d31b                          RCALL delay_ms
0002d4 e200                      	LDI   R16, ' '
0002d5 d300                      	RCALL podatki          
0002d6 d318                          RCALL delay_ms
0002d7 e200                      	LDI   R16, ' '
0002d8 d2fd                      	RCALL podatki          
0002d9 d315                          RCALL delay_ms
0002da e200                      	LDI   R16, ' '
0002db d2fa                      	RCALL podatki          
0002dc d312                          RCALL delay_ms
0002dd 2f06                      	mov   R16, tocke_to_ascii_desetice
0002de d2f7                      	RCALL podatki          
0002df d30f                          RCALL delay_ms
0002e0 2f05                      	mov   R16, tocke_to_ascii_enice
0002e1 d2f4                      	RCALL podatki          
0002e2 d30c                          RCALL delay_ms
0002e3 9508                      	ret
                                 
                                 krt4_ven:
0002e4 e200                      	LDI   R16, ' '
0002e5 d2f0                      	RCALL podatki          
0002e6 d308                          RCALL delay_ms
0002e7 e200                      	LDI   R16, ' '
0002e8 d2ed                      	RCALL podatki          
0002e9 d305                          RCALL delay_ms
0002ea e200                      	LDI   R16, ' '
0002eb d2ea                      	RCALL podatki          
0002ec d302                          RCALL delay_ms
0002ed e200                      	LDI   R16, ' '
0002ee d2e7                      	RCALL podatki          
0002ef d2ff                          RCALL delay_ms
0002f0 e200                      	LDI   R16, ' '
0002f1 d2e4                      	RCALL podatki          
0002f2 d2fc                          RCALL delay_ms
0002f3 e200                      	LDI   R16, ' '
0002f4 d2e1                      	RCALL podatki          
0002f5 d2f9                          RCALL delay_ms
0002f6 e200                      	LDI   R16, ' '
0002f7 d2de                      	RCALL podatki          
0002f8 d2f6                          RCALL delay_ms
0002f9 e200                      	LDI   R16, ' '
0002fa d2db                      	RCALL podatki          
0002fb d2f3                          RCALL delay_ms
0002fc e200                      	LDI   R16, ' '
0002fd d2d8                      	RCALL podatki          
0002fe d2f0                          RCALL delay_ms
0002ff e40f                      	LDI   R16, 'O'
000300 d2d5                      	RCALL podatki          
000301 d2ed                          RCALL delay_ms
000302 e200                      	LDI   R16, ' '
000303 d2d2                      	RCALL podatki          
000304 d2ea                          RCALL delay_ms
000305 e200                      	LDI   R16, ' '
000306 d2cf                      	RCALL podatki          
000307 d2e7                          RCALL delay_ms
000308 e200                      	LDI   R16, ' '
000309 d2cc                      	RCALL podatki          
00030a d2e4                          RCALL delay_ms
00030b e200                      	LDI   R16, ' '
00030c d2c9                      	RCALL podatki          
00030d d2e1                          RCALL delay_ms
00030e e200                      	LDI   R16, ' '
00030f d2c6                      	RCALL podatki          
000310 d2de                          RCALL delay_ms
000311 e200                      	LDI   R16, ' '
000312 d2c3                      	RCALL podatki          
000313 d2db                          RCALL delay_ms
                                 	////////////////////////////////////
000314 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000315 d2af                          RCALL komanda
000316 d2d8                          RCALL delay_ms
                                 	///////////////////////////////////
000317 e505                      	LDI   R16, 'U'
000318 d2bd                      	RCALL podatki          
000319 d2d5                          RCALL delay_ms
00031a e200                      	LDI   R16, ' '
00031b d2ba                      	RCALL podatki          
00031c d2d2                          RCALL delay_ms
00031d e200                      	LDI   R16, ' '
00031e d2b7                      	RCALL podatki          
00031f d2cf                          RCALL delay_ms
000320 e505                      	LDI   R16, 'U'
000321 d2b4                      	RCALL podatki          
000322 d2cc                          RCALL delay_ms
000323 e200                      	LDI   R16, ' '
000324 d2b1                      	RCALL podatki          
000325 d2c9                          RCALL delay_ms
000326 e200                      	LDI   R16, ' '
000327 d2ae                      	RCALL podatki          
000328 d2c6                          RCALL delay_ms
000329 e505                      	LDI   R16, 'U'
00032a d2ab                      	RCALL podatki          
00032b d2c3                          RCALL delay_ms
00032c e200                      	LDI   R16, ' '
00032d d2a8                      	RCALL podatki          
00032e d2c0                          RCALL delay_ms
00032f e200                      	LDI   R16, ' '
000330 d2a5                      	RCALL podatki          
000331 d2bd                          RCALL delay_ms
000332 e505                      	LDI   R16, 'U'
000333 d2a2                      	RCALL podatki          
000334 d2ba                          RCALL delay_ms
000335 e200                      	LDI   R16, ' '
000336 d29f                      	RCALL podatki          
000337 d2b7                          RCALL delay_ms
000338 e200                      	LDI   R16, ' '
000339 d29c                      	RCALL podatki          
00033a d2b4                          RCALL delay_ms
00033b e200                      	LDI   R16, ' '
00033c d299                      	RCALL podatki          
00033d d2b1                          RCALL delay_ms
00033e e200                      	LDI   R16, ' '
00033f d296                      	RCALL podatki          
000340 d2ae                          RCALL delay_ms
000341 2f06                      	mov   R16, tocke_to_ascii_desetice
000342 d293                      	RCALL podatki          
000343 d2ab                          RCALL delay_ms
000344 2f05                      	mov   R16, tocke_to_ascii_enice
000345 d290                      	RCALL podatki          
000346 d2a8                          RCALL delay_ms
000347 9508                      	ret
                                 /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 //////////////////////////////////////// TUKAJ SO VSE SLIKE ZA PRAVILNE IN NAPA?NE PRITISKE GUMBOV //////////////////////////////////////////////////////
                                 	krt1_ven_narobe:
000348 e508                      	LDI   R16, 'X'
000349 d28c                      	RCALL podatki          
00034a d2a4                          RCALL delay_ms
                                 	////////////////////////////////////
00034b ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
00034c d278                          RCALL komanda
00034d d2a1                          RCALL delay_ms
                                 	///////////////////////////////////
00034e e505                      	LDI   R16, 'U'
00034f d286                      	RCALL podatki          
000350 d29e                          RCALL delay_ms
000351 e200                      	LDI   R16, ' '
000352 d283                      	RCALL podatki          
000353 d29b                          RCALL delay_ms
000354 e200                      	LDI   R16, ' '
000355 d280                      	RCALL podatki          
000356 d298                          RCALL delay_ms
000357 e505                      	LDI   R16, 'U'
000358 d27d                      	RCALL podatki          
000359 d295                          RCALL delay_ms
00035a e200                      	LDI   R16, ' '
00035b d27a                      	RCALL podatki          
00035c d292                          RCALL delay_ms
00035d e200                      	LDI   R16, ' '
00035e d277                      	RCALL podatki          
00035f d28f                          RCALL delay_ms
000360 e505                      	LDI   R16, 'U'
000361 d274                      	RCALL podatki          
000362 d28c                          RCALL delay_ms
000363 e200                      	LDI   R16, ' '
000364 d271                      	RCALL podatki          
000365 d289                          RCALL delay_ms
000366 e200                      	LDI   R16, ' '
000367 d26e                      	RCALL podatki          
000368 d286                          RCALL delay_ms
000369 e505                      	LDI   R16, 'U'
00036a d26b                      	RCALL podatki          
00036b d283                          RCALL delay_ms
00036c e200                      	LDI   R16, ' '
00036d d268                      	RCALL podatki          
00036e d280                          RCALL delay_ms
00036f e200                      	LDI   R16, ' '
000370 d265                      	RCALL podatki          
000371 d27d                          RCALL delay_ms
000372 e505                      	LDI   R16, 'U'
000373 d262                      	RCALL podatki          
000374 d27a                          RCALL delay_ms
000375 e200                      	LDI   R16, ' '
000376 d25f                      	RCALL podatki          
000377 d277                          RCALL delay_ms
000378 e200                      	LDI   R16, ' '
000379 d25c                      	RCALL podatki          
00037a d274                          RCALL delay_ms
00037b e200                      	LDI   R16, ' '
00037c d259                      	RCALL podatki          
00037d d271                          RCALL delay_ms
00037e e200                      	LDI   R16, ' '
00037f d256                      	RCALL podatki          
000380 d26e                          RCALL delay_ms
000381 2f06                      	mov   R16, tocke_to_ascii_desetice
000382 d253                      	RCALL podatki          
000383 d26b                          RCALL delay_ms
000384 2f05                      	mov   R16, tocke_to_ascii_enice
000385 d250                      	RCALL podatki          
000386 d268                          RCALL delay_ms
000387 9508                      	ret
                                 
                                 krt2_ven_narobe:
000388 e200                      	LDI   R16, ' '
000389 d24c                      	RCALL podatki          
00038a d264                          RCALL delay_ms
00038b e200                      	LDI   R16, ' '
00038c d249                      	RCALL podatki          
00038d d261                          RCALL delay_ms
00038e e200                      	LDI   R16, ' '
00038f d246                      	RCALL podatki          
000390 d25e                          RCALL delay_ms
000391 e508                      	LDI   R16, 'X'
000392 d243                      	RCALL podatki          
000393 d25b                          RCALL delay_ms
                                 	////////////////////////////////////
000394 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000395 d22f                          RCALL komanda
000396 d258                          RCALL delay_ms
                                 	///////////////////////////////////
000397 e505                      	LDI   R16, 'U'
000398 d23d                      	RCALL podatki          
000399 d255                          RCALL delay_ms
00039a e200                      	LDI   R16, ' '
00039b d23a                      	RCALL podatki          
00039c d252                          RCALL delay_ms
00039d e200                      	LDI   R16, ' '
00039e d237                      	RCALL podatki          
00039f d24f                          RCALL delay_ms
0003a0 e505                      	LDI   R16, 'U'
0003a1 d234                      	RCALL podatki          
0003a2 d24c                          RCALL delay_ms
0003a3 e200                      	LDI   R16, ' '
0003a4 d231                      	RCALL podatki          
0003a5 d249                          RCALL delay_ms
0003a6 e200                      	LDI   R16, ' '
0003a7 d22e                      	RCALL podatki          
0003a8 d246                          RCALL delay_ms
0003a9 e505                      	LDI   R16, 'U'
0003aa d22b                      	RCALL podatki          
0003ab d243                          RCALL delay_ms
0003ac e200                      	LDI   R16, ' '
0003ad d228                      	RCALL podatki          
0003ae d240                          RCALL delay_ms
0003af e200                      	LDI   R16, ' '
0003b0 d225                      	RCALL podatki          
0003b1 d23d                          RCALL delay_ms
0003b2 e505                      	LDI   R16, 'U'
0003b3 d222                      	RCALL podatki          
0003b4 d23a                          RCALL delay_ms
0003b5 e200                      	LDI   R16, ' '
0003b6 d21f                      	RCALL podatki          
0003b7 d237                          RCALL delay_ms
0003b8 e200                      	LDI   R16, ' '
0003b9 d21c                      	RCALL podatki          
0003ba d234                          RCALL delay_ms
0003bb e505                      	LDI   R16, 'U'
0003bc d219                      	RCALL podatki          
0003bd d231                          RCALL delay_ms
0003be e200                      	LDI   R16, ' '
0003bf d216                      	RCALL podatki          
0003c0 d22e                          RCALL delay_ms
0003c1 e200                      	LDI   R16, ' '
0003c2 d213                      	RCALL podatki          
0003c3 d22b                          RCALL delay_ms
0003c4 e200                      	LDI   R16, ' '
0003c5 d210                      	RCALL podatki          
0003c6 d228                          RCALL delay_ms
0003c7 e200                      	LDI   R16, ' '
0003c8 d20d                      	RCALL podatki          
0003c9 d225                          RCALL delay_ms
0003ca 2f06                      	mov   R16, tocke_to_ascii_desetice
0003cb d20a                      	RCALL podatki          
0003cc d222                          RCALL delay_ms
0003cd 2f05                      	mov   R16, tocke_to_ascii_enice
0003ce d207                      	RCALL podatki          
0003cf d21f                          RCALL delay_ms
0003d0 9508                      	ret
                                 
                                 krt3_ven_narobe:
0003d1 e200                      	LDI   R16, ' '
0003d2 d203                      	RCALL podatki          
0003d3 d21b                          RCALL delay_ms
0003d4 e200                      	LDI   R16, ' '
0003d5 d200                      	RCALL podatki          
0003d6 d218                          RCALL delay_ms
0003d7 e200                      	LDI   R16, ' '
0003d8 d1fd                      	RCALL podatki          
0003d9 d215                          RCALL delay_ms
0003da e200                      	LDI   R16, ' '
0003db d1fa                      	RCALL podatki          
0003dc d212                          RCALL delay_ms
0003dd e200                      	LDI   R16, ' '
0003de d1f7                      	RCALL podatki          
0003df d20f                          RCALL delay_ms
0003e0 e200                      	LDI   R16, ' '
0003e1 d1f4                      	RCALL podatki          
0003e2 d20c                          RCALL delay_ms
0003e3 e508                      	LDI   R16, 'X'
0003e4 d1f1                      	RCALL podatki          
0003e5 d209                          RCALL delay_ms
                                 	////////////////////////////////////
0003e6 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0003e7 d1dd                          RCALL komanda
0003e8 d206                          RCALL delay_ms
                                 	///////////////////////////////////
0003e9 e505                      	LDI   R16, 'U'
0003ea d1eb                      	RCALL podatki          
0003eb d203                          RCALL delay_ms
0003ec e200                      	LDI   R16, ' '
0003ed d1e8                      	RCALL podatki          
0003ee d200                          RCALL delay_ms
0003ef e200                      	LDI   R16, ' '
0003f0 d1e5                      	RCALL podatki          
0003f1 d1fd                          RCALL delay_ms
0003f2 e505                      	LDI   R16, 'U'
0003f3 d1e2                      	RCALL podatki          
0003f4 d1fa                          RCALL delay_ms
0003f5 e200                      	LDI   R16, ' '
0003f6 d1df                      	RCALL podatki          
0003f7 d1f7                          RCALL delay_ms
0003f8 e200                      	LDI   R16, ' '
0003f9 d1dc                      	RCALL podatki          
0003fa d1f4                          RCALL delay_ms
0003fb e505                      	LDI   R16, 'U'
0003fc d1d9                      	RCALL podatki          
0003fd d1f1                          RCALL delay_ms
0003fe e200                      	LDI   R16, ' '
0003ff d1d6                      	RCALL podatki          
000400 d1ee                          RCALL delay_ms
000401 e200                      	LDI   R16, ' '
000402 d1d3                      	RCALL podatki          
000403 d1eb                          RCALL delay_ms
000404 e505                      	LDI   R16, 'U'
000405 d1d0                      	RCALL podatki          
000406 d1e8                          RCALL delay_ms
000407 e200                      	LDI   R16, ' '
000408 d1cd                      	RCALL podatki          
000409 d1e5                          RCALL delay_ms
00040a e200                      	LDI   R16, ' '
00040b d1ca                      	RCALL podatki          
00040c d1e2                          RCALL delay_ms
00040d e505                      	LDI   R16, 'U'
00040e d1c7                      	RCALL podatki          
00040f d1df                          RCALL delay_ms
000410 e200                      	LDI   R16, ' '
000411 d1c4                      	RCALL podatki          
000412 d1dc                          RCALL delay_ms
000413 e200                      	LDI   R16, ' '
000414 d1c1                      	RCALL podatki          
000415 d1d9                          RCALL delay_ms
000416 e200                      	LDI   R16, ' '
000417 d1be                      	RCALL podatki          
000418 d1d6                          RCALL delay_ms
000419 e200                      	LDI   R16, ' '
00041a d1bb                      	RCALL podatki          
00041b d1d3                          RCALL delay_ms
00041c 2f06                      	mov   R16, tocke_to_ascii_desetice
00041d d1b8                      	RCALL podatki          
00041e d1d0                          RCALL delay_ms
00041f 2f05                      	mov   R16, tocke_to_ascii_enice
000420 d1b5                      	RCALL podatki          
000421 d1cd                          RCALL delay_ms
000422 9508                      	ret
                                 
                                 krt4_ven_narobe:
000423 e200                      	LDI   R16, ' '
000424 d1b1                      	RCALL podatki          
000425 d1c9                          RCALL delay_ms
000426 e200                      	LDI   R16, ' '
000427 d1ae                      	RCALL podatki          
000428 d1c6                          RCALL delay_ms
000429 e200                      	LDI   R16, ' '
00042a d1ab                      	RCALL podatki          
00042b d1c3                          RCALL delay_ms
00042c e200                      	LDI   R16, ' '
00042d d1a8                      	RCALL podatki          
00042e d1c0                          RCALL delay_ms
00042f e200                      	LDI   R16, ' '
000430 d1a5                      	RCALL podatki          
000431 d1bd                          RCALL delay_ms
000432 e200                      	LDI   R16, ' '
000433 d1a2                      	RCALL podatki          
000434 d1ba                          RCALL delay_ms
000435 e200                      	LDI   R16, ' '
000436 d19f                      	RCALL podatki          
000437 d1b7                          RCALL delay_ms
000438 e200                      	LDI   R16, ' '
000439 d19c                      	RCALL podatki          
00043a d1b4                          RCALL delay_ms
00043b e200                      	LDI   R16, ' '
00043c d199                      	RCALL podatki          
00043d d1b1                          RCALL delay_ms
00043e e508                      	LDI   R16, 'X'
00043f d196                      	RCALL podatki          
000440 d1ae                          RCALL delay_ms
                                 	////////////////////////////////////
000441 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000442 d182                          RCALL komanda
000443 d1ab                          RCALL delay_ms
                                 	///////////////////////////////////
000444 e505                      	LDI   R16, 'U'
000445 d190                      	RCALL podatki          
000446 d1a8                          RCALL delay_ms
000447 e200                      	LDI   R16, ' '
000448 d18d                      	RCALL podatki          
000449 d1a5                          RCALL delay_ms
00044a e200                      	LDI   R16, ' '
00044b d18a                      	RCALL podatki          
00044c d1a2                          RCALL delay_ms
00044d e505                      	LDI   R16, 'U'
00044e d187                      	RCALL podatki          
00044f d19f                          RCALL delay_ms
000450 e200                      	LDI   R16, ' '
000451 d184                      	RCALL podatki          
000452 d19c                          RCALL delay_ms
000453 e200                      	LDI   R16, ' '
000454 d181                      	RCALL podatki          
000455 d199                          RCALL delay_ms
000456 e505                      	LDI   R16, 'U'
000457 d17e                      	RCALL podatki          
000458 d196                          RCALL delay_ms
000459 e200                      	LDI   R16, ' '
00045a d17b                      	RCALL podatki          
00045b d193                          RCALL delay_ms
00045c e200                      	LDI   R16, ' '
00045d d178                      	RCALL podatki          
00045e d190                          RCALL delay_ms
00045f e505                      	LDI   R16, 'U'
000460 d175                      	RCALL podatki          
000461 d18d                          RCALL delay_ms
000462 e200                      	LDI   R16, ' '
000463 d172                      	RCALL podatki          
000464 d18a                          RCALL delay_ms
000465 e200                      	LDI   R16, ' '
000466 d16f                      	RCALL podatki          
000467 d187                          RCALL delay_ms
000468 e505                      	LDI   R16, 'U'
000469 d16c                      	RCALL podatki          
00046a d184                          RCALL delay_ms
00046b e200                      	LDI   R16, ' '
00046c d169                      	RCALL podatki          
00046d d181                          RCALL delay_ms
00046e e200                      	LDI   R16, ' '
00046f d166                      	RCALL podatki          
000470 d17e                          RCALL delay_ms
000471 e200                      	LDI   R16, ' '
000472 d163                      	RCALL podatki          
000473 d17b                          RCALL delay_ms
000474 e200                      	LDI   R16, ' '
000475 d160                      	RCALL podatki          
000476 d178                          RCALL delay_ms
000477 2f06                      	mov   R16, tocke_to_ascii_desetice
000478 d15d                      	RCALL podatki          
000479 d175                          RCALL delay_ms
00047a 2f05                      	mov   R16, tocke_to_ascii_enice
00047b d15a                      	RCALL podatki          
00047c d172                          RCALL delay_ms
00047d 9508                      	ret
                                 
                                 krt1_ven_pravilno:
00047e ef0f                      	LDI   R16, 0b1111_1111
00047f d156                      	RCALL podatki          
000480 d16e                          RCALL delay_ms
                                 	////////////////////////////////////
000481 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000482 d142                          RCALL komanda
000483 d16b                          RCALL delay_ms
                                 	///////////////////////////////////
000484 e505                      	LDI   R16, 'U'
000485 d150                      	RCALL podatki          
000486 d168                          RCALL delay_ms
000487 e200                      	LDI   R16, ' '
000488 d14d                      	RCALL podatki          
000489 d165                          RCALL delay_ms
00048a e200                      	LDI   R16, ' '
00048b d14a                      	RCALL podatki          
00048c d162                          RCALL delay_ms
00048d e505                      	LDI   R16, 'U'
00048e d147                      	RCALL podatki          
00048f d15f                          RCALL delay_ms
000490 e200                      	LDI   R16, ' '
000491 d144                      	RCALL podatki          
000492 d15c                          RCALL delay_ms
000493 e200                      	LDI   R16, ' '
000494 d141                      	RCALL podatki          
000495 d159                          RCALL delay_ms
000496 e505                      	LDI   R16, 'U'
000497 d13e                      	RCALL podatki          
000498 d156                          RCALL delay_ms
000499 e200                      	LDI   R16, ' '
00049a d13b                      	RCALL podatki          
00049b d153                          RCALL delay_ms
00049c e200                      	LDI   R16, ' '
00049d d138                      	RCALL podatki          
00049e d150                          RCALL delay_ms
00049f e505                      	LDI   R16, 'U'
0004a0 d135                      	RCALL podatki          
0004a1 d14d                          RCALL delay_ms
0004a2 e200                      	LDI   R16, ' '
0004a3 d132                      	RCALL podatki          
0004a4 d14a                          RCALL delay_ms
0004a5 e200                      	LDI   R16, ' '
0004a6 d12f                      	RCALL podatki          
0004a7 d147                          RCALL delay_ms
0004a8 e505                      	LDI   R16, 'U'
0004a9 d12c                      	RCALL podatki          
0004aa d144                          RCALL delay_ms
0004ab e200                      	LDI   R16, ' '
0004ac d129                      	RCALL podatki          
0004ad d141                          RCALL delay_ms
0004ae e200                      	LDI   R16, ' '
0004af d126                      	RCALL podatki          
0004b0 d13e                          RCALL delay_ms
0004b1 e200                      	LDI   R16, ' '
0004b2 d123                      	RCALL podatki          
0004b3 d13b                          RCALL delay_ms
0004b4 e200                      	LDI   R16, ' '
0004b5 d120                      	RCALL podatki          
0004b6 d138                          RCALL delay_ms
0004b7 2f06                      	mov   R16, tocke_to_ascii_desetice
0004b8 d11d                      	RCALL podatki          
0004b9 d135                          RCALL delay_ms
0004ba 2f05                      	mov   R16, tocke_to_ascii_enice
0004bb d11a                      	RCALL podatki          
0004bc d132                          RCALL delay_ms
0004bd 9508                      	ret
                                 
                                 krt2_ven_pravilno:
0004be e200                      	LDI   R16, ' '
0004bf d116                      	RCALL podatki          
0004c0 d12e                          RCALL delay_ms
0004c1 e200                      	LDI   R16, ' '
0004c2 d113                      	RCALL podatki          
0004c3 d12b                          RCALL delay_ms
0004c4 e200                      	LDI   R16, ' '
0004c5 d110                      	RCALL podatki          
0004c6 d128                          RCALL delay_ms
0004c7 ef0f                      	LDI   R16, 0b1111_1111
0004c8 d10d                      	RCALL podatki          
0004c9 d125                          RCALL delay_ms
                                 	////////////////////////////////////
0004ca ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0004cb d0f9                          RCALL komanda
0004cc d122                          RCALL delay_ms
                                 	///////////////////////////////////
0004cd e505                      	LDI   R16, 'U'
0004ce d107                      	RCALL podatki          
0004cf d11f                          RCALL delay_ms
0004d0 e200                      	LDI   R16, ' '
0004d1 d104                      	RCALL podatki          
0004d2 d11c                          RCALL delay_ms
0004d3 e200                      	LDI   R16, ' '
0004d4 d101                      	RCALL podatki          
0004d5 d119                          RCALL delay_ms
0004d6 e505                      	LDI   R16, 'U'
0004d7 d0fe                      	RCALL podatki          
0004d8 d116                          RCALL delay_ms
0004d9 e200                      	LDI   R16, ' '
0004da d0fb                      	RCALL podatki          
0004db d113                          RCALL delay_ms
0004dc e200                      	LDI   R16, ' '
0004dd d0f8                      	RCALL podatki          
0004de d110                          RCALL delay_ms
0004df e505                      	LDI   R16, 'U'
0004e0 d0f5                      	RCALL podatki          
0004e1 d10d                          RCALL delay_ms
0004e2 e200                      	LDI   R16, ' '
0004e3 d0f2                      	RCALL podatki          
0004e4 d10a                          RCALL delay_ms
0004e5 e200                      	LDI   R16, ' '
0004e6 d0ef                      	RCALL podatki          
0004e7 d107                          RCALL delay_ms
0004e8 e505                      	LDI   R16, 'U'
0004e9 d0ec                      	RCALL podatki          
0004ea d104                          RCALL delay_ms
0004eb e200                      	LDI   R16, ' '
0004ec d0e9                      	RCALL podatki          
0004ed d101                          RCALL delay_ms
0004ee e200                      	LDI   R16, ' '
0004ef d0e6                      	RCALL podatki          
0004f0 d0fe                          RCALL delay_ms
0004f1 e505                      	LDI   R16, 'U'
0004f2 d0e3                      	RCALL podatki          
0004f3 d0fb                          RCALL delay_ms
0004f4 e200                      	LDI   R16, ' '
0004f5 d0e0                      	RCALL podatki          
0004f6 d0f8                          RCALL delay_ms
0004f7 e200                      	LDI   R16, ' '
0004f8 d0dd                      	RCALL podatki          
0004f9 d0f5                          RCALL delay_ms
0004fa e200                      	LDI   R16, ' '
0004fb d0da                      	RCALL podatki          
0004fc d0f2                          RCALL delay_ms
0004fd e200                      	LDI   R16, ' '
0004fe d0d7                      	RCALL podatki          
0004ff d0ef                          RCALL delay_ms
000500 2f06                      	mov   R16, tocke_to_ascii_desetice
000501 d0d4                      	RCALL podatki          
000502 d0ec                          RCALL delay_ms
000503 2f05                      	mov   R16, tocke_to_ascii_enice
000504 d0d1                      	RCALL podatki          
000505 d0e9                          RCALL delay_ms
000506 9508                      	ret
                                 
                                 krt3_ven_pravilno:
000507 e200                      	LDI   R16, ' '
000508 d0cd                      	RCALL podatki          
000509 d0e5                          RCALL delay_ms
00050a e200                      	LDI   R16, ' '
00050b d0ca                      	RCALL podatki          
00050c d0e2                          RCALL delay_ms
00050d e200                      	LDI   R16, ' '
00050e d0c7                      	RCALL podatki          
00050f d0df                          RCALL delay_ms
000510 e200                      	LDI   R16, ' '
000511 d0c4                      	RCALL podatki          
000512 d0dc                          RCALL delay_ms
000513 e200                      	LDI   R16, ' '
000514 d0c1                      	RCALL podatki          
000515 d0d9                          RCALL delay_ms
000516 e200                      	LDI   R16, ' '
000517 d0be                      	RCALL podatki          
000518 d0d6                          RCALL delay_ms
000519 ef0f                      	LDI   R16, 0b1111_1111
00051a d0bb                      	RCALL podatki          
00051b d0d3                          RCALL delay_ms
                                 	////////////////////////////////////
00051c ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
00051d d0a7                          RCALL komanda
00051e d0d0                          RCALL delay_ms
                                 	///////////////////////////////////
00051f e505                      	LDI   R16, 'U'
000520 d0b5                      	RCALL podatki          
000521 d0cd                          RCALL delay_ms
000522 e200                      	LDI   R16, ' '
000523 d0b2                      	RCALL podatki          
000524 d0ca                          RCALL delay_ms
000525 e200                      	LDI   R16, ' '
000526 d0af                      	RCALL podatki          
000527 d0c7                          RCALL delay_ms
000528 e505                      	LDI   R16, 'U'
000529 d0ac                      	RCALL podatki          
00052a d0c4                          RCALL delay_ms
00052b e200                      	LDI   R16, ' '
00052c d0a9                      	RCALL podatki          
00052d d0c1                          RCALL delay_ms
00052e e200                      	LDI   R16, ' '
00052f d0a6                      	RCALL podatki          
000530 d0be                          RCALL delay_ms
000531 e505                      	LDI   R16, 'U'
000532 d0a3                      	RCALL podatki          
000533 d0bb                          RCALL delay_ms
000534 e200                      	LDI   R16, ' '
000535 d0a0                      	RCALL podatki          
000536 d0b8                          RCALL delay_ms
000537 e200                      	LDI   R16, ' '
000538 d09d                      	RCALL podatki          
000539 d0b5                          RCALL delay_ms
00053a e505                      	LDI   R16, 'U'
00053b d09a                      	RCALL podatki          
00053c d0b2                          RCALL delay_ms
00053d e200                      	LDI   R16, ' '
00053e d097                      	RCALL podatki          
00053f d0af                          RCALL delay_ms
000540 e200                      	LDI   R16, ' '
000541 d094                      	RCALL podatki          
000542 d0ac                          RCALL delay_ms
000543 e505                      	LDI   R16, 'U'
000544 d091                      	RCALL podatki          
000545 d0a9                          RCALL delay_ms
000546 e200                      	LDI   R16, ' '
000547 d08e                      	RCALL podatki          
000548 d0a6                          RCALL delay_ms
000549 e200                      	LDI   R16, ' '
00054a d08b                      	RCALL podatki          
00054b d0a3                          RCALL delay_ms
00054c e200                      	LDI   R16, ' '
00054d d088                      	RCALL podatki          
00054e d0a0                          RCALL delay_ms
00054f e200                      	LDI   R16, ' '
000550 d085                      	RCALL podatki          
000551 d09d                          RCALL delay_ms
000552 2f06                      	mov   R16, tocke_to_ascii_desetice
000553 d082                      	RCALL podatki          
000554 d09a                          RCALL delay_ms
000555 2f05                      	mov   R16, tocke_to_ascii_enice
000556 d07f                      	RCALL podatki          
000557 d097                          RCALL delay_ms
000558 9508                      	ret
                                 
                                 krt4_ven_pravilno:
000559 e200                      	LDI   R16, ' '
00055a d07b                      	RCALL podatki          
00055b d093                          RCALL delay_ms
00055c e200                      	LDI   R16, ' '
00055d d078                      	RCALL podatki          
00055e d090                          RCALL delay_ms
00055f e200                      	LDI   R16, ' '
000560 d075                      	RCALL podatki          
000561 d08d                          RCALL delay_ms
000562 e200                      	LDI   R16, ' '
000563 d072                      	RCALL podatki          
000564 d08a                          RCALL delay_ms
000565 e200                      	LDI   R16, ' '
000566 d06f                      	RCALL podatki          
000567 d087                          RCALL delay_ms
000568 e200                      	LDI   R16, ' '
000569 d06c                      	RCALL podatki          
00056a d084                          RCALL delay_ms
00056b e200                      	LDI   R16, ' '
00056c d069                      	RCALL podatki          
00056d d081                          RCALL delay_ms
00056e e200                      	LDI   R16, ' '
00056f d066                      	RCALL podatki          
000570 d07e                          RCALL delay_ms
000571 e200                      	LDI   R16, ' '
000572 d063                      	RCALL podatki          
000573 d07b                          RCALL delay_ms
000574 ef0f                      	LDI   R16, 0b1111_1111
000575 d060                      	RCALL podatki          
000576 d078                          RCALL delay_ms
                                 	////////////////////////////////////
000577 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000578 d04c                          RCALL komanda
000579 d075                          RCALL delay_ms
                                 	///////////////////////////////////
00057a e505                      	LDI   R16, 'U'
00057b d05a                      	RCALL podatki          
00057c d072                          RCALL delay_ms
00057d e200                      	LDI   R16, ' '
00057e d057                      	RCALL podatki          
00057f d06f                          RCALL delay_ms
000580 e200                      	LDI   R16, ' '
000581 d054                      	RCALL podatki          
000582 d06c                          RCALL delay_ms
000583 e505                      	LDI   R16, 'U'
000584 d051                      	RCALL podatki          
000585 d069                          RCALL delay_ms
000586 e200                      	LDI   R16, ' '
000587 d04e                      	RCALL podatki          
000588 d066                          RCALL delay_ms
000589 e200                      	LDI   R16, ' '
00058a d04b                      	RCALL podatki          
00058b d063                          RCALL delay_ms
00058c e505                      	LDI   R16, 'U'
00058d d048                      	RCALL podatki          
00058e d060                          RCALL delay_ms
00058f e200                      	LDI   R16, ' '
000590 d045                      	RCALL podatki          
000591 d05d                          RCALL delay_ms
000592 e200                      	LDI   R16, ' '
000593 d042                      	RCALL podatki          
000594 d05a                          RCALL delay_ms
000595 e505                      	LDI   R16, 'U'
000596 d03f                      	RCALL podatki          
000597 d057                          RCALL delay_ms
000598 e200                      	LDI   R16, ' '
000599 d03c                      	RCALL podatki          
00059a d054                          RCALL delay_ms
00059b e200                      	LDI   R16, ' '
00059c d039                      	RCALL podatki          
00059d d051                          RCALL delay_ms
00059e e505                      	LDI   R16, 'U'
00059f d036                      	RCALL podatki          
0005a0 d04e                          RCALL delay_ms
0005a1 e200                      	LDI   R16, ' '
0005a2 d033                      	RCALL podatki          
0005a3 d04b                          RCALL delay_ms
0005a4 e200                      	LDI   R16, ' '
0005a5 d030                      	RCALL podatki          
0005a6 d048                          RCALL delay_ms
0005a7 e200                      	LDI   R16, ' '
0005a8 d02d                      	RCALL podatki          
0005a9 d045                          RCALL delay_ms
0005aa e200                      	LDI   R16, ' '
0005ab d02a                      	RCALL podatki          
0005ac d042                          RCALL delay_ms
0005ad 2f06                      	mov   R16, tocke_to_ascii_desetice
0005ae d027                      	RCALL podatki          
0005af d03f                          RCALL delay_ms
0005b0 2f05                      	mov   R16, tocke_to_ascii_enice
0005b1 d024                      	RCALL podatki          
0005b2 d03c                          RCALL delay_ms
0005b3 9508                      	ret
                                 /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 /////////////////////////////////////////////// FUNKCIJE PODATEK, INICIALIZACIJA IN KOMANDA /////////////////////////////////////////////////////////////
                                 inicializacija:
0005b4 e303                      	LDI   R16, 0x33         ;inicializiramo lcd za 4bitno poiljanje podatkov
0005b5 d00f                          RCALL komanda       ;poljemo v komandni register
0005b6 d038                          RCALL delay_ms
0005b7 e302                          LDI   R16, 0x32         ;inicializiramo lcd za 4bitno poiljanje podatkov
0005b8 d00c                          RCALL komanda
0005b9 d035                          RCALL delay_ms
0005ba e208                          LDI   R16, 0x28         ;povemo, da ima zaslon 2 liniji, 5x7 matrix
0005bb d009                          RCALL komanda
0005bc d032                          RCALL delay_ms
0005bd e00c                          LDI   R16, 0x0C         ;disp ON, cursor OFF
0005be d006                          RCALL komanda
0005bf e001                          LDI   R16, 0x01         ;zbriemo lcd
0005c0 d004                          RCALL komanda
0005c1 d02d                          RCALL delay_ms
0005c2 e006                          LDI   R16, 0x06         ;premaknemo kursor desno
0005c3 d001                          RCALL komanda
0005c4 9508                          RET  
                                 
                                 komanda:
0005c5 2fb0                      	MOV   R27, R16
0005c6 7fb0                          ANDI  R27, 0xF0         ;zbriemo spodnje 4 bite
0005c7 b9bb                          OUT   PORTD, R27        ;poljemo zgornje 4bite zaslonu
0005c8 9829                          CBI   PORTB, 1          ;pin rs=0 za komando
0005c9 9a28                          SBI   PORTB, 0          ;en = 1
0005ca d01c                          RCALL delay_short       ;podaljamo pulz
0005cb 9828                          CBI   PORTB, 0          
0005cc d01d                          RCALL delay_us          ;delajamo
                                     ;----------------------------------------------------
0005cd 2fb0                          MOV   R27, R16
0005ce 95b2                          SWAP  R27               ;zamenjamo zgornje 4 bite za spodnje
0005cf 7fb0                          ANDI  R27, 0xF0         ;ponovimo masko
0005d0 b9bb                          OUT   PORTD, R27        ;ponovno poljemo 4 bitne podatke
0005d1 9a28                          SBI   PORTB, 0          ;EN = 1
0005d2 d014                          RCALL delay_short       
0005d3 9828                          CBI   PORTB, 0          
0005d4 d015                          RCALL delay_us          
0005d5 9508                          RET
                                 
                                 podatki:              //isto kot komanda
0005d6 2fb0                          MOV   R27, R16
0005d7 7fb0                          ANDI  R27, 0xF0         
0005d8 b9bb                          OUT   PORTD, R27        
0005d9 9a29                          SBI   PORTB, 1          
0005da 9a28                          SBI   PORTB, 0          
0005db d00b                          RCALL delay_short      
0005dc 9828                          CBI   PORTB, 0          
0005dd d00c                          RCALL delay_us          
                                     ;----------------------------------------------------
0005de 2fb0                          MOV   R27, R16
0005df 95b2                          SWAP  R27              
0005e0 7fb0                          ANDI  R27, 0xF0        
0005e1 b9bb                          OUT   PORTD, R27       
0005e2 9a28                          SBI   PORTB, 0         
0005e3 d003                          RCALL delay_short       
0005e4 9828                          CBI   PORTB, 0          
0005e5 d004                          RCALL delay_us          
0005e6 9508                          RET
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 //////////////////////////////////////////////////////// DELAJI ///////////////////////////////////////////////////////////////////
                                 
                                 delay_short:
0005e7 0000                            NOP
0005e8 0000                            NOP
0005e9 9508                            RET
                                 
                                 delay_us:
0005ea e5ca                            LDI   R28, 90
0005eb dffb                      l3:   RCALL delay_short
0005ec 95ca                            DEC   R28
0005ed f7e9                            BRNE  l3
0005ee 9508                            RET
                                 
                                 delay_ms:
0005ef e2c8                            LDI   R28, 40
0005f0 dff9                      l4:   RCALL delay_us
0005f1 991a                      	sbic pinb, 2
0005f2 e081                      	ldi  r24, 1
0005f3 991a                      	sbic pinb, 2
0005f4 940c 0626                 	jmp gumb_pritisk_loop
0005f6 991b                      	sbic pinb, 3
0005f7 e082                      	ldi r24, 2
0005f8 991b                      	sbic pinb, 3
0005f9 940c 0626                 	jmp gumb_pritisk_loop
0005fb 991c                      	sbic pinb, 4
0005fc e083                      	ldi r24, 3
0005fd 991c                      	sbic pinb, 4
0005fe 940c 0626                 	jmp   gumb_pritisk_loop
000600 991d                      	sbic pinb, 5
000601 e084                      	ldi r24, 4
000602 991d                      	sbic pinb, 5
000603 940c 0626                 	jmp gumb_pritisk_loop  
000605 95ca                            DEC   R28
000606 f749                            BRNE  l4
000607 9508                            RET
                                 
                                 delay_seconds:        ;nested loop subroutine (max delay 3.11s)
000608 efcf                          LDI   R28, 255    ;outer loop counter 
000609 efdf                      l5: LDI   R29, 255    ;mid loop counter
00060a e124                      l6: LDI   R18, 20     ;inner loop counter to give 0.25s delay
00060b 952a                      l7: DEC   R18  
00060c 991a                      	sbic pinb, 2
00060d e081                      	ldi  r24, 1
00060e 991a                      	sbic pinb, 2
00060f 940c 0626                 	jmp gumb_pritisk_loop
000611 991b                      	sbic pinb, 3
000612 e082                      	ldi r24, 2
000613 991b                      	sbic pinb, 3
000614 940c 0626                 	jmp gumb_pritisk_loop
000616 991c                      	sbic pinb, 4
000617 e083                      	ldi r24, 3
000618 991c                      	sbic pinb, 4
000619 940c 0626                 	jmp   gumb_pritisk_loop
00061b 991d                      	sbic pinb, 5
00061c e084                      	ldi r24, 4
00061d 991d                      	sbic pinb, 5
00061e 940c 0626                 	jmp gumb_pritisk_loop 
000620 f751                          BRNE  l7          ;loop if not zero
000621 95da                          DEC   R29         ;decrement mid loop
000622 f739                          BRNE  l6          ;loop if not zero
000623 95ca                          DEC   R28         ;decrement outer loop
000624 f721                          BRNE  l5          ;loop if not zero
000625 9508                          RET               ;return to calle
                                 
                                 gumb_pritisk_loop:
000626 940e 00a3                 	call gumb_pritisk
000628 9508                      	ret


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   1 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 407 r17:   0 r18:   2 r19:   7 r20:   2 
r21:  17 r22:  16 r23:   2 r24:  17 r25:   0 r26:   6 r27:  14 r28:   6 
r29:   2 r30:   1 r31:   1 
Registers used: 15 out of 35 (42.9%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   3 adiw  :   0 and   :   0 
andi  :   4 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   1 break :   0 breq  :  13 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   6 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  39 cbi   :  14 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   1 cpc   :   0 
cpi   :  13 cpse  :   0 dec   :   6 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   2 jmp   :  17 
ld    :   0 ldd   :   0 ldi   : 392 lds   :   0 lpm   :   1 lsl   :   0 
lsr   :   0 mov   :  32 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   2 or    :   0 ori   :   0 out   :   6 pop   :   0 
push  :   0 rcall : 807 ret   :  44 reti  :   0 rjmp  :   2 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   5 sbic  :  16 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   0 
sub   :   1 subi  :   0 swap  :   2 tst   :   0 wdr   :   0 
Instructions used: 24 out of 113 (21.2%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000068 0x000c52   2970     54   3024   32768   9.2%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 1 warnings
