{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730682204579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730682204595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 08:03:24 2024 " "Processing started: Mon Nov 04 08:03:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730682204595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682204595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682204595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730682205034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730682205034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart/synthesis/uart.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/uart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_irq_mapper " "Found entity 1: uart_irq_mapper" {  } { { "uart/synthesis/submodules/uart_irq_mapper.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0 " "Found entity 1: uart_mm_interconnect_0" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_avalon_st_adapter " "Found entity 1: uart_mm_interconnect_0_avalon_st_adapter" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_rsp_mux_001 " "Found entity 1: uart_mm_interconnect_0_rsp_mux_001" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214200 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_rsp_mux " "Found entity 1: uart_mm_interconnect_0_rsp_mux" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_rsp_demux_002 " "Found entity 1: uart_mm_interconnect_0_rsp_demux_002" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_mux_002 " "Found entity 1: uart_mm_interconnect_0_cmd_mux_002" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_mux " "Found entity 1: uart_mm_interconnect_0_cmd_mux" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_demux_001 " "Found entity 1: uart_mm_interconnect_0_cmd_demux_001" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_demux " "Found entity 1: uart_mm_interconnect_0_cmd_demux" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730682214216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730682214216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_004_default_decode " "Found entity 1: uart_mm_interconnect_0_router_004_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214216 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router_004 " "Found entity 2: uart_mm_interconnect_0_router_004" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730682214216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730682214216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_002_default_decode " "Found entity 1: uart_mm_interconnect_0_router_002_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214216 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router_002 " "Found entity 2: uart_mm_interconnect_0_router_002" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730682214216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730682214216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_001_default_decode " "Found entity 1: uart_mm_interconnect_0_router_001_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214216 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router_001 " "Found entity 2: uart_mm_interconnect_0_router_001" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730682214216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730682214216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_default_decode " "Found entity 1: uart_mm_interconnect_0_router_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214216 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router " "Found entity 2: uart_mm_interconnect_0_router" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "uart/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "uart/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_0_tx " "Found entity 1: uart_uart_0_tx" {  } { { "uart/synthesis/submodules/uart_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214247 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_uart_0_rx_stimulus_source " "Found entity 2: uart_uart_0_rx_stimulus_source" {  } { { "uart/synthesis/submodules/uart_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214247 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_uart_0_rx " "Found entity 3: uart_uart_0_rx" {  } { { "uart/synthesis/submodules/uart_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214247 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_uart_0_regs " "Found entity 4: uart_uart_0_regs" {  } { { "uart/synthesis/submodules/uart_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214247 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_uart_0 " "Found entity 5: uart_uart_0" {  } { { "uart/synthesis/submodules/uart_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_ram " "Found entity 1: uart_ram" {  } { { "uart/synthesis/submodules/uart_ram.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_pio_0 " "Found entity 1: uart_pio_0" {  } { { "uart/synthesis/submodules/uart_pio_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu " "Found entity 1: uart_cpu" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file uart/synthesis/submodules/uart_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_cpu_register_bank_a_module " "Found entity 1: uart_cpu_cpu_register_bank_a_module" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_cpu_cpu_register_bank_b_module " "Found entity 2: uart_cpu_cpu_register_bank_b_module" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_cpu_cpu_nios2_oci_debug " "Found entity 3: uart_cpu_cpu_nios2_oci_debug" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_cpu_cpu_nios2_oci_break " "Found entity 4: uart_cpu_cpu_nios2_oci_break" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_cpu_cpu_nios2_oci_xbrk " "Found entity 5: uart_cpu_cpu_nios2_oci_xbrk" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_cpu_cpu_nios2_oci_dbrk " "Found entity 6: uart_cpu_cpu_nios2_oci_dbrk" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_cpu_cpu_nios2_oci_itrace " "Found entity 7: uart_cpu_cpu_nios2_oci_itrace" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_cpu_cpu_nios2_oci_td_mode " "Found entity 8: uart_cpu_cpu_nios2_oci_td_mode" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_cpu_cpu_nios2_oci_dtrace " "Found entity 9: uart_cpu_cpu_nios2_oci_dtrace" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: uart_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: uart_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: uart_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_cpu_cpu_nios2_oci_fifo " "Found entity 13: uart_cpu_cpu_nios2_oci_fifo" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_cpu_cpu_nios2_oci_pib " "Found entity 14: uart_cpu_cpu_nios2_oci_pib" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_cpu_cpu_nios2_oci_im " "Found entity 15: uart_cpu_cpu_nios2_oci_im" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_cpu_cpu_nios2_performance_monitors " "Found entity 16: uart_cpu_cpu_nios2_performance_monitors" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_cpu_cpu_nios2_avalon_reg " "Found entity 17: uart_cpu_cpu_nios2_avalon_reg" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "18 uart_cpu_cpu_ociram_sp_ram_module " "Found entity 18: uart_cpu_cpu_ociram_sp_ram_module" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "19 uart_cpu_cpu_nios2_ocimem " "Found entity 19: uart_cpu_cpu_nios2_ocimem" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "20 uart_cpu_cpu_nios2_oci " "Found entity 20: uart_cpu_cpu_nios2_oci" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""} { "Info" "ISGN_ENTITY_NAME" "21 uart_cpu_cpu " "Found entity 21: uart_cpu_cpu" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_cpu_debug_slave_sysclk " "Found entity 1: uart_cpu_cpu_debug_slave_sysclk" {  } { { "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_cpu_debug_slave_tck " "Found entity 1: uart_cpu_cpu_debug_slave_tck" {  } { { "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_tck.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_cpu_debug_slave_wrapper " "Found entity 1: uart_cpu_cpu_debug_slave_wrapper" {  } { { "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_cpu_test_bench " "Found entity 1: uart_cpu_cpu_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_cpu_test_bench.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214294 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730682214388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu uart_cpu:cpu " "Elaborating entity \"uart_cpu\" for hierarchy \"uart_cpu:cpu\"" {  } { { "uart/synthesis/uart.v" "cpu" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/uart.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu uart_cpu:cpu\|uart_cpu_cpu:cpu " "Elaborating entity \"uart_cpu_cpu\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "cpu" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_test_bench uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_test_bench:the_uart_cpu_cpu_test_bench " "Elaborating entity \"uart_cpu_cpu_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_test_bench:the_uart_cpu_cpu_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_test_bench" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_register_bank_a_module uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a " "Elaborating entity \"uart_cpu_cpu_register_bank_a_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "uart_cpu_cpu_register_bank_a" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_altsyncram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214575 ""}  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730682214575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_a_module:uart_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_register_bank_b_module uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_b_module:uart_cpu_cpu_register_bank_b " "Elaborating entity \"uart_cpu_cpu_register_bank_b_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_register_bank_b_module:uart_cpu_cpu_register_bank_b\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "uart_cpu_cpu_register_bank_b" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci " "Elaborating entity \"uart_cpu_cpu_nios2_oci\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_debug uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug " "Elaborating entity \"uart_cpu_cpu_nios2_oci_debug\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_debug" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214700 ""}  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730682214700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_break uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_break:the_uart_cpu_cpu_nios2_oci_break " "Elaborating entity \"uart_cpu_cpu_nios2_oci_break\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_break:the_uart_cpu_cpu_nios2_oci_break\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_break" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_xbrk uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_xbrk:the_uart_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"uart_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_xbrk:the_uart_cpu_cpu_nios2_oci_xbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_xbrk" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_dbrk uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_dbrk:the_uart_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"uart_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_dbrk:the_uart_cpu_cpu_nios2_oci_dbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_dbrk" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_itrace uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_itrace:the_uart_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"uart_cpu_cpu_nios2_oci_itrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_itrace:the_uart_cpu_cpu_nios2_oci_itrace\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_itrace" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_dtrace uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_dtrace:the_uart_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"uart_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_dtrace:the_uart_cpu_cpu_nios2_oci_dtrace\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_dtrace" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_td_mode uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_dtrace:the_uart_cpu_cpu_nios2_oci_dtrace\|uart_cpu_cpu_nios2_oci_td_mode:uart_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"uart_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_dtrace:the_uart_cpu_cpu_nios2_oci_dtrace\|uart_cpu_cpu_nios2_oci_td_mode:uart_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "uart_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_fifo uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_fifo:the_uart_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"uart_cpu_cpu_nios2_oci_fifo\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_fifo:the_uart_cpu_cpu_nios2_oci_fifo\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_fifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_compute_input_tm_cnt uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_fifo:the_uart_cpu_cpu_nios2_oci_fifo\|uart_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_uart_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"uart_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_fifo:the_uart_cpu_cpu_nios2_oci_fifo\|uart_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_uart_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_fifo_wrptr_inc uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_fifo:the_uart_cpu_cpu_nios2_oci_fifo\|uart_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_uart_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"uart_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_fifo:the_uart_cpu_cpu_nios2_oci_fifo\|uart_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_uart_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_fifo_cnt_inc uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_fifo:the_uart_cpu_cpu_nios2_oci_fifo\|uart_cpu_cpu_nios2_oci_fifo_cnt_inc:the_uart_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"uart_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_fifo:the_uart_cpu_cpu_nios2_oci_fifo\|uart_cpu_cpu_nios2_oci_fifo_cnt_inc:the_uart_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_pib uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_pib:the_uart_cpu_cpu_nios2_oci_pib " "Elaborating entity \"uart_cpu_cpu_nios2_oci_pib\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_pib:the_uart_cpu_cpu_nios2_oci_pib\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_pib" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_oci_im uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_im:the_uart_cpu_cpu_nios2_oci_im " "Elaborating entity \"uart_cpu_cpu_nios2_oci_im\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_im:the_uart_cpu_cpu_nios2_oci_im\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_oci_im" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_avalon_reg uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_avalon_reg:the_uart_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"uart_cpu_cpu_nios2_avalon_reg\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_avalon_reg:the_uart_cpu_cpu_nios2_avalon_reg\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_avalon_reg" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_nios2_ocimem uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem " "Elaborating entity \"uart_cpu_cpu_nios2_ocimem\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_nios2_ocimem" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_ociram_sp_ram_module uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram " "Elaborating entity \"uart_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "uart_cpu_cpu_ociram_sp_ram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_altsyncram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682214935 ""}  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730682214935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682214967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682214967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_ocimem:the_uart_cpu_cpu_nios2_ocimem\|uart_cpu_cpu_ociram_sp_ram_module:uart_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_debug_slave_wrapper uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"uart_cpu_cpu_debug_slave_wrapper\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "the_uart_cpu_cpu_debug_slave_wrapper" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_debug_slave_tck uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|uart_cpu_cpu_debug_slave_tck:the_uart_cpu_cpu_debug_slave_tck " "Elaborating entity \"uart_cpu_cpu_debug_slave_tck\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|uart_cpu_cpu_debug_slave_tck:the_uart_cpu_cpu_debug_slave_tck\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" "the_uart_cpu_cpu_debug_slave_tck" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682214998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_cpu_debug_slave_sysclk uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|uart_cpu_cpu_debug_slave_sysclk:the_uart_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"uart_cpu_cpu_debug_slave_sysclk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|uart_cpu_cpu_debug_slave_sysclk:the_uart_cpu_cpu_debug_slave_sysclk\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" "the_uart_cpu_cpu_debug_slave_sysclk" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682215029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" "uart_cpu_cpu_debug_slave_phy" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682215076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682215076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215076 ""}  } { { "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730682215076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682215076 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682215092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682215482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_debug_slave_wrapper:the_uart_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:uart_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682215592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_pio_0 uart_pio_0:pio_0 " "Elaborating entity \"uart_pio_0\" for hierarchy \"uart_pio_0:pio_0\"" {  } { { "uart/synthesis/uart.v" "pio_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/uart.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682215623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_ram uart_ram:ram " "Elaborating entity \"uart_ram\" for hierarchy \"uart_ram:ram\"" {  } { { "uart/synthesis/uart.v" "ram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/uart.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682215639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_ram.v" "the_altsyncram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682215654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_ram.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682215654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_ram.hex " "Parameter \"init_file\" = \"uart_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730682215654 ""}  } { { "uart/synthesis/submodules/uart_ram.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730682215654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gmf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gmf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gmf1 " "Found entity 1: altsyncram_gmf1" {  } { { "db/altsyncram_gmf1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/db/altsyncram_gmf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682215717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682215717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gmf1 uart_ram:ram\|altsyncram:the_altsyncram\|altsyncram_gmf1:auto_generated " "Elaborating entity \"altsyncram_gmf1\" for hierarchy \"uart_ram:ram\|altsyncram:the_altsyncram\|altsyncram_gmf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682215717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_qsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_qsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_qsa " "Found entity 1: decode_qsa" {  } { { "db/decode_qsa.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/db/decode_qsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682216452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682216452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_qsa uart_ram:ram\|altsyncram:the_altsyncram\|altsyncram_gmf1:auto_generated\|decode_qsa:decode3 " "Elaborating entity \"decode_qsa\" for hierarchy \"uart_ram:ram\|altsyncram:the_altsyncram\|altsyncram_gmf1:auto_generated\|decode_qsa:decode3\"" {  } { { "db/altsyncram_gmf1.tdf" "decode3" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/db/altsyncram_gmf1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nob " "Found entity 1: mux_nob" {  } { { "db/mux_nob.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/db/mux_nob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682216499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682216499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nob uart_ram:ram\|altsyncram:the_altsyncram\|altsyncram_gmf1:auto_generated\|mux_nob:mux2 " "Elaborating entity \"mux_nob\" for hierarchy \"uart_ram:ram\|altsyncram:the_altsyncram\|altsyncram_gmf1:auto_generated\|mux_nob:mux2\"" {  } { { "db/altsyncram_gmf1.tdf" "mux2" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/db/altsyncram_gmf1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_0 uart_uart_0:uart_0 " "Elaborating entity \"uart_uart_0\" for hierarchy \"uart_uart_0:uart_0\"" {  } { { "uart/synthesis/uart.v" "uart_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/uart.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_0_tx uart_uart_0:uart_0\|uart_uart_0_tx:the_uart_uart_0_tx " "Elaborating entity \"uart_uart_0_tx\" for hierarchy \"uart_uart_0:uart_0\|uart_uart_0_tx:the_uart_uart_0_tx\"" {  } { { "uart/synthesis/submodules/uart_uart_0.v" "the_uart_uart_0_tx" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_0_rx uart_uart_0:uart_0\|uart_uart_0_rx:the_uart_uart_0_rx " "Elaborating entity \"uart_uart_0_rx\" for hierarchy \"uart_uart_0:uart_0\|uart_uart_0_rx:the_uart_uart_0_rx\"" {  } { { "uart/synthesis/submodules/uart_uart_0.v" "the_uart_uart_0_rx" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_0_rx_stimulus_source uart_uart_0:uart_0\|uart_uart_0_rx:the_uart_uart_0_rx\|uart_uart_0_rx_stimulus_source:the_uart_uart_0_rx_stimulus_source " "Elaborating entity \"uart_uart_0_rx_stimulus_source\" for hierarchy \"uart_uart_0:uart_0\|uart_uart_0_rx:the_uart_uart_0_rx\|uart_uart_0_rx_stimulus_source:the_uart_uart_0_rx_stimulus_source\"" {  } { { "uart/synthesis/submodules/uart_uart_0.v" "the_uart_uart_0_rx_stimulus_source" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_0_regs uart_uart_0:uart_0\|uart_uart_0_regs:the_uart_uart_0_regs " "Elaborating entity \"uart_uart_0_regs\" for hierarchy \"uart_uart_0:uart_0\|uart_uart_0_regs:the_uart_uart_0_regs\"" {  } { { "uart/synthesis/submodules/uart_uart_0.v" "the_uart_uart_0_regs" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0 uart_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"uart_mm_interconnect_0\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\"" {  } { { "uart/synthesis/uart.v" "mm_interconnect_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/uart.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "ram_s1_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "uart_0_s1_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "pio_0_s1_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cpu_debug_mem_slave_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo uart_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cpu_debug_mem_slave_agent_rsp_fifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router:router " "Elaborating entity \"uart_mm_interconnect_0_router\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router:router\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "router" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_default_decode uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router:router\|uart_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"uart_mm_interconnect_0_router_default_decode\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router:router\|uart_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_001 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"uart_mm_interconnect_0_router_001\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_001:router_001\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "router_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_001_default_decode uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_001:router_001\|uart_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"uart_mm_interconnect_0_router_001_default_decode\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_001:router_001\|uart_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682216999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_002 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"uart_mm_interconnect_0_router_002\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_002:router_002\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "router_002" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_002_default_decode uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_002:router_002\|uart_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"uart_mm_interconnect_0_router_002_default_decode\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_002:router_002\|uart_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_004 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"uart_mm_interconnect_0_router_004\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_004:router_004\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "router_004" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_router_004_default_decode uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_004:router_004\|uart_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"uart_mm_interconnect_0_router_004_default_decode\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_router_004:router_004\|uart_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_cmd_demux uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"uart_mm_interconnect_0_cmd_demux\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cmd_demux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_cmd_demux_001 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"uart_mm_interconnect_0_cmd_demux_001\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_cmd_mux uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"uart_mm_interconnect_0_cmd_mux\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cmd_mux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_cmd_mux_002 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"uart_mm_interconnect_0_cmd_mux_002\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_rsp_demux_002 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"uart_mm_interconnect_0_rsp_demux_002\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_rsp_mux uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"uart_mm_interconnect_0_rsp_mux\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "rsp_mux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_rsp_mux_001 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"uart_mm_interconnect_0_rsp_mux_001\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_avalon_st_adapter uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"uart_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"uart_mm_interconnect_0:mm_interconnect_0\|uart_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_irq_mapper uart_irq_mapper:irq_mapper " "Elaborating entity \"uart_irq_mapper\" for hierarchy \"uart_irq_mapper:irq_mapper\"" {  } { { "uart/synthesis/uart.v" "irq_mapper" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/uart.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "uart/synthesis/uart.v" "rst_controller" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/uart.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "uart/synthesis/uart.v" "rst_controller_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/uart.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682217234 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1730682217828 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.11.04.08:03:40 Progress: Loading sld23d5e3ab/alt_sld_fab_wrapper_hw.tcl " "2024.11.04.08:03:40 Progress: Loading sld23d5e3ab/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682220659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682223051 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682223176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682225725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682225819 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682225912 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682226022 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682226022 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682226022 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1730682226710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld23d5e3ab/alt_sld_fab.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/db/ip/sld23d5e3ab/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682226898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682226898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682226960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682226960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682226976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682226976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682227023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682227023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682227101 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682227101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682227101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/db/ip/sld23d5e3ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730682227163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682227163 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730682229260 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart/synthesis/submodules/uart_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_uart_0.v" 44 -1 0 } } { "uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "uart/synthesis/submodules/uart_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_uart_0.v" 61 -1 0 } } { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2878 -1 0 } } { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 3878 -1 0 } } { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 3500 -1 0 } } { "uart/synthesis/submodules/uart_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_uart_0.v" 42 -1 0 } } { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 2099 -1 0 } } { "uart/synthesis/submodules/uart_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_uart_0.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1730682229322 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1730682229322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682229900 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730682231386 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/output_files/uart.map.smsg " "Generated suppressed messages file D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/output_files/uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682231683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730682233514 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730682233514 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2146 " "Implemented 2146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730682233702 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730682233702 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1816 " "Implemented 1816 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730682233702 ""} { "Info" "ICUT_CUT_TM_RAMS" "320 " "Implemented 320 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1730682233702 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730682233702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730682233733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 08:03:53 2024 " "Processing ended: Mon Nov 04 08:03:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730682233733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730682233733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730682233733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730682233733 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1730682234922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730682234955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 08:03:54 2024 " "Processing started: Mon Nov 04 08:03:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730682234955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1730682234955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uart -c uart " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1730682234955 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1730682235032 ""}
{ "Info" "0" "" "Project  = uart" {  } {  } 0 0 "Project  = uart" 0 0 "Fitter" 0 0 1730682235032 ""}
{ "Info" "0" "" "Revision = uart" {  } {  } 0 0 "Revision = uart" 0 0 "Fitter" 0 0 1730682235032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1730682235126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1730682235126 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1730682235157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730682235204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730682235204 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1730682235486 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1730682235486 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730682235674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730682235674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730682235674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730682235674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730682235674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730682235674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730682235674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730682235674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1730682235674 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1730682235674 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/" { { 0 { 0 ""} 0 9358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730682235674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/" { { 0 { 0 ""} 0 9360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730682235674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/" { { 0 { 0 ""} 0 9362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730682235674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/" { { 0 { 0 ""} 0 9364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730682235674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/" { { 0 { 0 ""} 0 9366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1730682235674 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1730682235674 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1730682235674 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1730682235892 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1730682236675 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1730682236675 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1730682236675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1730682236675 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1730682236675 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1730682236675 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'uart/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1730682236690 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/uart_cpu_cpu.sdc " "Reading SDC File: 'uart/synthesis/submodules/uart_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1730682236690 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|monitor_ready clk_clk " "Register uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730682236722 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1730682236722 "|uart|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1730682236737 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1730682236737 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1730682236737 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1730682236737 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730682236737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730682236737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1730682236737 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1730682236737 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730682236909 ""}  } { { "uart/synthesis/uart.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/uart.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/" { { 0 { 0 ""} 0 9348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730682236909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730682236909 ""}  } { { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/" { { 0 { 0 ""} 0 8995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730682236909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730682236909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|W_rf_wren " "Destination node uart_cpu:cpu\|uart_cpu_cpu:cpu\|W_rf_wren" {  } { { "uart/synthesis/submodules/uart_cpu_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/uart_cpu_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/" { { 0 { 0 ""} 0 1829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730682236909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/" { { 0 { 0 ""} 0 2435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730682236909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1730682236909 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1730682236909 ""}  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730682236909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730682236909 ""}  } { { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/" { { 0 { 0 ""} 0 1911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730682236909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1730682236909 ""}  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/uart/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/" { { 0 { 0 ""} 0 3546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730682236909 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1730682237253 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730682237253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730682237253 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730682237253 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730682237269 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1730682237269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1730682237269 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1730682237269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1730682237338 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1730682237338 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1730682237338 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730682237598 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1730682237598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1730682239364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730682239708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1730682239755 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1730682241194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730682241194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1730682241601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1730682244367 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1730682244367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1730682244742 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1730682244742 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1730682244742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730682244742 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1730682244898 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730682244914 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730682245226 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730682245242 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730682245539 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730682246087 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/output_files/uart.fit.smsg " "Generated suppressed messages file D:/2024/FPGA/codeFPGA_NIOS2/Bai4-UART/output_files/uart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1730682246681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5739 " "Peak virtual memory: 5739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730682247759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 08:04:07 2024 " "Processing ended: Mon Nov 04 08:04:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730682247759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730682247759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730682247759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1730682247759 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1730682248855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730682248878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 08:04:08 2024 " "Processing started: Mon Nov 04 08:04:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730682248878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1730682248878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uart -c uart " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1730682248878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1730682249224 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1730682251846 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1730682251944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730682252306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 08:04:12 2024 " "Processing ended: Mon Nov 04 08:04:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730682252306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730682252306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730682252306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1730682252306 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1730682252990 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1730682253643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730682253659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 08:04:13 2024 " "Processing started: Mon Nov 04 08:04:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730682253659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682253659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart -c uart " "Command: quartus_sta uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682253659 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1730682253908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682254258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682254259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682254327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682254327 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1730682255069 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1730682255069 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1730682255069 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1730682255069 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1730682255069 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682255069 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'uart/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682255084 ""}
{ "Info" "ISTA_SDC_FOUND" "uart/synthesis/submodules/uart_cpu_cpu.sdc " "Reading SDC File: 'uart/synthesis/submodules/uart_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682255092 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|monitor_ready clk_clk " "Register uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730682255123 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682255123 "|uart|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1730682255157 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1730682255157 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682255157 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1730682255157 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1730682255221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.687 " "Worst-case setup slack is 46.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682255246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682255246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.687               0.000 altera_reserved_tck  " "   46.687               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682255246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682255246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682255251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682255251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682255251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682255251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.977 " "Worst-case recovery slack is 97.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682255252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682255252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.977               0.000 altera_reserved_tck  " "   97.977               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682255252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682255252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.009 " "Worst-case removal slack is 1.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682255252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682255252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.009               0.000 altera_reserved_tck  " "    1.009               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682255252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682255252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.624 " "Worst-case minimum pulse width slack is 49.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682255252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682255252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.624               0.000 altera_reserved_tck  " "   49.624               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682255252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682255252 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682255322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682255322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682255322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682255322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.099 ns " "Worst Case Available Settling Time: 197.099 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682255322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682255322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682255322 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682255322 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682255322 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1730682255325 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682255353 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682255933 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|monitor_ready clk_clk " "Register uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730682256090 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256090 "|uart|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1730682256093 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1730682256093 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.074 " "Worst-case setup slack is 47.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.074               0.000 altera_reserved_tck  " "   47.074               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.185 " "Worst-case recovery slack is 98.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.185               0.000 altera_reserved_tck  " "   98.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.911 " "Worst-case removal slack is 0.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 altera_reserved_tck  " "    0.911               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.567 " "Worst-case minimum pulse width slack is 49.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.567               0.000 altera_reserved_tck  " "   49.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256126 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682256164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682256164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682256164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682256164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.384 ns " "Worst Case Available Settling Time: 197.384 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682256164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682256164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682256164 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682256164 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256164 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1730682256169 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|monitor_ready clk_clk " "Register uart_cpu:cpu\|uart_cpu_cpu:cpu\|uart_cpu_cpu_nios2_oci:the_uart_cpu_cpu_nios2_oci\|uart_cpu_cpu_nios2_oci_debug:the_uart_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1730682256308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256308 "|uart|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1730682256311 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1730682256311 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.647 " "Worst-case setup slack is 48.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.647               0.000 altera_reserved_tck  " "   48.647               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.965 " "Worst-case recovery slack is 98.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.965               0.000 altera_reserved_tck  " "   98.965               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.492 " "Worst-case removal slack is 0.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 altera_reserved_tck  " "    0.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.476 " "Worst-case minimum pulse width slack is 49.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.476               0.000 altera_reserved_tck  " "   49.476               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730682256334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256334 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682256385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682256385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682256385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682256385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.619 ns " "Worst Case Available Settling Time: 198.619 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682256385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682256385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682256385 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1730682256385 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256385 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256798 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730682256945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 08:04:16 2024 " "Processing ended: Mon Nov 04 08:04:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730682256945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730682256945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730682256945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682256945 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus Prime Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1730682257693 ""}
