// Seed: 1771821111
module module_0 (
    input  uwire id_0,
    output wire  id_1
);
  assign id_1 = 1;
  wire id_3;
  assign id_3 = id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    input tri0 id_2,
    output wor id_3,
    output supply1 id_4
);
  assign id_4 = 1;
  assign id_4 = 1;
  supply1 id_6;
  wire id_7;
  module_0(
      id_0, id_6
  );
  assign {id_2, (1) & 1, 1} = id_6;
  supply1 id_8;
  initial
    if (id_2) @* @(negedge id_8 or posedge 1);
    else begin
      if (id_0)
        @(posedge (1'd0)) begin
          @(posedge 1'b0) begin
            id_1 <= 1 <-> id_6;
          end
        end
    end
endmodule
