<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1709</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:14px;font-family:Times;color:#0860a8;}
	.ft06{font-size:18px;font-family:Times;color:#0860a8;}
	.ft07{font-size:16px;font-family:Times;color:#0860a8;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1709-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1709.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3C&#160;36-25</p>
<p style="position:absolute;top:47px;left:685px;white-space:nowrap" class="ft01">INTELÂ®&#160;PROCESSOR TRACE</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft09">During&#160;the&#160;enclave&#160;execution, Intel PT remains enabled, and&#160;periodic or timing packets&#160;such&#160;as PSB,&#160;TSC, MTC, or&#160;<br/>CBR&#160;can still&#160;be&#160;generated. No&#160;IPs&#160;or other architectural state&#160;will be exposed.<br/>For&#160;packet generation examples&#160;on enclave&#160;entry&#160;or exit, se<a href="o_fe12b1e2a880e0ce-1749.html">e Section 36.7</a>.</p>
<p style="position:absolute;top:174px;left:69px;white-space:nowrap" class="ft03">Debug Enclaves</p>
<p style="position:absolute;top:199px;left:69px;white-space:nowrap" class="ft08">SGX allows an&#160;enclave&#160;to be&#160;configured&#160;with&#160;relaxed&#160;protection of confidentiality&#160;for&#160;debug pu<a href="þÿ">rposes, see&#160;<i>IntelÂ®&#160;<br/>Software&#160;Guard Extensions Programming&#160;Reference</i></a>. In&#160;a debug&#160;enclave, Intel&#160;PT continues to&#160;function&#160;normally.&#160;<br/>Specifically, ContextEn is&#160;not impacted&#160;by&#160;enclave&#160;entry&#160;or exit. Hence&#160;the generation&#160;of&#160;ContextEn-dependent&#160;<br/>packets within&#160;a debug&#160;enclave&#160;is&#160;allowed.</p>
<p style="position:absolute;top:293px;left:69px;white-space:nowrap" class="ft05">36.2.8.4 &#160;&#160;SENTER/ENTERACCS and ACM</p>
<p style="position:absolute;top:320px;left:69px;white-space:nowrap" class="ft08">GETSEC[SENTER] and&#160;GETSEC[ENTERACCS] instructions clear&#160;TraceEn,&#160;and&#160;it is&#160;not restored when those&#160;instruc-<br/>tion complete.&#160;SENTER also&#160;causes&#160;TraceEn&#160;to be&#160;cleared&#160;on&#160;other logical processors when they rendezvous and&#160;<br/>enter the&#160;SENTER sleep&#160;state.&#160;In&#160;these two cases,&#160;the disabling of packet&#160;generation is&#160;not&#160;guaranteed to&#160;flush&#160;<br/>internally&#160;buffered packets. Some packets&#160;may be dropped.<br/>When executing an&#160;authenticated&#160;code&#160;module (ACM), packet&#160;generation is silently&#160;disabled&#160;during ACRAM setup.&#160;<br/>TraceEn will be cleared, but no&#160;TIP.PGD&#160;packet is generated. After completion of&#160;the module, the TraceEn&#160;value will&#160;<br/>be restored. There will be no&#160;TIP.PGE packet, but&#160;timing packets, like TSC and&#160;CBR, may&#160;be&#160;produced.</p>
<p style="position:absolute;top:469px;left:69px;white-space:nowrap" class="ft05">36.2.8.5 &#160;&#160;IntelÂ® Memory Protection Extensions (IntelÂ® MPX)</p>
<p style="position:absolute;top:496px;left:69px;white-space:nowrap" class="ft08">Bounds&#160;exceptions (#BR) caused by Intel MPX&#160;are treated&#160;like&#160;other exceptions,&#160;producing FUP&#160;and TIP&#160;packets&#160;<br/>that indicate&#160;the&#160;source and&#160;destination&#160;IPs.</p>
<p style="position:absolute;top:568px;left:69px;white-space:nowrap" class="ft06">36.3&#160;</p>
<p style="position:absolute;top:568px;left:148px;white-space:nowrap" class="ft06">CONFIGURATION AND PROGRAMMING GUIDELINE</p>
<p style="position:absolute;top:631px;left:69px;white-space:nowrap" class="ft07">36.3.1&#160;</p>
<p style="position:absolute;top:631px;left:149px;white-space:nowrap" class="ft07">Detection of&#160;Intel Processor Trace and Capability Enumeration</p>
<p style="position:absolute;top:660px;left:69px;white-space:nowrap" class="ft08">Processor support for Intel&#160;Processor&#160;Trace&#160;is indicated by&#160;CPUID.(EAX=07H,ECX=0H):EBX[bit 25]&#160;=&#160;1.&#160;CPUID&#160;<br/>function 14H is&#160;dedicated&#160;to enumerate&#160;the&#160;resource and capability of processors that&#160;report&#160;<br/>CPUID.(EAX=07H,ECX=0H):EBX[bit&#160;25]&#160;= 1.&#160;Different processor generations may have&#160;architecturally-defined&#160;<br/>variation in capabilitie<a href="o_fe12b1e2a880e0ce-1710.html">s. Table&#160;36-11</a>&#160;describes details of&#160;the&#160;enumerable&#160;capabilities that software must use across&#160;<br/>generations of processors that&#160;support Intel Processor Trace.</p>
</div>
</body>
</html>
