{
    "filename": "theories/Numbers/Integer/Abstract/ZBits.v",
    "coq_project": "coq",
    "vernac_cmds": [
        [
            "Require Import Bool ZAxioms ZMulOrder ZPow ZDivFloor ZSgnAbs ZParity NZLog.",
            "VernacRequire",
            "14ea4d291ffbf59fbbcb62e75c44eed21eeb3dd4"
        ],
        [
            "Module Type ZBitsProp (Import A : ZAxiomsSig') (Import B : ZMulOrderProp A) (Import C : ZParityProp A B) (Import D : ZSgnAbsProp A B) (Import E : ZPowProp A B C D) (Import F : ZDivProp A B D) (Import G : NZLog2Prop A A A B E).",
            "VernacDeclareModuleType",
            "15e62a0c21a1390584dfb6a22e8b5206b66171a4"
        ],
        [
            "Include BoolEqualityFacts A.",
            "VernacInclude",
            "7ed68650b12c85441d04083d31a32305de78a1ed"
        ],
        [
            "Ltac order_nz := try apply pow_nonzero; order'.",
            "VernacExtend",
            "a09ef6f538b81706edccbd414c949924827c8d7b"
        ],
        [
            "Ltac order_pos' := try apply abs_nonneg; order_pos.",
            "VernacExtend",
            "725f15018cedea6057633dacb9b8fc6d53197eda"
        ],
        [
            "Hint Rewrite div_0_l mod_0_l div_1_r mod_1_r : nz.",
            "VernacExtend",
            "aa8880124bdc3c2e2d272315fc9876e514f484bb"
        ],
        [
            "Lemma pow_sub_r : forall a b c, a~=0 -> 0<=c<=b -> a^(b-c) == a^b / a^c.",
            "VernacStartTheoremProof",
            "49d9b833831f61a89643e04b1c502ef769c133de"
        ],
        [
            "intros a b c Ha (H,H').",
            "VernacExtend",
            "67013e2d154e46297ec05fda8f2d1d0ee863e75e"
        ],
        [
            "rewrite <- (sub_simpl_r b c) at 2.",
            "VernacExtend",
            "2b1c92e9fa5db1f884f78f37e744e9915b8bbb70"
        ],
        [
            "rewrite pow_add_r; trivial.",
            "VernacExtend",
            "7b254c91537489a58a82c048ccb2aeb8405eaa11"
        ],
        [
            "rewrite div_mul.",
            "VernacExtend",
            "e8ff755208177d964319c616c12119ab27d88a6c"
        ],
        [
            "reflexivity.",
            "VernacExtend",
            "5cd1ae044f26cd6d89a5a5147c1d4fc5fc719d83"
        ],
        [
            "now apply pow_nonzero.",
            "VernacExtend",
            "e43dcfc06a9f119d1f2061caf4fbc8985bb63349"
        ],
        [
            "now apply le_0_sub.",
            "VernacExtend",
            "7608df615e622970fcf9da513e061f975cec835c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma pow_div_l : forall a b c, b~=0 -> 0<=c -> a mod b == 0 -> (a/b)^c == a^c / b^c.",
            "VernacStartTheoremProof",
            "807eb3110d6aa75f092aed67b239851a28378b34"
        ],
        [
            "intros a b c Hb Hc H.",
            "VernacExtend",
            "43ff7ec9d458aa1adf61963b91cceff8a19915d4"
        ],
        [
            "rewrite (div_mod a b Hb) at 2.",
            "VernacExtend",
            "3abffcf2d5b3d4043e4b991c15e05a075deffb00"
        ],
        [
            "rewrite H, add_0_r, pow_mul_l, mul_comm, div_mul.",
            "VernacExtend",
            "467d3753032ffe4c28594774acd0c949067edaa0"
        ],
        [
            "reflexivity.",
            "VernacExtend",
            "5cd1ae044f26cd6d89a5a5147c1d4fc5fc719d83"
        ],
        [
            "now apply pow_nonzero.",
            "VernacExtend",
            "e43dcfc06a9f119d1f2061caf4fbc8985bb63349"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Definition b2z (b:bool) := if b then 1 else 0.",
            "VernacDefinition",
            "b03de52c36276e06ad8f82e914f5b17897705c1f"
        ],
        [
            "Local Coercion b2z : bool >-> t.",
            "VernacCoercion",
            "b0fa006f6e40137c060940530b0943c6387a0170"
        ],
        [
            "Instance b2z_wd : Proper (Logic.eq ==> eq) b2z := _.",
            "VernacInstance",
            "323257ee43f1fc3c70be65667d24b31f29ea993e"
        ],
        [
            "Lemma exists_div2 a : exists a' (b:bool), a == 2*a' + b.",
            "VernacStartTheoremProof",
            "d893467a7e1cc33af59fb0481a210c0bcfe37f16"
        ],
        [
            "elim (Even_or_Odd a); [intros (a',H)| intros (a',H)].",
            "VernacExtend",
            "331da00f98e6e5632cf169d372b4091e4542f363"
        ],
        [
            "exists a'.",
            "VernacExtend",
            "c538f1e84054c7af2082d20e9d440f432df7145c"
        ],
        [
            "exists false.",
            "VernacExtend",
            "efaf31ccfff4e7a1a53eebfda466496ad9cae6be"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "exists a'.",
            "VernacExtend",
            "c538f1e84054c7af2082d20e9d440f432df7145c"
        ],
        [
            "exists true.",
            "VernacExtend",
            "f1afb887f52dc5f2c33bbe529599a5806ba44286"
        ],
        [
            "now simpl.",
            "VernacExtend",
            "7cf8ae1595f521e6705ea84c45dd2f1b53854af2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma testbit_0_r a (b:bool) : testbit (2*a+b) 0 = b.",
            "VernacStartTheoremProof",
            "1295b157be79b2c71331970172fcb2e37e202956"
        ],
        [
            "destruct b; simpl; rewrite ?add_0_r.",
            "VernacExtend",
            "3f28c7749d501d19b693fafaea2aaa56a75bc7cf"
        ],
        [
            "apply testbit_odd_0.",
            "VernacExtend",
            "b457a823e194b0c4c8a77ed29f29facd99c3f844"
        ],
        [
            "apply testbit_even_0.",
            "VernacExtend",
            "29a3617d4c05cb94e7235571ff8def3427437eb4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma testbit_succ_r a (b:bool) n : 0<=n -> testbit (2*a+b) (succ n) = testbit a n.",
            "VernacStartTheoremProof",
            "1446b996896c1d93b7e5ea2479f6da38a725726e"
        ],
        [
            "destruct b; simpl; rewrite ?add_0_r.",
            "VernacExtend",
            "3f28c7749d501d19b693fafaea2aaa56a75bc7cf"
        ],
        [
            "now apply testbit_odd_succ.",
            "VernacExtend",
            "f6dde911c1d120b077ff371182996add0ad256c3"
        ],
        [
            "now apply testbit_even_succ.",
            "VernacExtend",
            "e31aaea6820a76d3422a569a81371ea3c036a8e2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma testbit_spec' a n : 0<=n -> a.[n] == (a / 2^n) mod 2.",
            "VernacStartTheoremProof",
            "2405cb6f2a8787e52b01664877d8394fbb604ae6"
        ],
        [
            "intro Hn.",
            "VernacExtend",
            "81b3c1b7c56bc3b13f16050d6d157b1546f130f4"
        ],
        [
            "revert a.",
            "VernacExtend",
            "fca7ebc0dc4b29d6f26200e75bd08d5f5c664dc2"
        ],
        [
            "apply le_ind with (4:=Hn).",
            "VernacExtend",
            "b10bf56177b18b3864f34135ff8612c5eb62f941"
        ],
        [
            "solve_proper.",
            "VernacExtend",
            "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
        ],
        [
            "intros a.",
            "VernacExtend",
            "9fef235d1a71132a4c9de7f87ab95d540098d91d"
        ],
        [
            "nzsimpl.",
            "VernacExtend",
            "32a0da57fa9b6fef77a1ba15d7ad314a88420ca3"
        ],
        [
            "destruct (exists_div2 a) as (a' & b & H).",
            "VernacExtend",
            "3ffceeac1dae7b041cf748e74a452f42387baa3a"
        ],
        [
            "rewrite H at 1.",
            "VernacExtend",
            "fba7c31073b9d2b921baaf67e7a539a623b29af3"
        ],
        [
            "rewrite testbit_0_r.",
            "VernacExtend",
            "acfa713f3dc7cc79220c87494cdcd02eff7c0829"
        ],
        [
            "apply mod_unique with a'; trivial.",
            "VernacExtend",
            "0d79e4d26074763e609d385be895f1ad5a21f151"
        ],
        [
            "left.",
            "VernacExtend",
            "06dad9fc5698018f3f1213205145fec906c612b1"
        ],
        [
            "destruct b; split; simpl; order'.",
            "VernacExtend",
            "be59208d7bd62aea1160195344e1ed068427e428"
        ],
        [
            "clear n Hn.",
            "VernacExtend",
            "4816a25feb4b411159f5c0966c1e7caf220a499e"
        ],
        [
            "intros n Hn IH a.",
            "VernacExtend",
            "30a0ff7e90c1a5f3add53f72d540debc4f8c0ca3"
        ],
        [
            "destruct (exists_div2 a) as (a' & b & H).",
            "VernacExtend",
            "3ffceeac1dae7b041cf748e74a452f42387baa3a"
        ],
        [
            "rewrite H at 1.",
            "VernacExtend",
            "fba7c31073b9d2b921baaf67e7a539a623b29af3"
        ],
        [
            "rewrite testbit_succ_r, IH by trivial.",
            "VernacExtend",
            "ae41f8a12ab5624772fccd2af828399ff47e3aba"
        ],
        [
            "f_equiv.",
            "VernacExtend",
            "ed0db7be627cb3834790ae805a13139db94a9012"
        ],
        [
            "rewrite pow_succ_r, <- div_div by order_pos.",
            "VernacExtend",
            "6347526c77747e738f049c1a3bd07add48c5e7b7"
        ],
        [
            "f_equiv.",
            "VernacExtend",
            "ed0db7be627cb3834790ae805a13139db94a9012"
        ],
        [
            "apply div_unique with b; trivial.",
            "VernacExtend",
            "c0dc24ac1ceaca2d4eaa63f00fbf73b27d8316f1"
        ],
        [
            "left.",
            "VernacExtend",
            "06dad9fc5698018f3f1213205145fec906c612b1"
        ],
        [
            "destruct b; split; simpl; order'.",
            "VernacExtend",
            "be59208d7bd62aea1160195344e1ed068427e428"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma testbit_spec a n : 0<=n -> exists l h, 0<=l<2^n /\\ a == l + (a.[n] + 2*h)*2^n.",
            "VernacStartTheoremProof",
            "6d2c25206919ccdaf870aa91fb8ea22515297aa6"
        ],
        [
            "intro Hn.",
            "VernacExtend",
            "81b3c1b7c56bc3b13f16050d6d157b1546f130f4"
        ],
        [
            "exists (a mod 2^n).",
            "VernacExtend",
            "b62ea81c772e15f3026ab63e56b2b33ba629190f"
        ],
        [
            "exists (a / 2^n / 2).",
            "VernacExtend",
            "edf22c1e8d00665c869fdb2c50bd45132bccc7c4"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "apply mod_pos_bound; order_pos.",
            "VernacExtend",
            "72a1f8fd1ba80c5ae501401e569b65980f53567f"
        ],
        [
            "rewrite add_comm, mul_comm, (add_comm a.[n]).",
            "VernacExtend",
            "23b41e60e116c2c01ca81c1887ccca72e579ccd9"
        ],
        [
            "rewrite (div_mod a (2^n)) at 1 by order_nz.",
            "VernacExtend",
            "6edc56ddc060060d690e37aa1d7f5c42d56a06af"
        ],
        [
            "do 2 f_equiv.",
            "VernacExtend",
            "6cc189071c351e5241269ac84e047dd809b8a66a"
        ],
        [
            "rewrite testbit_spec' by trivial.",
            "VernacExtend",
            "69b10fb63a818dd95396c5fd8026b0f50fa239fb"
        ],
        [
            "apply div_mod.",
            "VernacExtend",
            "0e64ddcdd2364393478c919c145dccf26471ce87"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma testbit_true : forall a n, 0<=n -> (a.[n] = true <-> (a / 2^n) mod 2 == 1).",
            "VernacStartTheoremProof",
            "6ffb9db4e371e23b90ecbd5a93c8c10d8eac5e9d"
        ],
        [
            "intros a n Hn.",
            "VernacExtend",
            "7e15ed11f6dc569f68c470c713818382b4d3def0"
        ],
        [
            "rewrite <- testbit_spec' by trivial.",
            "VernacExtend",
            "38994b91b450fec8e0c29f18b0316c7cac592eb1"
        ],
        [
            "destruct a.[n]; split; simpl; now try order'.",
            "VernacExtend",
            "f4fdc2b4ba6e98212bf5d41c0f2028252946cd46"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma testbit_false : forall a n, 0<=n -> (a.[n] = false <-> (a / 2^n) mod 2 == 0).",
            "VernacStartTheoremProof",
            "27f9f558e1318db0942a1019f87dbbecc635d14d"
        ],
        [
            "intros a n Hn.",
            "VernacExtend",
            "7e15ed11f6dc569f68c470c713818382b4d3def0"
        ],
        [
            "rewrite <- testbit_spec' by trivial.",
            "VernacExtend",
            "38994b91b450fec8e0c29f18b0316c7cac592eb1"
        ],
        [
            "destruct a.[n]; split; simpl; now try order'.",
            "VernacExtend",
            "f4fdc2b4ba6e98212bf5d41c0f2028252946cd46"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma testbit_eqb : forall a n, 0<=n -> a.[n] = eqb ((a / 2^n) mod 2) 1.",
            "VernacStartTheoremProof",
            "e7e1f94f35d3ce497af9b2f8c3d823284ee04f43"
        ],
        [
            "intros a n Hn.",
            "VernacExtend",
            "7e15ed11f6dc569f68c470c713818382b4d3def0"
        ],
        [
            "apply eq_true_iff_eq.",
            "VernacExtend",
            "07a4346802ec5a58927985ce984a62185d994d5f"
        ],
        [
            "now rewrite testbit_true, eqb_eq.",
            "VernacExtend",
            "ed0fddf62cbb221a15013a8fd942ca769183d571"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma b2z_inj : forall (a0 b0:bool), a0 == b0 -> a0 = b0.",
            "VernacStartTheoremProof",
            "0b57b738b2c55b2c31cb1d925bb323b8535af99f"
        ],
        [
            "intros [|] [|]; simpl; trivial; order'.",
            "VernacExtend",
            "ef1d375e294980cb2bbdbffc9fd452d7630c7d47"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_b2z_double_div2 : forall (a0:bool) a, (a0+2*a)/2 == a.",
            "VernacStartTheoremProof",
            "f93363cde835cf9ceb493b4e0bfdbedfa8c05493"
        ],
        [
            "intros a0 a.",
            "VernacExtend",
            "c39a10dac85c7fa98e4ba46990a4b806a50da8d3"
        ],
        [
            "rewrite mul_comm, div_add by order'.",
            "VernacExtend",
            "cb207b22088942f49f409f48ab0b270ab98bb87e"
        ],
        [
            "now rewrite div_small, add_0_l by (destruct a0; split; simpl; order').",
            "VernacExtend",
            "1ecd97cccf40a78c0ae61aa34288660632196c13"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_b2z_double_bit0 : forall (a0:bool) a, (a0+2*a).[0] = a0.",
            "VernacStartTheoremProof",
            "0823df0b7da9fb85b19f78367cb040364428c994"
        ],
        [
            "intros a0 a.",
            "VernacExtend",
            "c39a10dac85c7fa98e4ba46990a4b806a50da8d3"
        ],
        [
            "apply b2z_inj.",
            "VernacExtend",
            "0d86e80d4009c05bc8d10a8f8aff4abfb8e626ee"
        ],
        [
            "rewrite testbit_spec' by order.",
            "VernacExtend",
            "75a82b8d66dfc95a12e30e156130beb588a0e9d8"
        ],
        [
            "nzsimpl.",
            "VernacExtend",
            "32a0da57fa9b6fef77a1ba15d7ad314a88420ca3"
        ],
        [
            "rewrite mul_comm, mod_add by order'.",
            "VernacExtend",
            "cbb5a88bce6abe3a42d7b8d97664e20395a5e9d2"
        ],
        [
            "now rewrite mod_small by (destruct a0; split; simpl; order').",
            "VernacExtend",
            "64e7e35b05c59db54e36c0a164bdaea802154b87"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma b2z_div2 : forall (a0:bool), a0/2 == 0.",
            "VernacStartTheoremProof",
            "6c0d53787a5611a7caf34931e49c93f117bf277f"
        ],
        [
            "intros a0.",
            "VernacExtend",
            "038b55d24b1748caf7a23cb07a7b76ab3164a368"
        ],
        [
            "rewrite <- (add_b2z_double_div2 a0 0).",
            "VernacExtend",
            "ef2c9e2f9b0172d31e066f740f17a9365b3c2344"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma b2z_bit0 : forall (a0:bool), a0.[0] = a0.",
            "VernacStartTheoremProof",
            "a73a6ffab7b9aeefd3b2d1efc1d17b0f416b2da1"
        ],
        [
            "intros a0.",
            "VernacExtend",
            "038b55d24b1748caf7a23cb07a7b76ab3164a368"
        ],
        [
            "rewrite <- (add_b2z_double_bit0 a0 0) at 2.",
            "VernacExtend",
            "2e3a7224fa84e022a4471ef4931a5bf561395466"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma testbit_unique : forall a n (a0:bool) l h, 0<=l<2^n -> a == l + (a0 + 2*h)*2^n -> a.[n] = a0.",
            "VernacStartTheoremProof",
            "c308137af8cdb7d703faef8c4f5b2e88c2d0b67d"
        ],
        [
            "intros a n a0 l h Hl EQ.",
            "VernacExtend",
            "daef9048757f7874c697c4781d7ab0121706c18d"
        ],
        [
            "assert (0<=n).",
            "VernacExtend",
            "e383a7ed86869314c98d75d6e135e039816e3b25"
        ],
        [
            "destruct (le_gt_cases 0 n) as [Hn|Hn]; trivial.",
            "VernacExtend",
            "847c71306664494df5133f626cfbbe7902860ff8"
        ],
        [
            "rewrite pow_neg_r in Hl by trivial.",
            "VernacExtend",
            "b4eb60ccfb24ad6b5b7c8d4238d380126b1b37bd"
        ],
        [
            "destruct Hl; order.",
            "VernacExtend",
            "38cb983d901b78601f3a81bf6eb4b5a4822d17da"
        ],
        [
            "apply b2z_inj.",
            "VernacExtend",
            "0d86e80d4009c05bc8d10a8f8aff4abfb8e626ee"
        ],
        [
            "rewrite testbit_spec' by trivial.",
            "VernacExtend",
            "69b10fb63a818dd95396c5fd8026b0f50fa239fb"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply mod_unique with h.",
            "VernacExtend",
            "b2d32b1dc882dd7a363e5f43eeafecce8aeadc54"
        ],
        [
            "left; destruct a0; simpl; split; order'.",
            "VernacExtend",
            "d7929b03b8b55ff96c99b5724beca3517ed27098"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply div_unique with l.",
            "VernacExtend",
            "bea70999053c7174fcd61b1109125b2614b9e79e"
        ],
        [
            "now left.",
            "VernacExtend",
            "2bd81021638064dbaa3d520cec398253376a1f37"
        ],
        [
            "now rewrite add_comm, (add_comm _ a0), mul_comm.",
            "VernacExtend",
            "87e9f3d159584f459412b9a3f2fa255d5a7b4977"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_0 : forall n, 0.[n] = false.",
            "VernacStartTheoremProof",
            "138b455dfb26895d7007e11aeac677028ae67c6f"
        ],
        [
            "intros n.",
            "VernacExtend",
            "9410cc86153539309ee696ae5785ea70534ece11"
        ],
        [
            "destruct (le_gt_cases 0 n).",
            "VernacExtend",
            "43961ab7587626f71fb09b9ee6812d496e9d280f"
        ],
        [
            "apply testbit_false; trivial.",
            "VernacExtend",
            "ce52deaf9cc17972502b17f009d00decd16fc7c4"
        ],
        [
            "nzsimpl; order_nz.",
            "VernacExtend",
            "3fea8b3c7453c499f63cce09e69465a2bcb4c057"
        ],
        [
            "now apply testbit_neg_r.",
            "VernacExtend",
            "a884f15a53006d1c377c4060301c59983c3110d4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_opp : forall a n, 0<=n -> (-a).[n] = negb (P a).[n].",
            "VernacStartTheoremProof",
            "58641f2b3bedd7d1bf9d8319fbe11ad9231a2249"
        ],
        [
            "intros a n Hn.",
            "VernacExtend",
            "7e15ed11f6dc569f68c470c713818382b4d3def0"
        ],
        [
            "destruct (testbit_spec (-a) n Hn) as (l & h & Hl & EQ).",
            "VernacExtend",
            "b934a202e25f0732c0379550197c45faafc9f2aa"
        ],
        [
            "fold (b2z (-a).[n]) in EQ.",
            "VernacExtend",
            "666a5184dd93a5f3c8e7c5f6b9fedc9a31116399"
        ],
        [
            "apply negb_sym.",
            "VernacExtend",
            "685a942c4b467861de44f575038e1a93204cb9a4"
        ],
        [
            "apply testbit_unique with (2^n-l-1) (-h-1).",
            "VernacExtend",
            "b26fa92b5253f6579d6dd8c9c5803d6383953819"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "apply lt_succ_r.",
            "VernacExtend",
            "eb5492855fed638ce59ac381632f2830bb69c5ec"
        ],
        [
            "rewrite sub_1_r, succ_pred.",
            "VernacExtend",
            "cd70dddf7d2d93a801790079aaceba8dee54d9b9"
        ],
        [
            "now apply lt_0_sub.",
            "VernacExtend",
            "601c6e48e3f4c737484f54a65221fc0bd1c7e6b7"
        ],
        [
            "apply le_succ_l.",
            "VernacExtend",
            "0d9da945bcbd6148598e6f4ad7dd587a3c1cf95d"
        ],
        [
            "rewrite sub_1_r, succ_pred.",
            "VernacExtend",
            "cd70dddf7d2d93a801790079aaceba8dee54d9b9"
        ],
        [
            "apply le_sub_le_add_r.",
            "VernacExtend",
            "926cba60c242e6403435664892b9a155a89bc251"
        ],
        [
            "rewrite <- (add_0_r (2^n)) at 1.",
            "VernacExtend",
            "94b82d4492ed3ed60aa6e44f1a4fe7ea063a00a8"
        ],
        [
            "now apply add_le_mono_l.",
            "VernacExtend",
            "0d41a77e1ecac43d6b8c8ba3730494b687f116ee"
        ],
        [
            "rewrite <- add_sub_swap, sub_1_r.",
            "VernacExtend",
            "f5222f02258ef7891febb0c32a4bdd91c484b062"
        ],
        [
            "f_equiv.",
            "VernacExtend",
            "ed0db7be627cb3834790ae805a13139db94a9012"
        ],
        [
            "apply opp_inj.",
            "VernacExtend",
            "d0438731c868fda82f59a5e64e65cc606eedec69"
        ],
        [
            "rewrite opp_add_distr, opp_sub_distr.",
            "VernacExtend",
            "aaf040de9e257c845d7af09972dcb0f0e7978306"
        ],
        [
            "rewrite (add_comm _ l), <- add_assoc.",
            "VernacExtend",
            "29f08b82a220b67874231e12c51833f4ece26b81"
        ],
        [
            "rewrite EQ at 1.",
            "VernacExtend",
            "d30c0f183bed28dfff6beec035dd298ab5bfaad3"
        ],
        [
            "apply add_cancel_l.",
            "VernacExtend",
            "079160fdd64e4c44509afd1a43be17979cec1ed2"
        ],
        [
            "rewrite <- opp_add_distr.",
            "VernacExtend",
            "fb244d0dd19a1cbb1e9cef4316d9137b3330208c"
        ],
        [
            "rewrite <- (mul_1_l (2^n)) at 2.",
            "VernacExtend",
            "85fd593d963ff3dca8f6936a8028d4152c6d9a9d"
        ],
        [
            "rewrite <- mul_add_distr_r.",
            "VernacExtend",
            "96020ac0eac63b705d49fd3caf8a41e09e0fc5f8"
        ],
        [
            "rewrite <- mul_opp_l.",
            "VernacExtend",
            "78d86b07af599096728552ed8ccd0240b10af02a"
        ],
        [
            "f_equiv.",
            "VernacExtend",
            "ed0db7be627cb3834790ae805a13139db94a9012"
        ],
        [
            "rewrite !opp_add_distr.",
            "VernacExtend",
            "939536d3c0266c61838c9481e591052b85ee24d1"
        ],
        [
            "rewrite <- mul_opp_r.",
            "VernacExtend",
            "f5118880191d127cb950a6d3c5dd3734b2f4cee8"
        ],
        [
            "rewrite opp_sub_distr, opp_involutive.",
            "VernacExtend",
            "a22ee9878c5b01e7c9da36c31cb87dbd6a535c39"
        ],
        [
            "rewrite (add_comm h).",
            "VernacExtend",
            "018a05fbf08a818f27fe92a529e650a842e5edf0"
        ],
        [
            "rewrite mul_add_distr_l.",
            "VernacExtend",
            "e4ac6ea58660fa7c7e3913cfb5ed0ac39d3e2082"
        ],
        [
            "rewrite !add_assoc.",
            "VernacExtend",
            "8d08d7c6c8b8935df99691a18a48ba7a4c3e128d"
        ],
        [
            "apply add_cancel_r.",
            "VernacExtend",
            "58ecc3808801316004c1fb73d51331b62be34de0"
        ],
        [
            "rewrite mul_1_r.",
            "VernacExtend",
            "5a1be7cb48cfce8dcc9ba989046df9aa0b1b9080"
        ],
        [
            "rewrite add_comm, add_assoc, !add_opp_r, sub_1_r, two_succ, pred_succ.",
            "VernacExtend",
            "72e2c38c7b001f35c28e366b54fbf8e7f9ac3b56"
        ],
        [
            "destruct (-a).[n]; simpl.",
            "VernacExtend",
            "12df163e1bca51004ba0c3d16d1c69c9173fef96"
        ],
        [
            "now rewrite sub_0_r.",
            "VernacExtend",
            "dc540e3c3cc5873b08ae20debcb561bd3ca88efb"
        ],
        [
            "now nzsimpl'.",
            "VernacExtend",
            "7c9a3b39ed2b376414aa623dd77af64f7690380f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_m1 : forall n, 0<=n -> (-1).[n] = true.",
            "VernacStartTheoremProof",
            "0c5b31095710adedaa58dedb7194519ab634cb1e"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite bits_opp, one_succ, pred_succ, bits_0.",
            "VernacExtend",
            "f0b4234b7f86822c1c875d945641c2a184356f75"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bit0_odd : forall a, a.[0] = odd a.",
            "VernacStartTheoremProof",
            "d59db084f8abc7c412f59f851ec8ce937cc43556"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "destruct (exists_div2 a) as (a' & b & EQ).",
            "VernacExtend",
            "77cfb60cfafc68833c271dcb0ca279aa9f6b8441"
        ],
        [
            "rewrite EQ, testbit_0_r, add_comm, odd_add_mul_2.",
            "VernacExtend",
            "3035b33054fbcdd0e38455c6d9a1e0cf2c3dddbb"
        ],
        [
            "destruct b; simpl; apply odd_1 || apply odd_0.",
            "VernacExtend",
            "829c741473439cafa3a0e1bcd914bf39b762c193"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bit0_eqb : forall a, a.[0] = eqb (a mod 2) 1.",
            "VernacStartTheoremProof",
            "79ba9653e078a767f26d92d2fab4b6e34944fd61"
        ],
        [
            "intros a.",
            "VernacExtend",
            "9fef235d1a71132a4c9de7f87ab95d540098d91d"
        ],
        [
            "rewrite testbit_eqb by order.",
            "VernacExtend",
            "76e437192125f37f7ec40d34244dc475d35527e8"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bit0_mod : forall a, a.[0] == a mod 2.",
            "VernacStartTheoremProof",
            "8815299c5e67643f02481e2a47d203d411f62845"
        ],
        [
            "intros a.",
            "VernacExtend",
            "9fef235d1a71132a4c9de7f87ab95d540098d91d"
        ],
        [
            "rewrite testbit_spec' by order.",
            "VernacExtend",
            "75a82b8d66dfc95a12e30e156130beb588a0e9d8"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma testbit_odd : forall a n, a.[n] = odd (a>>n).",
            "VernacStartTheoremProof",
            "2a859d2bfff345e881a3ca0687702034044b02ce"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite <- bit0_odd, shiftr_spec, add_0_l.",
            "VernacExtend",
            "6e332245d61a79942cda0b9838d47f4ea5d2a39a"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bit_log2 : forall a, 0<a -> a.[log2 a] = true.",
            "VernacStartTheoremProof",
            "b11992b993a2e8fbca23d981458bf933c93c6840"
        ],
        [
            "intros a Ha.",
            "VernacExtend",
            "bcb73a6afb630f3e914eaa67203422484c5e2439"
        ],
        [
            "assert (Ha' := log2_nonneg a).",
            "VernacExtend",
            "5edcd9ba3c19ce2bd10fda4f4aaaa5afeecf19e0"
        ],
        [
            "destruct (log2_spec_alt a Ha) as (r & EQ & Hr).",
            "VernacExtend",
            "d549a7eebb9803f1014f7b4d7a4d1d3bc7fac554"
        ],
        [
            "rewrite EQ at 1.",
            "VernacExtend",
            "d30c0f183bed28dfff6beec035dd298ab5bfaad3"
        ],
        [
            "rewrite testbit_true, add_comm by trivial.",
            "VernacExtend",
            "1e4fcf26d335175fabf98d524c38221f92383bca"
        ],
        [
            "rewrite <- (mul_1_l (2^log2 a)) at 1.",
            "VernacExtend",
            "467835056ff38dbe626c364e482c69a9fb7ae233"
        ],
        [
            "rewrite div_add by order_nz.",
            "VernacExtend",
            "97863c04d553ff210e249b62a60b1fd0bb42bba3"
        ],
        [
            "rewrite div_small; trivial.",
            "VernacExtend",
            "97dc063f4bb5034d346d2b4e7c8d7dc10b6c1944"
        ],
        [
            "rewrite add_0_l.",
            "VernacExtend",
            "836ac547f523536d69bdb0d75ffb32d7b109408e"
        ],
        [
            "apply mod_small.",
            "VernacExtend",
            "02af0164545849947b8ea29beaae85f0d39f1223"
        ],
        [
            "split; order'.",
            "VernacExtend",
            "9f5423454ab7b6b34027c0497490d76bc890efaa"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_above_log2 : forall a n, 0<=a -> log2 a < n -> a.[n] = false.",
            "VernacStartTheoremProof",
            "a6fcb569d51b20b59f85776922a8bef0b16f17af"
        ],
        [
            "intros a n Ha H.",
            "VernacExtend",
            "62d4c7a803260763c3f295ff52f7a2c9cb44221a"
        ],
        [
            "assert (Hn : 0<=n).",
            "VernacExtend",
            "64a8e79914f40593135dd0f4a4556803be0fcc6a"
        ],
        [
            "transitivity (log2 a).",
            "VernacExtend",
            "48e54ef1e1938dd2e1fee2e77058f98f317364a7"
        ],
        [
            "apply log2_nonneg.",
            "VernacExtend",
            "0134939cbefb4bb481e40f0b64004d09ca674ef7"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "rewrite testbit_false by trivial.",
            "VernacExtend",
            "bf40686d8ce294f5723e5cfc2f2c454f26e03e0c"
        ],
        [
            "rewrite div_small.",
            "VernacExtend",
            "4aea3762aa16c9141ecdf7709a6326f80b051149"
        ],
        [
            "nzsimpl; order'.",
            "VernacExtend",
            "c898ff7c015a094d95286a92025f976cc20e6470"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "order.",
            "VernacExtend",
            "1befdab9038d1868ab2c465bac8af3e25c5ac3da"
        ],
        [
            "apply log2_lt_cancel.",
            "VernacExtend",
            "a275bd72837177b261847061972d00231f9411bc"
        ],
        [
            "now rewrite log2_pow2.",
            "VernacExtend",
            "f4cadd235ff4a2e028604c150601aabb6f9e8653"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bit_log2_neg : forall a, a < -1 -> a.[log2 (P (-a))] = false.",
            "VernacStartTheoremProof",
            "1c8e295bdae50c01bda6c23ce389bdc0c23629bb"
        ],
        [
            "intros a Ha.",
            "VernacExtend",
            "bcb73a6afb630f3e914eaa67203422484c5e2439"
        ],
        [
            "rewrite <- (opp_involutive a) at 1.",
            "VernacExtend",
            "aa290268f4cfb2ec84b2e943ea0a7e35fe524f16"
        ],
        [
            "rewrite bits_opp.",
            "VernacExtend",
            "7e347122f6078a6b0617ae26469682cca2b15d18"
        ],
        [
            "apply negb_false_iff.",
            "VernacExtend",
            "c12ece5a028d4718122ffd924df62c5495b7a96b"
        ],
        [
            "apply bit_log2.",
            "VernacExtend",
            "e2ae94856ebeb2b03e88961098b3e94b17812953"
        ],
        [
            "apply opp_lt_mono in Ha.",
            "VernacExtend",
            "8cd67c5e22a20c9b90f7b0ac794e4279cebcc0f3"
        ],
        [
            "rewrite opp_involutive in Ha.",
            "VernacExtend",
            "0947bf79299d92516a6355f8d22fe7bd22d088fc"
        ],
        [
            "apply lt_succ_lt_pred.",
            "VernacExtend",
            "4f2092a40ff973bcfa8d2533144732157f0538ae"
        ],
        [
            "now rewrite <- one_succ.",
            "VernacExtend",
            "7db2556fa2173c3275f006ad18c553ae453c3bde"
        ],
        [
            "apply log2_nonneg.",
            "VernacExtend",
            "0134939cbefb4bb481e40f0b64004d09ca674ef7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_above_log2_neg : forall a n, a < 0 -> log2 (P (-a)) < n -> a.[n] = true.",
            "VernacStartTheoremProof",
            "ca8697d84831bb9bf1203244301058a6ed357073"
        ],
        [
            "intros a n Ha H.",
            "VernacExtend",
            "62d4c7a803260763c3f295ff52f7a2c9cb44221a"
        ],
        [
            "assert (Hn : 0<=n).",
            "VernacExtend",
            "64a8e79914f40593135dd0f4a4556803be0fcc6a"
        ],
        [
            "transitivity (log2 (P (-a))).",
            "VernacExtend",
            "793adee76c67b4531b3f7078e681f19daeb04e60"
        ],
        [
            "apply log2_nonneg.",
            "VernacExtend",
            "0134939cbefb4bb481e40f0b64004d09ca674ef7"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "rewrite <- (opp_involutive a), bits_opp, negb_true_iff by trivial.",
            "VernacExtend",
            "30e8552db11fda1e3545682abcc5fbc60ed7ca62"
        ],
        [
            "apply bits_above_log2; trivial.",
            "VernacExtend",
            "d764455d6bc350b11b1c3f4ac2cedeb12afba200"
        ],
        [
            "now rewrite <- opp_succ, opp_nonneg_nonpos, le_succ_l.",
            "VernacExtend",
            "d7a71795df8c90096de79230b39678aaee1fd011"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_iff_nonneg : forall a n, log2 (abs a) < n -> (0<=a <-> a.[n] = false).",
            "VernacStartTheoremProof",
            "755caa16fac1aa1c949533be48419acab0ddbd98"
        ],
        [
            "intros a n Hn.",
            "VernacExtend",
            "7e15ed11f6dc569f68c470c713818382b4d3def0"
        ],
        [
            "split; intros H.",
            "VernacExtend",
            "a22fcc98cae3c9e7feb477b9e8b0236d37ea8d65"
        ],
        [
            "rewrite abs_eq in Hn; trivial.",
            "VernacExtend",
            "234d0738aceaab8514a7eb5a625967fbcef2388c"
        ],
        [
            "now apply bits_above_log2.",
            "VernacExtend",
            "5ebcd7daa0c56b7fe82f7f45ccf26d97959c6b68"
        ],
        [
            "destruct (le_gt_cases 0 a); trivial.",
            "VernacExtend",
            "b04a5e9efe217161679fefb4529d9c9328af33d6"
        ],
        [
            "rewrite abs_neq in Hn by order.",
            "VernacExtend",
            "02684cc7f9b61d72d8f59acd1dd451e27c3bfee7"
        ],
        [
            "rewrite bits_above_log2_neg in H; try easy.",
            "VernacExtend",
            "4f3dad901107945b908da85cf0929c1510aed3fd"
        ],
        [
            "apply le_lt_trans with (log2 (-a)); trivial.",
            "VernacExtend",
            "b834c9daf54d3f3c820711d0829e44dbe9afc525"
        ],
        [
            "apply log2_le_mono.",
            "VernacExtend",
            "594eafd57bcebd0e565307102bbc513c3e56d9a2"
        ],
        [
            "apply le_pred_l.",
            "VernacExtend",
            "79095ad7527e73a0b2bbba0bb40c2fe9adc5d8cd"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_iff_nonneg' : forall a, 0<=a <-> a.[S (log2 (abs a))] = false.",
            "VernacStartTheoremProof",
            "43a157036122d9080d94fec5b6071c95421f2bfc"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "apply bits_iff_nonneg.",
            "VernacExtend",
            "02770d4a8cf673d755e1a4786ba0d3ef28991348"
        ],
        [
            "apply lt_succ_diag_r.",
            "VernacExtend",
            "4c9c1b29b5f87ccde25c288c18ef725e9dffbefb"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_iff_nonneg_ex : forall a, 0<=a <-> (exists k, forall m, k<m -> a.[m] = false).",
            "VernacStartTheoremProof",
            "a44cb6589b47451230b6bdc37059941e56687c49"
        ],
        [
            "intros a.",
            "VernacExtend",
            "9fef235d1a71132a4c9de7f87ab95d540098d91d"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "intros Ha.",
            "VernacExtend",
            "6ecded848bba79cd3aa9b3381ee26c94c3ca8775"
        ],
        [
            "exists (log2 a).",
            "VernacExtend",
            "dfcd5b4e433f6c28be12b33e95315ce5c42b3bfe"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "now apply bits_above_log2.",
            "VernacExtend",
            "5ebcd7daa0c56b7fe82f7f45ccf26d97959c6b68"
        ],
        [
            "intros (k,Hk).",
            "VernacExtend",
            "11aa19e0c0fd2113e30c87156f2515d513177b51"
        ],
        [
            "destruct (le_gt_cases k (log2 (abs a))).",
            "VernacExtend",
            "72d3e7feedb4a4cfd3b9ed3e4308a0e34276ca3b"
        ],
        [
            "now apply bits_iff_nonneg', Hk, lt_succ_r.",
            "VernacExtend",
            "5e5981b3d1ff5d8d0e97309e520958afe0ac3f75"
        ],
        [
            "apply (bits_iff_nonneg a (S k)).",
            "VernacExtend",
            "69c61a0fe7798d8bf9d11a059d93cd01d536dadd"
        ],
        [
            "now apply lt_succ_r, lt_le_incl.",
            "VernacExtend",
            "58e155103742710e0f5489c2206491ba49b3dafe"
        ],
        [
            "apply Hk.",
            "VernacExtend",
            "f03ccac3a977e415801a182d83ad50611eb23292"
        ],
        [
            "apply lt_succ_diag_r.",
            "VernacExtend",
            "4c9c1b29b5f87ccde25c288c18ef725e9dffbefb"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_iff_neg : forall a n, log2 (abs a) < n -> (a<0 <-> a.[n] = true).",
            "VernacStartTheoremProof",
            "9526bbb2078fc2ed17f7ec9adc1caeabf684aef9"
        ],
        [
            "intros a n Hn.",
            "VernacExtend",
            "7e15ed11f6dc569f68c470c713818382b4d3def0"
        ],
        [
            "now rewrite lt_nge, <- not_false_iff_true, (bits_iff_nonneg a n).",
            "VernacExtend",
            "3495e4f5d5c075589b279bb7be8f180276a38570"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_iff_neg' : forall a, a<0 <-> a.[S (log2 (abs a))] = true.",
            "VernacStartTheoremProof",
            "94a1366ca296521c75d039f03a7a7cc656a28197"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "apply bits_iff_neg.",
            "VernacExtend",
            "acd4582079d78d0cd98c085870d93969f6480038"
        ],
        [
            "apply lt_succ_diag_r.",
            "VernacExtend",
            "4c9c1b29b5f87ccde25c288c18ef725e9dffbefb"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_iff_neg_ex : forall a, a<0 <-> (exists k, forall m, k<m -> a.[m] = true).",
            "VernacStartTheoremProof",
            "4e0ddc057660ed106fe38bd3c585d9d52c0cb411"
        ],
        [
            "intros a.",
            "VernacExtend",
            "9fef235d1a71132a4c9de7f87ab95d540098d91d"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "intros Ha.",
            "VernacExtend",
            "6ecded848bba79cd3aa9b3381ee26c94c3ca8775"
        ],
        [
            "exists (log2 (P (-a))).",
            "VernacExtend",
            "1370b96294b3fbb18b4f3ca0100dfe7322009f94"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "now apply bits_above_log2_neg.",
            "VernacExtend",
            "26dbfbc13e924d32b1c80b232f70f0828f8dbaab"
        ],
        [
            "intros (k,Hk).",
            "VernacExtend",
            "11aa19e0c0fd2113e30c87156f2515d513177b51"
        ],
        [
            "destruct (le_gt_cases k (log2 (abs a))).",
            "VernacExtend",
            "72d3e7feedb4a4cfd3b9ed3e4308a0e34276ca3b"
        ],
        [
            "now apply bits_iff_neg', Hk, lt_succ_r.",
            "VernacExtend",
            "db2a7c1989ded0bfa5177d8aa774cdf9d60ac586"
        ],
        [
            "apply (bits_iff_neg a (S k)).",
            "VernacExtend",
            "9da23764a5fb4263c0b476cb70713a58dbace0a1"
        ],
        [
            "now apply lt_succ_r, lt_le_incl.",
            "VernacExtend",
            "58e155103742710e0f5489c2206491ba49b3dafe"
        ],
        [
            "apply Hk.",
            "VernacExtend",
            "f03ccac3a977e415801a182d83ad50611eb23292"
        ],
        [
            "apply lt_succ_diag_r.",
            "VernacExtend",
            "4c9c1b29b5f87ccde25c288c18ef725e9dffbefb"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma div2_bits : forall a n, 0<=n -> (a/2).[n] = a.[S n].",
            "VernacStartTheoremProof",
            "7540169d1c6b691259b2ece9c8ab391ab6230ae6"
        ],
        [
            "intros a n Hn.",
            "VernacExtend",
            "7e15ed11f6dc569f68c470c713818382b4d3def0"
        ],
        [
            "apply eq_true_iff_eq.",
            "VernacExtend",
            "07a4346802ec5a58927985ce984a62185d994d5f"
        ],
        [
            "rewrite 2 testbit_true by order_pos.",
            "VernacExtend",
            "a5518bc0f73d39149527110c62d73bd958fc7439"
        ],
        [
            "rewrite pow_succ_r by trivial.",
            "VernacExtend",
            "6745d45e51dbe9fc74c0d2346283a37d05b01e4f"
        ],
        [
            "now rewrite div_div by order_pos.",
            "VernacExtend",
            "a02ddcd655c6897e6108f6e85352b5bfef996a85"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma div_pow2_bits : forall a n m, 0<=n -> 0<=m -> (a/2^n).[m] = a.[m+n].",
            "VernacStartTheoremProof",
            "4b24de520fc3abe3edfb2163ff24504b4f84e13c"
        ],
        [
            "intros a n m Hn.",
            "VernacExtend",
            "8576bccde8b4070c0d67dd7197b8a75e7db745a8"
        ],
        [
            "revert a m.",
            "VernacExtend",
            "ec6acbede516e08494a10fc838c59f11c0af8cf3"
        ],
        [
            "apply le_ind with (4:=Hn).",
            "VernacExtend",
            "b10bf56177b18b3864f34135ff8612c5eb62f941"
        ],
        [
            "solve_proper.",
            "VernacExtend",
            "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
        ],
        [
            "intros a m Hm.",
            "VernacExtend",
            "1bd718312a14baf40cc5150959258c3c29f40f17"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "clear n Hn.",
            "VernacExtend",
            "4816a25feb4b411159f5c0966c1e7caf220a499e"
        ],
        [
            "intros n Hn IH a m Hm.",
            "VernacExtend",
            "2dc5dbcfe3db5c1e179959f1528c22e7e8a64d81"
        ],
        [
            "nzsimpl; trivial.",
            "VernacExtend",
            "9e751405ce4ed570628f50889d0d4f3cbce8c00f"
        ],
        [
            "rewrite <- div_div by order_pos.",
            "VernacExtend",
            "38c3ad0f52b9dfd040b45d9c5ac232c09c198cb9"
        ],
        [
            "now rewrite IH, div2_bits by order_pos.",
            "VernacExtend",
            "bbdf2d52d005308fd366f60c32bdb25a6c3d1781"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma double_bits_succ : forall a n, (2*a).[S n] = a.[n].",
            "VernacStartTheoremProof",
            "ec2c460ff9addd5ae638f8a1ec24143f659cf680"
        ],
        [
            "intros a n.",
            "VernacExtend",
            "b9e36a42b85b0691956bc6b58ff92046eed02d15"
        ],
        [
            "destruct (le_gt_cases 0 n) as [Hn|Hn].",
            "VernacExtend",
            "4eca64365b7b1d86dbcfcc97564ec25e7f360fbd"
        ],
        [
            "now rewrite <- div2_bits, mul_comm, div_mul by order'.",
            "VernacExtend",
            "3b498b2a9a80f652340eb3baa6681c90bba147e8"
        ],
        [
            "rewrite (testbit_neg_r a n Hn).",
            "VernacExtend",
            "5edbc8afae521f511188b9c26364b1c0a84c84d9"
        ],
        [
            "apply le_succ_l in Hn.",
            "VernacExtend",
            "0ed1ad1355123a6dfafbbc35b5e0b6fb6f47e900"
        ],
        [
            "le_elim Hn.",
            "VernacExtend",
            "b7b430abc6c6db5b64bb9425ec62d1ef96af8f94"
        ],
        [
            "now rewrite testbit_neg_r.",
            "VernacExtend",
            "90f56c938ebc0475f8d34c5bbbf608c98feba09f"
        ],
        [
            "now rewrite Hn, bit0_odd, odd_mul, odd_2.",
            "VernacExtend",
            "753e7989215452ea3dc0bcbee127dd734afddec0"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma double_bits : forall a n, (2*a).[n] = a.[P n].",
            "VernacStartTheoremProof",
            "78c51713ca4c89cb075d605398ee7ca1961a4785"
        ],
        [
            "intros a n.",
            "VernacExtend",
            "b9e36a42b85b0691956bc6b58ff92046eed02d15"
        ],
        [
            "rewrite <- (succ_pred n) at 1.",
            "VernacExtend",
            "903c15c3f5875eed2ec45418f40838bb745699d7"
        ],
        [
            "apply double_bits_succ.",
            "VernacExtend",
            "89c1f8d11f591662c1709117994131d4b63f35b7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma mul_pow2_bits_add : forall a n m, 0<=n -> (a*2^n).[n+m] = a.[m].",
            "VernacStartTheoremProof",
            "a906b329ad1aa84131af2ca9ada084d60b4192d7"
        ],
        [
            "intros a n m Hn.",
            "VernacExtend",
            "8576bccde8b4070c0d67dd7197b8a75e7db745a8"
        ],
        [
            "revert a m.",
            "VernacExtend",
            "ec6acbede516e08494a10fc838c59f11c0af8cf3"
        ],
        [
            "apply le_ind with (4:=Hn).",
            "VernacExtend",
            "b10bf56177b18b3864f34135ff8612c5eb62f941"
        ],
        [
            "solve_proper.",
            "VernacExtend",
            "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
        ],
        [
            "intros a m.",
            "VernacExtend",
            "a915e8f2158f51655ad51e598059e02d2cf21c81"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "clear n Hn.",
            "VernacExtend",
            "4816a25feb4b411159f5c0966c1e7caf220a499e"
        ],
        [
            "intros n Hn IH a m.",
            "VernacExtend",
            "5dce8dfd56bb59f2720062957b443e67b73683a7"
        ],
        [
            "nzsimpl; trivial.",
            "VernacExtend",
            "9e751405ce4ed570628f50889d0d4f3cbce8c00f"
        ],
        [
            "rewrite mul_assoc, (mul_comm _ 2), <- mul_assoc.",
            "VernacExtend",
            "8c8d2603c8b3c5f860e5b5585da19ad2a6f2d8fd"
        ],
        [
            "now rewrite double_bits_succ.",
            "VernacExtend",
            "9a49e9b6b9ae6321a81c33b61cd9c9703840aa82"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma mul_pow2_bits : forall a n m, 0<=n -> (a*2^n).[m] = a.[m-n].",
            "VernacStartTheoremProof",
            "c7de8a96ce1e0053049ba1ff4a31389880750453"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite <- (add_simpl_r m n) at 1.",
            "VernacExtend",
            "5317ecfad11a9db3a9850234a9e1ed3fe4eee94f"
        ],
        [
            "rewrite add_sub_swap, add_comm.",
            "VernacExtend",
            "f8aa1f35277ec5ad34c5dea7518e56fe207763e3"
        ],
        [
            "now apply mul_pow2_bits_add.",
            "VernacExtend",
            "9cf7fadc1e9ed3165189e8671ed0db692f535c66"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma mul_pow2_bits_low : forall a n m, m<n -> (a*2^n).[m] = false.",
            "VernacStartTheoremProof",
            "cb26404c527d6b92ad1c7e18c2dac4506fd90695"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "destruct (le_gt_cases 0 n).",
            "VernacExtend",
            "43961ab7587626f71fb09b9ee6812d496e9d280f"
        ],
        [
            "rewrite mul_pow2_bits by trivial.",
            "VernacExtend",
            "bed08d82de0e68037668578ddd97b932f4455a3e"
        ],
        [
            "apply testbit_neg_r.",
            "VernacExtend",
            "62419c6e2ad53f40cfc29c71af18aa2c08d004f2"
        ],
        [
            "now apply lt_sub_0.",
            "VernacExtend",
            "6e6822909ba52d5d3913cd0d0d523cc43aa87175"
        ],
        [
            "now rewrite pow_neg_r, mul_0_r, bits_0.",
            "VernacExtend",
            "d5b8402499087692a733869c3212c3c19d1849f3"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma mod_pow2_bits_high : forall a n m, 0<=n<=m -> (a mod 2^n).[m] = false.",
            "VernacStartTheoremProof",
            "aa10b20319b78a984c28f736da06543999c50f8a"
        ],
        [
            "intros a n m (Hn,H).",
            "VernacExtend",
            "5dd2e1b8262c789d6af711ce749a83ef4323ca14"
        ],
        [
            "destruct (mod_pos_bound a (2^n)) as [LE LT].",
            "VernacExtend",
            "9fab3b1ee4452f02c2961d8ee06b7a3dba3fe0dc"
        ],
        [
            "order_pos.",
            "VernacExtend",
            "c6268b59235568791f1e6d74e66ec6a1a185f15a"
        ],
        [
            "le_elim LE.",
            "VernacExtend",
            "92a0d489c1d37772bcc19af5186b100b2ce7b436"
        ],
        [
            "apply bits_above_log2; try order.",
            "VernacExtend",
            "a716c581775e601af355c50b441cd9563b651a59"
        ],
        [
            "apply lt_le_trans with n; trivial.",
            "VernacExtend",
            "69cc807c71eb03a6d48e4a984cd8ff6789914b26"
        ],
        [
            "apply log2_lt_pow2; trivial.",
            "VernacExtend",
            "4bad2dbe19b88dce11f2b9add565b1203d501175"
        ],
        [
            "now rewrite <- LE, bits_0.",
            "VernacExtend",
            "82fbd8bbbf8275baba551225df8a62ceb8114592"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma mod_pow2_bits_low : forall a n m, m<n -> (a mod 2^n).[m] = a.[m].",
            "VernacStartTheoremProof",
            "c4440616bf9063b9f43b13f9d0256b3ce075d5d1"
        ],
        [
            "intros a n m H.",
            "VernacExtend",
            "04efc8309184913d127bb88fa92a6c66a836a812"
        ],
        [
            "destruct (le_gt_cases 0 m) as [Hm|Hm]; [|now rewrite !testbit_neg_r].",
            "VernacExtend",
            "759a4b4dfd610bd2e90d5382d36a3e0557c9b728"
        ],
        [
            "rewrite testbit_eqb; trivial.",
            "VernacExtend",
            "2d4f94fd20db411e6513532bb964ece7f0d5aa05"
        ],
        [
            "rewrite <- (mod_add _ (2^(P (n-m))*(a/2^n))) by order'.",
            "VernacExtend",
            "0660bc0f2012d63e42495409a34e5ea02df6d6b3"
        ],
        [
            "rewrite <- div_add by order_nz.",
            "VernacExtend",
            "9da16df12d168e43c867b203a059c0e4a6041458"
        ],
        [
            "rewrite (mul_comm _ 2), mul_assoc, <- pow_succ_r, succ_pred.",
            "VernacExtend",
            "d3ccb9b9919c196729cf4995dc8676d8b3cb815e"
        ],
        [
            "rewrite mul_comm, mul_assoc, <- pow_add_r, (add_comm m), sub_add; trivial.",
            "VernacExtend",
            "9e76c79a2cebd8f75778806948134e82cf77868f"
        ],
        [
            "rewrite add_comm, <- div_mod by order_nz.",
            "VernacExtend",
            "12bf97add93a5c34b0c98f21c2403c90c0d87f4e"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply testbit_eqb; trivial.",
            "VernacExtend",
            "5afc86b552c43982e353c79fa931d4a0fbbdb852"
        ],
        [
            "apply le_0_sub; order.",
            "VernacExtend",
            "0b74d257574df8872ee923246dd3a6c2af121d1a"
        ],
        [
            "now apply lt_le_pred, lt_0_sub.",
            "VernacExtend",
            "fd616ef3384a8a5cbb0576bab8083fc5b7a54ccd"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Definition eqf (f g:t -> bool) := forall n:t, f n = g n.",
            "VernacDefinition",
            "ea976256f197d7562e75ee69f25cd1e1f831cb66"
        ],
        [
            "Instance eqf_equiv : Equivalence eqf.",
            "VernacInstance",
            "6f52f3837d287d39c6ec564568d11715c7d35b31"
        ],
        [
            "split; congruence.",
            "VernacExtend",
            "7f007b5ce3732856c1deed66b0edcc61cdb7f2d5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Local Infix \"===\" := eqf (at level 70, no associativity).",
            "VernacInfix",
            "2a8ed74691003cf2911f66565b324f3a76b01045"
        ],
        [
            "Instance testbit_eqf : Proper (eq==>eqf) testbit.",
            "VernacInstance",
            "0614453173d9ea34229c1384b05bf3f4bd54abd8"
        ],
        [
            "intros a a' Ha n.",
            "VernacExtend",
            "e5cc52071a5b19e7727bc8c2782d7fb20d3f568d"
        ],
        [
            "now rewrite Ha.",
            "VernacExtend",
            "844c588025713fc78566a85b16f10af11d701549"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_inj_0 : forall a, (forall n, a.[n] = false) -> a == 0.",
            "VernacStartTheoremProof",
            "54c533b16939a63da211b96d8c709e8413b2dd84"
        ],
        [
            "intros a H.",
            "VernacExtend",
            "05f717e61df7036f33bd440c2184c00a6aaab4f4"
        ],
        [
            "destruct (lt_trichotomy a 0) as [Ha|[Ha|Ha]]; trivial.",
            "VernacExtend",
            "c2194d7472f87c8adfed0c396ee3a1e705669dfd"
        ],
        [
            "apply (bits_above_log2_neg a (S (log2 (P (-a))))) in Ha.",
            "VernacExtend",
            "4194737b880d6ce443358cc0eeaeb19a8fc13f11"
        ],
        [
            "now rewrite H in Ha.",
            "VernacExtend",
            "748a666fb54201e7a6749756a524a980680be982"
        ],
        [
            "apply lt_succ_diag_r.",
            "VernacExtend",
            "4c9c1b29b5f87ccde25c288c18ef725e9dffbefb"
        ],
        [
            "apply bit_log2 in Ha.",
            "VernacExtend",
            "6913ee2a24a27e84973b3ea905bdd7dff5ee8ed0"
        ],
        [
            "now rewrite H in Ha.",
            "VernacExtend",
            "748a666fb54201e7a6749756a524a980680be982"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_inj : forall a b, testbit a === testbit b -> a == b.",
            "VernacStartTheoremProof",
            "ac5ba62dbd4a1c4cacfb0a6401c312183ef96f4c"
        ],
        [
            "assert (AUX : forall n, 0<=n -> forall a b, 0<=a<2^n -> testbit a === testbit b -> a == b).",
            "VernacExtend",
            "dbe726339dc7ee1bb1dc0cd574abfc219c079ddd"
        ],
        [
            "intros n Hn.",
            "VernacExtend",
            "4a15d287eb245c84eabfb58cba2e377ac025029a"
        ],
        [
            "apply le_ind with (4:=Hn).",
            "VernacExtend",
            "b10bf56177b18b3864f34135ff8612c5eb62f941"
        ],
        [
            "solve_proper.",
            "VernacExtend",
            "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
        ],
        [
            "intros a b Ha H.",
            "VernacExtend",
            "8cfb76b62051596d42ade7cb3239eca7337aa8ce"
        ],
        [
            "rewrite pow_0_r, one_succ, lt_succ_r in Ha.",
            "VernacExtend",
            "58dddd09b1f4958f569327d0c59ae5653fe0640f"
        ],
        [
            "assert (Ha' : a == 0) by (destruct Ha; order).",
            "VernacExtend",
            "327bb83fc5f6436b7d1457c2b6986948a3493cd3"
        ],
        [
            "rewrite Ha' in *.",
            "VernacExtend",
            "ec11876eeff4acc6a4352272e97c348232625e54"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply bits_inj_0.",
            "VernacExtend",
            "698e9c30413ded30d29ae511a90beb364fc87166"
        ],
        [
            "intros m.",
            "VernacExtend",
            "c09fb64a4c58d7cc03a731f8399ff847939fe4f0"
        ],
        [
            "now rewrite <- H, bits_0.",
            "VernacExtend",
            "30bbfb454efc5dd73689ee90df67e176717bbb01"
        ],
        [
            "clear n Hn.",
            "VernacExtend",
            "4816a25feb4b411159f5c0966c1e7caf220a499e"
        ],
        [
            "intros n Hn IH a b (Ha,Ha') H.",
            "VernacExtend",
            "5baa20f4420750b24545bee7e421e2c13ed76672"
        ],
        [
            "rewrite (div_mod a 2), (div_mod b 2) by order'.",
            "VernacExtend",
            "c18cf9a7177f951daf1d5d000145b602126fdb0f"
        ],
        [
            "f_equiv; [ | now rewrite <- 2 bit0_mod, H].",
            "VernacExtend",
            "56581e958ae5b79aa75cdbbd6723941cc6f392d0"
        ],
        [
            "f_equiv.",
            "VernacExtend",
            "ed0db7be627cb3834790ae805a13139db94a9012"
        ],
        [
            "apply IH.",
            "VernacExtend",
            "88103d45393d3ee3ab547447d913543854db8cea"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "apply div_pos; order'.",
            "VernacExtend",
            "34f89484f9836c5b1bc547cc7d2f248c1c7f8888"
        ],
        [
            "apply div_lt_upper_bound.",
            "VernacExtend",
            "ae43ff00025c0c34cf1bf091a9ca19a5906a1664"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "now rewrite <- pow_succ_r.",
            "VernacExtend",
            "27e6bf0b8f301dea8e87222be61385cd18120e48"
        ],
        [
            "intros m.",
            "VernacExtend",
            "c09fb64a4c58d7cc03a731f8399ff847939fe4f0"
        ],
        [
            "destruct (le_gt_cases 0 m).",
            "VernacExtend",
            "b1b98c16e6a56c3bc76a73d79b0feb030721ad46"
        ],
        [
            "rewrite 2 div2_bits by trivial.",
            "VernacExtend",
            "716af06ef3985d217d07e8c919c9a5e776a9225e"
        ],
        [
            "apply H.",
            "VernacExtend",
            "4b47b71ad0f800d57cbdc591d68949e07decb540"
        ],
        [
            "now rewrite 2 testbit_neg_r.",
            "VernacExtend",
            "82bffb6fcc146aa7283d42652c9967b55aa1fa86"
        ],
        [
            "intros a b H.",
            "VernacExtend",
            "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
        ],
        [
            "destruct (le_gt_cases 0 a) as [Ha|Ha].",
            "VernacExtend",
            "c486685a9e8e304fc21525676878de4ec23073da"
        ],
        [
            "apply (AUX a); trivial.",
            "VernacExtend",
            "c14cd8a3027526bd9f6354ae6db827f732585ef9"
        ],
        [
            "split; trivial.",
            "VernacExtend",
            "51e6eaa57561ac50797e703222408862cfba3b15"
        ],
        [
            "apply pow_gt_lin_r; order'.",
            "VernacExtend",
            "e65acbbffc40da956ef2b4a97794de02626fa0b3"
        ],
        [
            "apply succ_inj, opp_inj.",
            "VernacExtend",
            "60bf6ae303dad1c5c25b3fea2573ff776bd0d239"
        ],
        [
            "assert (0 <= - S a).",
            "VernacExtend",
            "fe27aa5374a101fa082b2b31a18c00ea75d90a8b"
        ],
        [
            "apply opp_le_mono.",
            "VernacExtend",
            "fdeb8fbdc82923fb7563554aa328a2d7710c1445"
        ],
        [
            "now rewrite opp_involutive, opp_0, le_succ_l.",
            "VernacExtend",
            "bbbab3ee67ca118401dbeb46244f7b091e28a838"
        ],
        [
            "apply (AUX (-(S a))); trivial.",
            "VernacExtend",
            "230ce13f6e0f0b8e9d3cc02fe26fbd39caa0ec34"
        ],
        [
            "split; trivial.",
            "VernacExtend",
            "51e6eaa57561ac50797e703222408862cfba3b15"
        ],
        [
            "apply pow_gt_lin_r; order'.",
            "VernacExtend",
            "e65acbbffc40da956ef2b4a97794de02626fa0b3"
        ],
        [
            "intros m.",
            "VernacExtend",
            "c09fb64a4c58d7cc03a731f8399ff847939fe4f0"
        ],
        [
            "destruct (le_gt_cases 0 m).",
            "VernacExtend",
            "b1b98c16e6a56c3bc76a73d79b0feb030721ad46"
        ],
        [
            "now rewrite 2 bits_opp, 2 pred_succ, H.",
            "VernacExtend",
            "b9e5ba280a9a357e0b6ed3229b3f5762e11a94f2"
        ],
        [
            "now rewrite 2 testbit_neg_r.",
            "VernacExtend",
            "82bffb6fcc146aa7283d42652c9967b55aa1fa86"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_inj_iff : forall a b, testbit a === testbit b <-> a == b.",
            "VernacStartTheoremProof",
            "02f475e4c1912188fc09277428b713cde23d56d7"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "apply bits_inj.",
            "VernacExtend",
            "d48edb22b9cf42d30b071f3a58d80556f76d3bd7"
        ],
        [
            "intros EQ; now rewrite EQ.",
            "VernacExtend",
            "b879db170a2eb465044d210465210a040d5c06e5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_inj' : forall a b, (forall n, 0<=n -> a.[n] = b.[n]) -> a == b.",
            "VernacStartTheoremProof",
            "cb3aa34729558874645937e31926509984c42237"
        ],
        [
            "intros a b H.",
            "VernacExtend",
            "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
        ],
        [
            "apply bits_inj.",
            "VernacExtend",
            "d48edb22b9cf42d30b071f3a58d80556f76d3bd7"
        ],
        [
            "intros n.",
            "VernacExtend",
            "9410cc86153539309ee696ae5785ea70534ece11"
        ],
        [
            "destruct (le_gt_cases 0 n).",
            "VernacExtend",
            "43961ab7587626f71fb09b9ee6812d496e9d280f"
        ],
        [
            "now apply H.",
            "VernacExtend",
            "e28edffe226486c29d50d204164561fb199b8c97"
        ],
        [
            "now rewrite 2 testbit_neg_r.",
            "VernacExtend",
            "82bffb6fcc146aa7283d42652c9967b55aa1fa86"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma bits_inj_iff' : forall a b, (forall n, 0<=n -> a.[n] = b.[n]) <-> a == b.",
            "VernacStartTheoremProof",
            "b22c974c08e4699542ac86961242bc7047c79292"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "apply bits_inj'.",
            "VernacExtend",
            "03f76f7c96f3286ea828adfe9c20da05e7163e15"
        ],
        [
            "intros EQ n Hn; now rewrite EQ.",
            "VernacExtend",
            "c4b8b8b41835dd701f837469035254143ff7faaa"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Ltac bitwise := apply bits_inj'; intros ?m ?Hm; autorewrite with bitwise.",
            "VernacExtend",
            "cb41fd05154cee147d6d07a12438277e08a003dc"
        ],
        [
            "Hint Rewrite lxor_spec lor_spec land_spec ldiff_spec bits_0 : bitwise.",
            "VernacExtend",
            "23ad6d3e68034147cccfc95dead32161c8e6840c"
        ],
        [
            "Lemma are_bits : forall (f:t->bool), Proper (eq==>Logic.eq) f -> ((exists n, forall m, 0<=m -> f m = n.[m]) <-> (exists k, forall m, k<=m -> f m = f k)).",
            "VernacStartTheoremProof",
            "959c7020b2a89abf6d85443a08473fc9191f3906"
        ],
        [
            "intros f Hf.",
            "VernacExtend",
            "c19df1812f5aac92c483b278685c4b2ecd58345f"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "intros (a,H).",
            "VernacExtend",
            "fda74e9a7d0bed64ac96b67ee15bda0be3e84d36"
        ],
        [
            "destruct (le_gt_cases 0 a).",
            "VernacExtend",
            "f00865d37855406fa60a2148874e7dd9004e2aa2"
        ],
        [
            "exists (S (log2 a)).",
            "VernacExtend",
            "07ac1b1168e90e788cc42770724fe6119b47115a"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "apply le_succ_l in Hm.",
            "VernacExtend",
            "f6731fa19e10084fe5d190c248f197d39a8d3d74"
        ],
        [
            "rewrite 2 H, 2 bits_above_log2; trivial using lt_succ_diag_r.",
            "VernacExtend",
            "efdfd82f1584951962354bce9cc30210ebc933a7"
        ],
        [
            "order_pos.",
            "VernacExtend",
            "c6268b59235568791f1e6d74e66ec6a1a185f15a"
        ],
        [
            "apply le_trans with (log2 a); order_pos.",
            "VernacExtend",
            "19aa69f4a5c7af77cb9b7d4638e831a5b57878e3"
        ],
        [
            "exists (S (log2 (P (-a)))).",
            "VernacExtend",
            "6956111ac7f79f6faff00e3dc6d9a243b1b738a6"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "apply le_succ_l in Hm.",
            "VernacExtend",
            "f6731fa19e10084fe5d190c248f197d39a8d3d74"
        ],
        [
            "rewrite 2 H, 2 bits_above_log2_neg; trivial using lt_succ_diag_r.",
            "VernacExtend",
            "517527e889718fcde68f93d378c58ac73c5b151b"
        ],
        [
            "order_pos.",
            "VernacExtend",
            "c6268b59235568791f1e6d74e66ec6a1a185f15a"
        ],
        [
            "apply le_trans with (log2 (P (-a))); order_pos.",
            "VernacExtend",
            "c4806fe6f51cb3e120509f9cd2da4cdc945de75f"
        ],
        [
            "intros (k,Hk).",
            "VernacExtend",
            "11aa19e0c0fd2113e30c87156f2515d513177b51"
        ],
        [
            "destruct (lt_ge_cases k 0) as [LT|LE].",
            "VernacExtend",
            "279ead70ab7ec1fbd4d6a9d15296987c20c1db4a"
        ],
        [
            "case_eq (f 0); intros H0.",
            "VernacExtend",
            "1d4c7e17f7efa8b849ce2266addfb9de953c7aca"
        ],
        [
            "exists (-1).",
            "VernacExtend",
            "10cfb9c5f69f349790dc8e74c7e676b4b9d8ae27"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "rewrite bits_m1, Hk by order.",
            "VernacExtend",
            "02dcab1519325488b0809a2803b83fb43cb7375c"
        ],
        [
            "symmetry; rewrite <- H0.",
            "VernacExtend",
            "98623deaa61e192f3cda8a632834f398e98b4cde"
        ],
        [
            "apply Hk; order.",
            "VernacExtend",
            "cd0b97c8021861ca26702d357981ed2cff475e26"
        ],
        [
            "exists 0.",
            "VernacExtend",
            "b12b8acd7a1526ef0683513a127984e4864502d9"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "rewrite bits_0, Hk by order.",
            "VernacExtend",
            "7e4fe78e9cc246a6a55099d868f0ffc79d3d5b1d"
        ],
        [
            "symmetry; rewrite <- H0.",
            "VernacExtend",
            "98623deaa61e192f3cda8a632834f398e98b4cde"
        ],
        [
            "apply Hk; order.",
            "VernacExtend",
            "cd0b97c8021861ca26702d357981ed2cff475e26"
        ],
        [
            "revert f Hf Hk.",
            "VernacExtend",
            "4f6c7653da9ff1b1faca5b4794adf4421a24b442"
        ],
        [
            "apply le_ind with (4:=LE).",
            "VernacExtend",
            "11d3c4ea70706b6e3d28d17c81c1857a9ef21ac0"
        ],
        [
            "apply proper_sym_impl_iff.",
            "VernacExtend",
            "4ad2dfc48bfb6bf233e31ef02330e74552efd0d8"
        ],
        [
            "exact eq_sym.",
            "VernacExtend",
            "6c95696783b19c777a90ef97f4e5d433e2a6ccaf"
        ],
        [
            "clear k LE.",
            "VernacExtend",
            "cbbfbaeafc925938db719f77b15f5e2f32a384cb"
        ],
        [
            "intros k k' Hk IH f Hf H.",
            "VernacExtend",
            "0aaf1053ed45dc42566ddea252385c7cb87c9796"
        ],
        [
            "apply IH; trivial.",
            "VernacExtend",
            "d07baf6d5be047e14661f15d99492b83bd716ca7"
        ],
        [
            "now setoid_rewrite Hk.",
            "VernacExtend",
            "677f73b5399dd4045d49600205959eb37c288a33"
        ],
        [
            "intros f Hf H0.",
            "VernacExtend",
            "2d48db250c44e316b0ee62afe5de9c5b24c91b9d"
        ],
        [
            "destruct (f 0).",
            "VernacExtend",
            "97f16cb17e84a44c450368edcea914ac7169f648"
        ],
        [
            "exists (-1).",
            "VernacExtend",
            "10cfb9c5f69f349790dc8e74c7e676b4b9d8ae27"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "now rewrite bits_m1, H0.",
            "VernacExtend",
            "daf0a0db8e5e6053130d0131949911a02884666c"
        ],
        [
            "exists 0.",
            "VernacExtend",
            "b12b8acd7a1526ef0683513a127984e4864502d9"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "now rewrite bits_0, H0.",
            "VernacExtend",
            "67db171e020a9c97557ec018aa51b8f366603b05"
        ],
        [
            "clear k LE.",
            "VernacExtend",
            "cbbfbaeafc925938db719f77b15f5e2f32a384cb"
        ],
        [
            "intros k LE IH f Hf Hk.",
            "VernacExtend",
            "98baac8df4a221f9c411ecd3f45178e464d96017"
        ],
        [
            "destruct (IH (fun m => f (S m))) as (n, Hn).",
            "VernacExtend",
            "2ba1aa9cd678a9e8db230fa4f36d7ae3424852af"
        ],
        [
            "solve_proper.",
            "VernacExtend",
            "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "apply Hk.",
            "VernacExtend",
            "f03ccac3a977e415801a182d83ad50611eb23292"
        ],
        [
            "now rewrite <- succ_le_mono.",
            "VernacExtend",
            "d58a04a6d5341f9c2745e891e22f449840ad5236"
        ],
        [
            "exists (f 0 + 2*n).",
            "VernacExtend",
            "501b07901d7ae7bf1f00d5d017eabe4a915cfee5"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "le_elim Hm.",
            "VernacExtend",
            "e8c31582b3219574364c8c483f86d240447d9e96"
        ],
        [
            "rewrite <- (succ_pred m), Hn, <- div2_bits.",
            "VernacExtend",
            "c2f51962ca78375befa72e9feda8c87647f5bf7c"
        ],
        [
            "rewrite mul_comm, div_add, b2z_div2, add_0_l; trivial.",
            "VernacExtend",
            "714b2efb18f3e122378d27d9b354cc754868ccc5"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "now rewrite <- lt_succ_r, succ_pred.",
            "VernacExtend",
            "58a0ce4bf0724274a8eef8d917646e26b1aea5d0"
        ],
        [
            "now rewrite <- lt_succ_r, succ_pred.",
            "VernacExtend",
            "58a0ce4bf0724274a8eef8d917646e26b1aea5d0"
        ],
        [
            "rewrite <- Hm.",
            "VernacExtend",
            "69ec748689bbf57009285e1da612c01efdea5784"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply add_b2z_double_bit0.",
            "VernacExtend",
            "f5f9cf35e9be4b265c7619987d9ee6d0e65f8a1c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_spec : forall a n m, 0<=m -> (a << n).[m] = a.[m-n].",
            "VernacStartTheoremProof",
            "b2402b251cacab890c73c298f88f0d6396a1d665"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "now apply shiftl_spec_high.",
            "VernacExtend",
            "bf1ffa448299c1cc29c13276d7f45f78d24dbbb2"
        ],
        [
            "rewrite shiftl_spec_low, testbit_neg_r; trivial.",
            "VernacExtend",
            "48c03baa8f065f52ed959ee4edcfb8830b5f9a7e"
        ],
        [
            "now apply lt_sub_0.",
            "VernacExtend",
            "6e6822909ba52d5d3913cd0d0d523cc43aa87175"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_opp_r : forall a n, a >> (-n) == a << n.",
            "VernacStartTheoremProof",
            "8cb0944546d3a697462e2c088953b0397167525c"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite shiftr_spec, shiftl_spec, add_opp_r.",
            "VernacExtend",
            "938704bedde460ed4024a783c997186be4e19bc5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_opp_r : forall a n, a << (-n) == a >> n.",
            "VernacStartTheoremProof",
            "9a200ef483a459cea38df51be868c0a5eba712f0"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite shiftr_spec, shiftl_spec, sub_opp_r.",
            "VernacExtend",
            "909f9b455bfeb7f4ee45982550c77c9fcba56641"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_div_pow2 : forall a n, 0<=n -> a >> n == a / 2^n.",
            "VernacStartTheoremProof",
            "5f533fc0b3780c80dae537ac232035de69d05d4f"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite shiftr_spec, div_pow2_bits.",
            "VernacExtend",
            "04b967b7feb167e0d1ac140042a36f2e986b5b33"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_mul_pow2 : forall a n, n<=0 -> a >> n == a * 2^(-n).",
            "VernacStartTheoremProof",
            "01ffcf49920b9996eaf84b28c7f9aadcd7546a05"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "rewrite shiftr_spec, mul_pow2_bits; trivial.",
            "VernacExtend",
            "c29e54bdc7131f09deaa0f8fdabeee5aa00cf3a9"
        ],
        [
            "now rewrite sub_opp_r.",
            "VernacExtend",
            "54f25b516f079ad5f49f7144f57277c11217dece"
        ],
        [
            "now apply opp_nonneg_nonpos.",
            "VernacExtend",
            "d40fbbe0122930327d0e8d2495776d929139578f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_mul_pow2 : forall a n, 0<=n -> a << n == a * 2^n.",
            "VernacStartTheoremProof",
            "9be34bb8bc6b9d369877f40fb41fc4d9bdacb49d"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite shiftl_spec, mul_pow2_bits.",
            "VernacExtend",
            "1b69cce2d2e8f28e12ce0c6c2b5eaa6d16578bba"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_div_pow2 : forall a n, n<=0 -> a << n == a / 2^(-n).",
            "VernacStartTheoremProof",
            "32fb81abde1174e169b4e994bd7f81f8cf01b604"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "rewrite shiftl_spec, div_pow2_bits; trivial.",
            "VernacExtend",
            "1e156c169ca5296d3a7577e129b473b53e2f2c89"
        ],
        [
            "now rewrite add_opp_r.",
            "VernacExtend",
            "e94166b68113b0ebcdb603becb20e4d50c5334c6"
        ],
        [
            "now apply opp_nonneg_nonpos.",
            "VernacExtend",
            "d40fbbe0122930327d0e8d2495776d929139578f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance shiftr_wd : Proper (eq==>eq==>eq) shiftr.",
            "VernacInstance",
            "daed10c69d425b29ec4d5d5d2ccac42cbb3d92a0"
        ],
        [
            "intros a a' Ha n n' Hn.",
            "VernacExtend",
            "53e8629aec0f4ad4b5f10b945b9c6b5a6444f945"
        ],
        [
            "destruct (le_ge_cases n 0) as [H|H]; assert (H':=H); rewrite Hn in H'.",
            "VernacExtend",
            "e37785b53edaaa3aa87bd478bce43e2d8e2cc083"
        ],
        [
            "now rewrite 2 shiftr_mul_pow2, Ha, Hn.",
            "VernacExtend",
            "38a4899ed7193794f93916b26b246a6996de6dcb"
        ],
        [
            "now rewrite 2 shiftr_div_pow2, Ha, Hn.",
            "VernacExtend",
            "a8239e4fc7719822cd0a41755ef92476d8709846"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance shiftl_wd : Proper (eq==>eq==>eq) shiftl.",
            "VernacInstance",
            "666108550ed99b20d328976728470202c48ace2e"
        ],
        [
            "intros a a' Ha n n' Hn.",
            "VernacExtend",
            "53e8629aec0f4ad4b5f10b945b9c6b5a6444f945"
        ],
        [
            "now rewrite <- 2 shiftr_opp_r, Ha, Hn.",
            "VernacExtend",
            "960b7b8855792a2ec61d09b8f45da24a17fd75ec"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_spec_alt : forall a n m, 0<=n -> (a << n).[m+n] = a.[m].",
            "VernacStartTheoremProof",
            "c584f51bc47303c76e48423bc7ca53e444e69a5a"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite shiftl_mul_pow2, mul_pow2_bits, add_simpl_r.",
            "VernacExtend",
            "0cf534948c8d35be12f9d48a4433146337e84f58"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_shiftl : forall a n m, 0<=n -> (a << n) << m == a << (n+m).",
            "VernacStartTheoremProof",
            "2f37518b9c2a0ece413de848ecc5f914c9673d75"
        ],
        [
            "intros a n p Hn.",
            "VernacExtend",
            "1bc59a2e794e6a2c642d2a21f0d8a6f554d17ef7"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "rewrite 2 (shiftl_spec _ _ m) by trivial.",
            "VernacExtend",
            "0b1d47bcbb258af1ab15ee3781694cad4b743522"
        ],
        [
            "rewrite add_comm, sub_add_distr.",
            "VernacExtend",
            "67e98eb4aa063a924a38a93344d476375a8ac2bf"
        ],
        [
            "destruct (le_gt_cases 0 (m-p)) as [H|H].",
            "VernacExtend",
            "150c9ceee04244724dcc03b106b43adae255b7c0"
        ],
        [
            "now rewrite shiftl_spec.",
            "VernacExtend",
            "fa8e5e81d5b14d09cb56421acc817b540a916cf5"
        ],
        [
            "rewrite 2 testbit_neg_r; trivial.",
            "VernacExtend",
            "bc7001daf6face941639e4412bcc109b146eec94"
        ],
        [
            "apply lt_sub_0.",
            "VernacExtend",
            "02bdf1999f05bfbe153c47d2e46b452ccbeea097"
        ],
        [
            "now apply lt_le_trans with 0.",
            "VernacExtend",
            "28fdeadf4b12042329ee092e37236a88ade0c204"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_shiftl_l : forall a n m, 0<=n -> (a << n) >> m == a << (n-m).",
            "VernacStartTheoremProof",
            "76dad196db72dafd7c060a9778fc9c6b0c9b9780"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite <- shiftl_opp_r, shiftl_shiftl, add_opp_r.",
            "VernacExtend",
            "e5d80ef480f57f8b60060216ba7a69b2321469f8"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_shiftl_r : forall a n m, 0<=n -> (a << n) >> m == a >> (m-n).",
            "VernacStartTheoremProof",
            "a64583aa79e5d2a830bd3264b4c031d43f6ea608"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite <- 2 shiftl_opp_r, shiftl_shiftl, opp_sub_distr, add_comm.",
            "VernacExtend",
            "737171e7586d2c3c5f613f8d3c7457017a79f487"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_shiftr : forall a n m, 0<=m -> (a >> n) >> m == a >> (n+m).",
            "VernacStartTheoremProof",
            "ee2105271299828ac7216951a6b4eb7e86ac1dd4"
        ],
        [
            "intros a n p Hn.",
            "VernacExtend",
            "1bc59a2e794e6a2c642d2a21f0d8a6f554d17ef7"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "rewrite 3 shiftr_spec; trivial.",
            "VernacExtend",
            "25796b8181c825901cdf6fed66e2fbcf6e0142c9"
        ],
        [
            "now rewrite (add_comm n p), add_assoc.",
            "VernacExtend",
            "1625844cbde04fc6d559523be2e28770ed93f4a5"
        ],
        [
            "now apply add_nonneg_nonneg.",
            "VernacExtend",
            "d3ae244b24c51ce46f3cccf92c2fef82f4739b85"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_1_l : forall n, 1 << n == 2^n.",
            "VernacStartTheoremProof",
            "cbd8516c2a5be924dd29498cfff060373a6ecc9f"
        ],
        [
            "intros n.",
            "VernacExtend",
            "9410cc86153539309ee696ae5785ea70534ece11"
        ],
        [
            "destruct (le_gt_cases 0 n).",
            "VernacExtend",
            "43961ab7587626f71fb09b9ee6812d496e9d280f"
        ],
        [
            "now rewrite shiftl_mul_pow2, mul_1_l.",
            "VernacExtend",
            "7969b66feb91ee24a708d76599ee5e4e94e7d322"
        ],
        [
            "rewrite shiftl_div_pow2, div_1_l, pow_neg_r; try order.",
            "VernacExtend",
            "3bb15951b8c3af7548f7e898c53fbf90daa3b46a"
        ],
        [
            "apply pow_gt_1.",
            "VernacExtend",
            "3a846dc50c141320d49c83e3698d895632d5c802"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "now apply opp_pos_neg.",
            "VernacExtend",
            "d38a03b64b28500e3a00166a5000fa6fbdf5a781"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_0_r : forall a, a << 0 == a.",
            "VernacStartTheoremProof",
            "f55d3a166eddc58e4c2f07a9d5f1de9cece36f4e"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite shiftl_mul_pow2 by order.",
            "VernacExtend",
            "b271000a3db3b9efd5f317fe7eabbd46c849968e"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_0_r : forall a, a >> 0 == a.",
            "VernacStartTheoremProof",
            "3328e53cc3594613a56b53f5b4cd3fc1c8b95b9c"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite <- shiftl_opp_r, opp_0, shiftl_0_r.",
            "VernacExtend",
            "31f3c4322ad8bc8271d51e10c1944907c7cb091f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_0_l : forall n, 0 << n == 0.",
            "VernacStartTheoremProof",
            "68c7c876b1cb8f8ac6fc5ded79aea4d154b8d6cd"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "destruct (le_ge_cases 0 n).",
            "VernacExtend",
            "9bd341d27360cca22a02ff99918f1ae78e8fa225"
        ],
        [
            "rewrite shiftl_mul_pow2 by trivial.",
            "VernacExtend",
            "ca53ddb8166c01950493866c9b50b368da7fa4d3"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "rewrite shiftl_div_pow2 by trivial.",
            "VernacExtend",
            "696c5988a24ffe7354e792afaa57873f6a70a035"
        ],
        [
            "rewrite <- opp_nonneg_nonpos in H.",
            "VernacExtend",
            "c092413650bc449ba833f1f626760101fe67d33a"
        ],
        [
            "nzsimpl; order_nz.",
            "VernacExtend",
            "3fea8b3c7453c499f63cce09e69465a2bcb4c057"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_0_l : forall n, 0 >> n == 0.",
            "VernacStartTheoremProof",
            "a23b1d11781b13d9d2c0930f208e6dcc8cd51949"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite <- shiftl_opp_r, shiftl_0_l.",
            "VernacExtend",
            "5ebb7189131bf14957aa9f3a7922f8ab10e69379"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_eq_0_iff : forall a n, 0<=n -> (a << n == 0 <-> a == 0).",
            "VernacStartTheoremProof",
            "fd4f43f35b28f9b03c9a2c9cf96fdbe2a9044878"
        ],
        [
            "intros a n Hn.",
            "VernacExtend",
            "7e15ed11f6dc569f68c470c713818382b4d3def0"
        ],
        [
            "rewrite shiftl_mul_pow2 by trivial.",
            "VernacExtend",
            "ca53ddb8166c01950493866c9b50b368da7fa4d3"
        ],
        [
            "rewrite eq_mul_0.",
            "VernacExtend",
            "e8caa24749df2429a6c6aef6b90ff64ee85d6723"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "intros [H | H]; trivial.",
            "VernacExtend",
            "1e293793adf40f68513705352cbcab8ac09b7348"
        ],
        [
            "contradict H; order_nz.",
            "VernacExtend",
            "7daf0ce36607ad0a6a83e58af7f96497eadc5189"
        ],
        [
            "intros H.",
            "VernacExtend",
            "5cfae87a34fa7b59a257c9640f1b674f6e6d780b"
        ],
        [
            "now left.",
            "VernacExtend",
            "2bd81021638064dbaa3d520cec398253376a1f37"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_eq_0_iff : forall a n, a >> n == 0 <-> a==0 \\/ (0<a /\\ log2 a < n).",
            "VernacStartTheoremProof",
            "a8ea1fbf9b761eb78fab45ebc2c7996116e7e8cf"
        ],
        [
            "intros a n.",
            "VernacExtend",
            "b9e36a42b85b0691956bc6b58ff92046eed02d15"
        ],
        [
            "destruct (le_gt_cases 0 n) as [Hn|Hn].",
            "VernacExtend",
            "4eca64365b7b1d86dbcfcc97564ec25e7f360fbd"
        ],
        [
            "rewrite shiftr_div_pow2, div_small_iff by order_nz.",
            "VernacExtend",
            "ae339ab5db7b68b75da1067f03f6888cb4df9dda"
        ],
        [
            "destruct (lt_trichotomy a 0) as [LT|[EQ|LT]].",
            "VernacExtend",
            "5701b9e5c7e0b75608d0c77ec5dea95167fe7e19"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "intros [(H,_)|(H,H')].",
            "VernacExtend",
            "75ad06b3ac3ec05f32c301553e7657cde218ec3f"
        ],
        [
            "order.",
            "VernacExtend",
            "1befdab9038d1868ab2c465bac8af3e25c5ac3da"
        ],
        [
            "generalize (pow_nonneg 2 n le_0_2); order.",
            "VernacExtend",
            "92f6fe01e858043a404f6bb50cf44b7d79f87212"
        ],
        [
            "intros [H|(H,H')]; order.",
            "VernacExtend",
            "cfc00c8cd81aabf1b0cae7509fe206a5a1d0fce4"
        ],
        [
            "rewrite EQ.",
            "VernacExtend",
            "359c5e196f83a6afbd9ede635bddbf545fd1eb82"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "now left.",
            "VernacExtend",
            "2bd81021638064dbaa3d520cec398253376a1f37"
        ],
        [
            "intros _; left.",
            "VernacExtend",
            "81d645c31a18a2a79c2d74848d2c880ed2e2888a"
        ],
        [
            "split; order_pos.",
            "VernacExtend",
            "406d5b9fa7738c88f310e053f6fe2253c5df31b6"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "intros [(H,H')|(H,H')]; right.",
            "VernacExtend",
            "709b80f1c3022bf47e8f887315d9ee25d26f01db"
        ],
        [
            "split; trivial.",
            "VernacExtend",
            "51e6eaa57561ac50797e703222408862cfba3b15"
        ],
        [
            "apply log2_lt_pow2; trivial.",
            "VernacExtend",
            "4bad2dbe19b88dce11f2b9add565b1203d501175"
        ],
        [
            "generalize (pow_nonneg 2 n le_0_2); order.",
            "VernacExtend",
            "92f6fe01e858043a404f6bb50cf44b7d79f87212"
        ],
        [
            "intros [H|(H,H')].",
            "VernacExtend",
            "df534725b636287b71a55c0648361ed85dc0e263"
        ],
        [
            "order.",
            "VernacExtend",
            "1befdab9038d1868ab2c465bac8af3e25c5ac3da"
        ],
        [
            "left.",
            "VernacExtend",
            "06dad9fc5698018f3f1213205145fec906c612b1"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "order.",
            "VernacExtend",
            "1befdab9038d1868ab2c465bac8af3e25c5ac3da"
        ],
        [
            "now apply log2_lt_pow2.",
            "VernacExtend",
            "36113e11f4be37fabb7376d97043654ea668d284"
        ],
        [
            "rewrite shiftr_mul_pow2 by order.",
            "VernacExtend",
            "0cf3b85098cd74b6e1c5f37a9b31c9de1916dfa4"
        ],
        [
            "rewrite eq_mul_0.",
            "VernacExtend",
            "e8caa24749df2429a6c6aef6b90ff64ee85d6723"
        ],
        [
            "split; intros [H|H].",
            "VernacExtend",
            "c3c00779064f43c70033cc074bd26aee128ec193"
        ],
        [
            "now left.",
            "VernacExtend",
            "2bd81021638064dbaa3d520cec398253376a1f37"
        ],
        [
            "elim (pow_nonzero 2 (-n)); try apply opp_nonneg_nonpos; order'.",
            "VernacExtend",
            "b7cac41c3a99a75c31e0fea0a191b1c3b103d75d"
        ],
        [
            "now left.",
            "VernacExtend",
            "2bd81021638064dbaa3d520cec398253376a1f37"
        ],
        [
            "destruct H.",
            "VernacExtend",
            "8b2bca015429da94c456243b461e17a2a0582c40"
        ],
        [
            "generalize (log2_nonneg a); order.",
            "VernacExtend",
            "42b6b41d0f3d3a7efffba5564863465328cc4686"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_eq_0 : forall a n, 0<=a -> log2 a < n -> a >> n == 0.",
            "VernacStartTheoremProof",
            "66c1ae146fe23fbfa503471a481f0ace6123a2b0"
        ],
        [
            "intros a n Ha H.",
            "VernacExtend",
            "62d4c7a803260763c3f295ff52f7a2c9cb44221a"
        ],
        [
            "apply shiftr_eq_0_iff.",
            "VernacExtend",
            "f58972bbdf6e97bdda16a9de1bd95fb1a79711c7"
        ],
        [
            "le_elim Ha.",
            "VernacExtend",
            "b4447b973a099c2993cb527cf7be53c5a14299a0"
        ],
        [
            "right.",
            "VernacExtend",
            "27e417a3497755767e1a1d6ba87753ecddaee6b7"
        ],
        [
            "now split.",
            "VernacExtend",
            "1791b9ff1e86fc70e4ee1a32bce684778be25d40"
        ],
        [
            "now left.",
            "VernacExtend",
            "2bd81021638064dbaa3d520cec398253376a1f37"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma div2_div : forall a, div2 a == a/2.",
            "VernacStartTheoremProof",
            "a60f794416002ebb81b64345d464347b83e3889e"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite div2_spec, shiftr_div_pow2.",
            "VernacExtend",
            "15ab3e22246eaf4ab56d568cf6dbe06217507ba1"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance div2_wd : Proper (eq==>eq) div2.",
            "VernacInstance",
            "daa964b65aa2b1162d257083da1efec29cec9dea"
        ],
        [
            "intros a a' Ha.",
            "VernacExtend",
            "0073d69269c2c72c3be40ae73fc28ccc34485a9e"
        ],
        [
            "now rewrite 2 div2_div, Ha.",
            "VernacExtend",
            "56a5c467fc63c03105db1c10d95bb2c885118068"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma div2_odd : forall a, a == 2*(div2 a) + odd a.",
            "VernacStartTheoremProof",
            "f4c6466b717d24f88b9297e90790c62f0df25033"
        ],
        [
            "intros a.",
            "VernacExtend",
            "9fef235d1a71132a4c9de7f87ab95d540098d91d"
        ],
        [
            "rewrite div2_div, <- bit0_odd, bit0_mod.",
            "VernacExtend",
            "507ab6634e2371514aaa8628c0995fd328eced22"
        ],
        [
            "apply div_mod.",
            "VernacExtend",
            "0e64ddcdd2364393478c919c145dccf26471ce87"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance lxor_wd : Proper (eq ==> eq ==> eq) lxor.",
            "VernacInstance",
            "6ec34aa1080f90738db86c02d0149332a0f76ba2"
        ],
        [
            "intros a a' Ha b b' Hb.",
            "VernacExtend",
            "1f2317be29d959fda27791076e132bcd80b96a95"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite Ha, Hb.",
            "VernacExtend",
            "33609f09b51aa3b6c57bb317a2d1567ce38f1e2e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance land_wd : Proper (eq ==> eq ==> eq) land.",
            "VernacInstance",
            "2fb61d7ece51024322a07cd86497004190c0e675"
        ],
        [
            "intros a a' Ha b b' Hb.",
            "VernacExtend",
            "1f2317be29d959fda27791076e132bcd80b96a95"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite Ha, Hb.",
            "VernacExtend",
            "33609f09b51aa3b6c57bb317a2d1567ce38f1e2e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance lor_wd : Proper (eq ==> eq ==> eq) lor.",
            "VernacInstance",
            "a5f54e71e3e415e09ed2486b39d31d195cb11f84"
        ],
        [
            "intros a a' Ha b b' Hb.",
            "VernacExtend",
            "1f2317be29d959fda27791076e132bcd80b96a95"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite Ha, Hb.",
            "VernacExtend",
            "33609f09b51aa3b6c57bb317a2d1567ce38f1e2e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance ldiff_wd : Proper (eq ==> eq ==> eq) ldiff.",
            "VernacInstance",
            "628581f24ccb4442ad139986ce605f52dffaf723"
        ],
        [
            "intros a a' Ha b b' Hb.",
            "VernacExtend",
            "1f2317be29d959fda27791076e132bcd80b96a95"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite Ha, Hb.",
            "VernacExtend",
            "33609f09b51aa3b6c57bb317a2d1567ce38f1e2e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_eq : forall a a', lxor a a' == 0 -> a == a'.",
            "VernacStartTheoremProof",
            "ec289fcf07846b88023a222d959036784be5926b"
        ],
        [
            "intros a a' H.",
            "VernacExtend",
            "d27c36a493459a47fa3b5d3f92b7fcb844662b63"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply xorb_eq.",
            "VernacExtend",
            "f8a5e0c6594cd59051d835353117a9127f9086b6"
        ],
        [
            "now rewrite <- lxor_spec, H, bits_0.",
            "VernacExtend",
            "c5a99c8b28b89a5ad08d035fc5e47c9682fc1776"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_nilpotent : forall a, lxor a a == 0.",
            "VernacStartTheoremProof",
            "634ba614f4f07cc66be87617a97039c6619c9d8a"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply xorb_nilpotent.",
            "VernacExtend",
            "afcbb842254c1e94f74a0666f72095145ab8d689"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_eq_0_iff : forall a a', lxor a a' == 0 <-> a == a'.",
            "VernacStartTheoremProof",
            "646d544b08baef7e4c5b5ac6ba3a29d96a4c4b5d"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "apply lxor_eq.",
            "VernacExtend",
            "5f199965f78d158d11f5d44905efda6b28da84b7"
        ],
        [
            "intros EQ; rewrite EQ; apply lxor_nilpotent.",
            "VernacExtend",
            "90e7e7a2bde7819f34a5c880b98ef1a68a9b0a3c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_0_l : forall a, lxor 0 a == a.",
            "VernacStartTheoremProof",
            "308b5871b8c86d09069041a82af04b6d4be354b9"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply xorb_false_l.",
            "VernacExtend",
            "db3d760526a6679020ab879e6f8755f39b05e7c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_0_r : forall a, lxor a 0 == a.",
            "VernacStartTheoremProof",
            "8d087ab7ab1297e652f81ca8bba76ab5bf004f0b"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply xorb_false_r.",
            "VernacExtend",
            "e0026587e6aeb55e18e0705b1438cd6ea17a015d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_comm : forall a b, lxor a b == lxor b a.",
            "VernacStartTheoremProof",
            "1eaecfb9560d825ad5fbe309eb9e0756fdb2e1d7"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply xorb_comm.",
            "VernacExtend",
            "95a70ded1b93af11da2e8cf472e0b53a66157824"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_assoc : forall a b c, lxor (lxor a b) c == lxor a (lxor b c).",
            "VernacStartTheoremProof",
            "17e5e1c6926136df4477eff4d904da07910d19f5"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply xorb_assoc.",
            "VernacExtend",
            "396f293dffb44558a83e77d5d63dca4c07382ed4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_0_l : forall a, lor 0 a == a.",
            "VernacStartTheoremProof",
            "c7c251233d821d5c0fdaae615488c47fbdf7b6c7"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_0_r : forall a, lor a 0 == a.",
            "VernacStartTheoremProof",
            "433a4de2e09b829259c247d97dd49cee806e44d1"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply orb_false_r.",
            "VernacExtend",
            "c0fa87fb1baa1cbcd361805f26554fb59f562524"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_comm : forall a b, lor a b == lor b a.",
            "VernacStartTheoremProof",
            "c37443727212518a7923b09e8c3cd2037dcb36de"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply orb_comm.",
            "VernacExtend",
            "5deb2435431e6d443787ae8d12f6c568a131f33f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_assoc : forall a b c, lor a (lor b c) == lor (lor a b) c.",
            "VernacStartTheoremProof",
            "dd3ea5213242ff33d79af46282c2a5e975f5b17b"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply orb_assoc.",
            "VernacExtend",
            "a463d957e0e02b3c87fb284bae02f84755a9e78d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_diag : forall a, lor a a == a.",
            "VernacStartTheoremProof",
            "a0effb22fd5ac51b8ef9799e1751c0f0101a6706"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply orb_diag.",
            "VernacExtend",
            "f2a5ffd38fc3508bad37e719a59b08df54e24a40"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_eq_0_l : forall a b, lor a b == 0 -> a == 0.",
            "VernacStartTheoremProof",
            "b44b6ab163e75382d5df8f3dad2b7349213a2dcc"
        ],
        [
            "intros a b H.",
            "VernacExtend",
            "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply (orb_false_iff a.[m] b.[m]).",
            "VernacExtend",
            "cf1f2d5653fe22b418d4110bd290eb30aa26f557"
        ],
        [
            "now rewrite <- lor_spec, H, bits_0.",
            "VernacExtend",
            "34c1fe87fbb3adf6da8eada258e728551f0f5828"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_eq_0_iff : forall a b, lor a b == 0 <-> a == 0 /\\ b == 0.",
            "VernacStartTheoremProof",
            "22bed34edf2bad79fd53e8c55ae1ddd3c1d7b5ec"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "now apply lor_eq_0_l in H.",
            "VernacExtend",
            "9a88040a7043c347e7e8782447ff9a8ad48f1b5c"
        ],
        [
            "rewrite lor_comm in H.",
            "VernacExtend",
            "63efb624bba8475cbe5b495dd2846f790dbf1ee6"
        ],
        [
            "now apply lor_eq_0_l in H.",
            "VernacExtend",
            "9a88040a7043c347e7e8782447ff9a8ad48f1b5c"
        ],
        [
            "intros (EQ,EQ').",
            "VernacExtend",
            "c46a382741eee30495628e55ebf4235eed7b45fa"
        ],
        [
            "now rewrite EQ, lor_0_l.",
            "VernacExtend",
            "6ab8dcf2e503375e4c92f76e09ac7ba88d0250a4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_0_l : forall a, land 0 a == 0.",
            "VernacStartTheoremProof",
            "2ed32aa8a0ed7207b3d7a04845e15ec1deefdb05"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_0_r : forall a, land a 0 == 0.",
            "VernacStartTheoremProof",
            "757879b7e39b3db582fb98e0fc6deeeef403c3b1"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply andb_false_r.",
            "VernacExtend",
            "96acabd8a60f7c2e82c0ec27c34e893436485a16"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_comm : forall a b, land a b == land b a.",
            "VernacStartTheoremProof",
            "86753cb6f07c75a2a9b6907739fe6dae65d743e0"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply andb_comm.",
            "VernacExtend",
            "88ace9c7c8ff2cac88d17d49e16803c27a0dd4cb"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_assoc : forall a b c, land a (land b c) == land (land a b) c.",
            "VernacStartTheoremProof",
            "f40b7492c0b7d4c1a52046f69b47cdc074d903aa"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply andb_assoc.",
            "VernacExtend",
            "09f63485e93daad4bdfe99b8f33da0af34797189"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_diag : forall a, land a a == a.",
            "VernacStartTheoremProof",
            "75721856ee64db7e881cdf02b94b7896a6d4c552"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply andb_diag.",
            "VernacExtend",
            "6c430ffc29f744bfc767d2fbba2bc3d8ef6e9d24"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_0_l : forall a, ldiff 0 a == 0.",
            "VernacStartTheoremProof",
            "233c98a914155f9a3e17763d044bb04a6faf0e07"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_0_r : forall a, ldiff a 0 == a.",
            "VernacStartTheoremProof",
            "c4af93494f93aea43e3097d4fc0cff472691c449"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite andb_true_r.",
            "VernacExtend",
            "1df3206b09308226b9d7da0f5447fdf0c047edc8"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_diag : forall a, ldiff a a == 0.",
            "VernacStartTheoremProof",
            "962414bbf8ab2e203af91f72b71337497c15ab3d"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply andb_negb_r.",
            "VernacExtend",
            "e7932e8c665f0635946d0ad9e61d348bbfeafa6c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_land_distr_l : forall a b c, lor (land a b) c == land (lor a c) (lor b c).",
            "VernacStartTheoremProof",
            "3a60c0b14dc181d39f49c86d49008d88ee870ac5"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply orb_andb_distrib_l.",
            "VernacExtend",
            "cf49ff6d914ae9a40f1649addd7a6da258ef8ac9"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_land_distr_r : forall a b c, lor a (land b c) == land (lor a b) (lor a c).",
            "VernacStartTheoremProof",
            "e575154c545bb88ef38f6852b7b90656a91d7964"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply orb_andb_distrib_r.",
            "VernacExtend",
            "554626220a4054fe0ba3760e07a4b08c81e52e90"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_lor_distr_l : forall a b c, land (lor a b) c == lor (land a c) (land b c).",
            "VernacStartTheoremProof",
            "083ef0be0a4106f992e385e2b1a20878e6d9698a"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply andb_orb_distrib_l.",
            "VernacExtend",
            "984135ecf5d288f1f7b160a7ae45f7b1474de88d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_lor_distr_r : forall a b c, land a (lor b c) == lor (land a b) (land a c).",
            "VernacStartTheoremProof",
            "9974118d006052975d41f5aaa14f079136ac00c9"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply andb_orb_distrib_r.",
            "VernacExtend",
            "151901f932b36c65be600b9c3e3abc51a23b15ba"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_ldiff_l : forall a b c, ldiff (ldiff a b) c == ldiff a (lor b c).",
            "VernacStartTheoremProof",
            "1892d45c4e573ea64b9963c2618cbd045f165a2f"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite negb_orb, andb_assoc.",
            "VernacExtend",
            "4991eed7649475ff094db3d6ce7ed48148ca6a9e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_ldiff_and : forall a b, lor (ldiff a b) (land a b) == a.",
            "VernacStartTheoremProof",
            "9ea4ab44eab3ab81f302eba76faa795788c636e6"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite <- andb_orb_distrib_r, orb_comm, orb_negb_r, andb_true_r.",
            "VernacExtend",
            "e25085519bacffb0ab4a07464265f8de842cee84"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_ldiff : forall a b, land (ldiff a b) b == 0.",
            "VernacStartTheoremProof",
            "a8ec6259f5710192983d875b35ff89cd9b3a6444"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite <-andb_assoc, (andb_comm (negb _)), andb_negb_r, andb_false_r.",
            "VernacExtend",
            "df41de5dbecfb287d71ebc624ee3c5757f2353de"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Definition setbit a n := lor a (1 << n).",
            "VernacDefinition",
            "a67f3e8ce1cd9ce92f0bde2c4e112e52f620ce82"
        ],
        [
            "Definition clearbit a n := ldiff a (1 << n).",
            "VernacDefinition",
            "19f2fb2828a6b11dc485492eb90dab2125d6ec2d"
        ],
        [
            "Lemma setbit_spec' : forall a n, setbit a n == lor a (2^n).",
            "VernacStartTheoremProof",
            "242d0932bd6dc7b7bba489ebef10d29e5e18dc5a"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "unfold setbit.",
            "VernacExtend",
            "8afb513e6c333a7cb984cba25a29568dad30e2a4"
        ],
        [
            "now rewrite shiftl_1_l.",
            "VernacExtend",
            "515ccb7e3be84e0e117ab6910c5655c2d97370f6"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma clearbit_spec' : forall a n, clearbit a n == ldiff a (2^n).",
            "VernacStartTheoremProof",
            "23de707c37b55eab89f5caa50d2d4187051eaf8e"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "unfold clearbit.",
            "VernacExtend",
            "7ffc4f4dd03008a0ba415e4ca9c486ccee02f862"
        ],
        [
            "now rewrite shiftl_1_l.",
            "VernacExtend",
            "515ccb7e3be84e0e117ab6910c5655c2d97370f6"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance setbit_wd : Proper (eq==>eq==>eq) setbit.",
            "VernacInstance",
            "070e006fdc3f7fbd6eebedf43cef26a7ed806abf"
        ],
        [
            "unfold setbit.",
            "VernacExtend",
            "8afb513e6c333a7cb984cba25a29568dad30e2a4"
        ],
        [
            "solve_proper.",
            "VernacExtend",
            "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Instance clearbit_wd : Proper (eq==>eq==>eq) clearbit.",
            "VernacInstance",
            "9710d47676aa424543c99122b48df56f43535376"
        ],
        [
            "unfold clearbit.",
            "VernacExtend",
            "7ffc4f4dd03008a0ba415e4ca9c486ccee02f862"
        ],
        [
            "solve_proper.",
            "VernacExtend",
            "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma pow2_bits_true : forall n, 0<=n -> (2^n).[n] = true.",
            "VernacStartTheoremProof",
            "a1144a0164aeefa5c88ed70ee5b623fb0e3ea08b"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite <- (mul_1_l (2^n)).",
            "VernacExtend",
            "ce0f0e3269fd8657f11779882aca2cf4bd93304a"
        ],
        [
            "now rewrite mul_pow2_bits, sub_diag, bit0_odd, odd_1.",
            "VernacExtend",
            "73250ac93adff987ed7c0674ab0a1ea8a961ad38"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma pow2_bits_false : forall n m, n~=m -> (2^n).[m] = false.",
            "VernacStartTheoremProof",
            "8e7d518a12a7ad5caafbb70b5f0086f22a65a0b0"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "destruct (le_gt_cases 0 n); [|now rewrite pow_neg_r, bits_0].",
            "VernacExtend",
            "9393cd18f28b05fbb33032965f0906e846c7f72a"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite <- (mul_1_l (2^n)), mul_pow2_bits; trivial.",
            "VernacExtend",
            "ee4cfa2e55d4ce03a00bb8999d32250f9b0927ab"
        ],
        [
            "rewrite <- (succ_pred (m-n)), <- div2_bits.",
            "VernacExtend",
            "34b03cba17c5ffc140b49a45ae7547a3452315d4"
        ],
        [
            "now rewrite div_small, bits_0 by (split; order').",
            "VernacExtend",
            "eee50b4898e923b82676fd96353ca1d9d0577e8b"
        ],
        [
            "rewrite <- lt_succ_r, succ_pred, lt_0_sub.",
            "VernacExtend",
            "274509d63efd60a7bb6d98823e41662a73a20e69"
        ],
        [
            "order.",
            "VernacExtend",
            "1befdab9038d1868ab2c465bac8af3e25c5ac3da"
        ],
        [
            "rewrite <- (mul_1_l (2^n)), mul_pow2_bits_low; trivial.",
            "VernacExtend",
            "ac110ca5bb3798731399320d1e02d1b279025f57"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma pow2_bits_eqb : forall n m, 0<=n -> (2^n).[m] = eqb n m.",
            "VernacStartTheoremProof",
            "6858761875638bdb0a2c96f304b5972577247850"
        ],
        [
            "intros n m Hn.",
            "VernacExtend",
            "4ea7964435753d0708d2436cc340541c65cb37f7"
        ],
        [
            "apply eq_true_iff_eq.",
            "VernacExtend",
            "07a4346802ec5a58927985ce984a62185d994d5f"
        ],
        [
            "rewrite eqb_eq.",
            "VernacExtend",
            "0299264fbd79829700b33816d764c8f3ad6c6ad9"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "destruct (eq_decidable n m) as [H|H].",
            "VernacExtend",
            "eba581927363a73c18274c425f85f46a4fc7b2b6"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "now rewrite (pow2_bits_false _ _ H).",
            "VernacExtend",
            "14fdef97410a0e01ec2a01846e96105d04627016"
        ],
        [
            "intros EQ.",
            "VernacExtend",
            "55ec42483a4ca0813a68f464f2703cf9ccb237d7"
        ],
        [
            "rewrite EQ.",
            "VernacExtend",
            "359c5e196f83a6afbd9ede635bddbf545fd1eb82"
        ],
        [
            "apply pow2_bits_true; order.",
            "VernacExtend",
            "054acd69698d887b5f39648b64b9620a82f2f036"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma setbit_eqb : forall a n m, 0<=n -> (setbit a n).[m] = eqb n m || a.[m].",
            "VernacStartTheoremProof",
            "316c36172f81bde60e7756fbd046299690a3c2b2"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite setbit_spec', lor_spec, pow2_bits_eqb, orb_comm.",
            "VernacExtend",
            "dbae6be051533a9ac300488ff26a132c186f54b9"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma setbit_iff : forall a n m, 0<=n -> ((setbit a n).[m] = true <-> n==m \\/ a.[m] = true).",
            "VernacStartTheoremProof",
            "fad0ad08018ca1c28832d27d713968074d3fbc98"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite setbit_eqb, orb_true_iff, eqb_eq.",
            "VernacExtend",
            "5189e4cb5132d2a102989f89b1c4c54e2c36d521"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma setbit_eq : forall a n, 0<=n -> (setbit a n).[n] = true.",
            "VernacStartTheoremProof",
            "5b59a59b509719352cdbb99d3ced1834cad491e4"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "apply setbit_iff; trivial.",
            "VernacExtend",
            "0dd55838a88fe9a4606dc633fecf6eb6afbd1019"
        ],
        [
            "now left.",
            "VernacExtend",
            "2bd81021638064dbaa3d520cec398253376a1f37"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma setbit_neq : forall a n m, 0<=n -> n~=m -> (setbit a n).[m] = a.[m].",
            "VernacStartTheoremProof",
            "6af2c2f927bbca4fa01762a5d7e141a503ca4eb5"
        ],
        [
            "intros a n m Hn H.",
            "VernacExtend",
            "451d3af86f79ffe586abc2fcab822bd1e6dbfcdb"
        ],
        [
            "rewrite setbit_eqb; trivial.",
            "VernacExtend",
            "73623de1c999dc491841e2fa8eefa6d79868a6a6"
        ],
        [
            "rewrite <- eqb_eq in H.",
            "VernacExtend",
            "c6e94fbcbf30d58cd1b56c2c2925db78cf2694d1"
        ],
        [
            "apply not_true_is_false in H.",
            "VernacExtend",
            "85a48a28de7a1d8c6bdd32cef9d9861f14ce95fd"
        ],
        [
            "now rewrite H.",
            "VernacExtend",
            "4b48f672d72bdaa3470accf224603b6461e14cf4"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma clearbit_eqb : forall a n m, (clearbit a n).[m] = a.[m] && negb (eqb n m).",
            "VernacStartTheoremProof",
            "d00151a84eb52a03a198e7956329b4552f8ffd3b"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "destruct (le_gt_cases 0 m); [| now rewrite 2 testbit_neg_r].",
            "VernacExtend",
            "79d93511c68fb4affb81ce2c7d7664383f75ea8a"
        ],
        [
            "rewrite clearbit_spec', ldiff_spec.",
            "VernacExtend",
            "6b68a10ccbb594e6ff71f206c93f01cbdc008a9f"
        ],
        [
            "f_equal.",
            "VernacExtend",
            "dfce814d1efcef60f8330516ad88155a3a5ec317"
        ],
        [
            "f_equal.",
            "VernacExtend",
            "dfce814d1efcef60f8330516ad88155a3a5ec317"
        ],
        [
            "destruct (le_gt_cases 0 n) as [Hn|Hn].",
            "VernacExtend",
            "4eca64365b7b1d86dbcfcc97564ec25e7f360fbd"
        ],
        [
            "now apply pow2_bits_eqb.",
            "VernacExtend",
            "865fcbba4f4f771ef2bfaa1cf4daf6906a41534c"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "rewrite pow_neg_r, bits_0, <- not_true_iff_false, eqb_eq; order.",
            "VernacExtend",
            "e0fbe54ff0371c9f2a294dcab188567b7ef108e8"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma clearbit_iff : forall a n m, (clearbit a n).[m] = true <-> a.[m] = true /\\ n~=m.",
            "VernacStartTheoremProof",
            "05f534c64dc884eb20f59d084b54fc2e8cd456df"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite clearbit_eqb, andb_true_iff, <- eqb_eq.",
            "VernacExtend",
            "2fcb4b14d0278b0066d97a6cd3ee82a10235e5fe"
        ],
        [
            "now rewrite negb_true_iff, not_true_iff_false.",
            "VernacExtend",
            "dc0a4030651579f730887598af4d1a827cee0aa7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma clearbit_eq : forall a n, (clearbit a n).[n] = false.",
            "VernacStartTheoremProof",
            "6aad93e8f40b385f3106d180b5d1e3b34c6cd766"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite clearbit_eqb, (proj2 (eqb_eq _ _) (eq_refl n)).",
            "VernacExtend",
            "6f3e4bde397986a4b67b0ce4ae6e7ecac2f54967"
        ],
        [
            "apply andb_false_r.",
            "VernacExtend",
            "96acabd8a60f7c2e82c0ec27c34e893436485a16"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma clearbit_neq : forall a n m, n~=m -> (clearbit a n).[m] = a.[m].",
            "VernacStartTheoremProof",
            "ee53fcf6f977ae2ee7f5bea1d30a979042448ff2"
        ],
        [
            "intros a n m H.",
            "VernacExtend",
            "04efc8309184913d127bb88fa92a6c66a836a812"
        ],
        [
            "rewrite clearbit_eqb.",
            "VernacExtend",
            "28bc05335f6f2e3ceced99968d5eea1d09be517c"
        ],
        [
            "rewrite <- eqb_eq in H.",
            "VernacExtend",
            "c6e94fbcbf30d58cd1b56c2c2925db78cf2694d1"
        ],
        [
            "apply not_true_is_false in H.",
            "VernacExtend",
            "85a48a28de7a1d8c6bdd32cef9d9861f14ce95fd"
        ],
        [
            "rewrite H.",
            "VernacExtend",
            "6192df8b89486a3ba89a78e26e0d70cae2dc94c2"
        ],
        [
            "apply andb_true_r.",
            "VernacExtend",
            "4a85912afed262a7bde708d33768e2926365f6d5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_lxor : forall a b n, (lxor a b) << n == lxor (a << n) (b << n).",
            "VernacStartTheoremProof",
            "9e52178d3e0d1f7c3b21bf10f500b6bc6a368809"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite !shiftl_spec, lxor_spec.",
            "VernacExtend",
            "cd5874cabf2be7f0573ea1c542e4f7ed64ae5277"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_lxor : forall a b n, (lxor a b) >> n == lxor (a >> n) (b >> n).",
            "VernacStartTheoremProof",
            "ca4bbfc3a8502dfc90e4a911d48feb4984e99518"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite !shiftr_spec, lxor_spec.",
            "VernacExtend",
            "4bb330b17eae9bfd90278cf990e20e5d97bc18a6"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_land : forall a b n, (land a b) << n == land (a << n) (b << n).",
            "VernacStartTheoremProof",
            "6e36d6e3811cf972a87644981f1049d2fafc51f5"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite !shiftl_spec, land_spec.",
            "VernacExtend",
            "0ec0ade9bc8cb7f6371e4d8889909d68136c037b"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_land : forall a b n, (land a b) >> n == land (a >> n) (b >> n).",
            "VernacStartTheoremProof",
            "7e6c154327e444819ace110f7d2d0afc58916993"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite !shiftr_spec, land_spec.",
            "VernacExtend",
            "c4501ce8721238b3d5e762a91be1623f37bc0ce9"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_lor : forall a b n, (lor a b) << n == lor (a << n) (b << n).",
            "VernacStartTheoremProof",
            "9ed62b695b84cda0599bdb37af7357a3faaf44af"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite !shiftl_spec, lor_spec.",
            "VernacExtend",
            "3ff536333cf975f8bfda98126ca4618b9aebf860"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_lor : forall a b n, (lor a b) >> n == lor (a >> n) (b >> n).",
            "VernacStartTheoremProof",
            "3f8707b21878b64791a851e0b836c2291d171260"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite !shiftr_spec, lor_spec.",
            "VernacExtend",
            "6a3d59b8dd316af0747322279c69f8922b5d1965"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_ldiff : forall a b n, (ldiff a b) << n == ldiff (a << n) (b << n).",
            "VernacStartTheoremProof",
            "0fea390bf5584e59b8ef921987721d0191cd7c06"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite !shiftl_spec, ldiff_spec.",
            "VernacExtend",
            "e3922b61fa0be2e241f77da406ed2e4c74953aa6"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_ldiff : forall a b n, (ldiff a b) >> n == ldiff (a >> n) (b >> n).",
            "VernacStartTheoremProof",
            "5665ce049d5b74f3919db45112a2c8e3f3b6df91"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite !shiftr_spec, ldiff_spec.",
            "VernacExtend",
            "6084cbb372769844fd1291f62ff486fbaec17e10"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Definition lnot a := P (-a).",
            "VernacDefinition",
            "583131f6e81d245e4c3b3455ccdd4793f6d3aa3a"
        ],
        [
            "Instance lnot_wd : Proper (eq==>eq) lnot.",
            "VernacInstance",
            "beb3ef89c832cbf723b8582b5bd13e16ce153a2b"
        ],
        [
            "unfold lnot.",
            "VernacExtend",
            "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
        ],
        [
            "solve_proper.",
            "VernacExtend",
            "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_spec : forall a n, 0<=n -> (lnot a).[n] = negb a.[n].",
            "VernacStartTheoremProof",
            "79b10788f7a936d4c2855d8676b524f513bbd1a5"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "unfold lnot.",
            "VernacExtend",
            "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
        ],
        [
            "rewrite <- (opp_involutive a) at 2.",
            "VernacExtend",
            "f5912d2cf102440c758753dbaa68ded1dafdfff8"
        ],
        [
            "rewrite bits_opp, negb_involutive; trivial.",
            "VernacExtend",
            "3f140bc4c505924be678aeed75f6bf8e0b3ca441"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_involutive : forall a, lnot (lnot a) == a.",
            "VernacStartTheoremProof",
            "bf9779c0b914b5841469f3c05e42e1cf05f5db55"
        ],
        [
            "intros a.",
            "VernacExtend",
            "9fef235d1a71132a4c9de7f87ab95d540098d91d"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite 2 lnot_spec, negb_involutive.",
            "VernacExtend",
            "b54ebacd86dfc8f703c37d18d9d76c3459fcf3ca"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_0 : lnot 0 == -1.",
            "VernacStartTheoremProof",
            "c773d4f3860c26a50562a30719d92903d53e40ea"
        ],
        [
            "unfold lnot.",
            "VernacExtend",
            "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
        ],
        [
            "now rewrite opp_0, <- sub_1_r, sub_0_l.",
            "VernacExtend",
            "73b94faf1cc6e51df597b7330d5e7c187415e4aa"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_m1 : lnot (-1) == 0.",
            "VernacStartTheoremProof",
            "32b5b1bef7f1fbbd8b0d5ca830bb238e1e2ecb19"
        ],
        [
            "unfold lnot.",
            "VernacExtend",
            "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
        ],
        [
            "now rewrite opp_involutive, one_succ, pred_succ.",
            "VernacExtend",
            "2141d2d4433cd594aee9b92d35b08d4d7ccbae58"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_m1_r : forall a, lor a (-1) == -1.",
            "VernacStartTheoremProof",
            "350e88b077458fbab285b138719557aa2eb09e5a"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite bits_m1, orb_true_r.",
            "VernacExtend",
            "decc06ee41f23b9519f50053d3862ed60638d7d0"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_m1_l : forall a, lor (-1) a == -1.",
            "VernacStartTheoremProof",
            "15b935ad75286c5925c036430b3282355fe8b532"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite lor_comm, lor_m1_r.",
            "VernacExtend",
            "66ab6ef5d4673dac3021d064400e9d846916383b"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_m1_r : forall a, land a (-1) == a.",
            "VernacStartTheoremProof",
            "ff436c8e679571edd050c25b6e79319dd87321c0"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite bits_m1, andb_true_r.",
            "VernacExtend",
            "1469bb200dadd6fde78d586a0badf26528a31f0d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_m1_l : forall a, land (-1) a == a.",
            "VernacStartTheoremProof",
            "7e0776f468712413e073cc024f638361746a056e"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite land_comm, land_m1_r.",
            "VernacExtend",
            "79b5252e5c86968cdf889b8f16fcd1b99b498383"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_m1_r : forall a, ldiff a (-1) == 0.",
            "VernacStartTheoremProof",
            "ab4af2c6181138fe163e3fbcea1558da198a5ed7"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite bits_m1, andb_false_r.",
            "VernacExtend",
            "49ea5d959fa5915e5351f14e4ccceb5ecc07cc00"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_m1_l : forall a, ldiff (-1) a == lnot a.",
            "VernacStartTheoremProof",
            "a5a088787ecace3a21d0cf458dd7235a608803ec"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite lnot_spec, bits_m1.",
            "VernacExtend",
            "fcfa3d81e6f5a0c44513156c7daa7e02aadc9c06"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_lnot_diag : forall a, lor a (lnot a) == -1.",
            "VernacStartTheoremProof",
            "971ebc62545cb78e865093c95d616c4daa11deb9"
        ],
        [
            "intros a.",
            "VernacExtend",
            "9fef235d1a71132a4c9de7f87ab95d540098d91d"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "rewrite lnot_spec, bits_m1; trivial.",
            "VernacExtend",
            "26bd8c1bb649eed81c7e90c6d10642a5ffd54075"
        ],
        [
            "now destruct a.[m].",
            "VernacExtend",
            "56ce3aa70ec051be4367a625dc8bb70c163d6462"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_lnot_diag : forall a, a + lnot a == -1.",
            "VernacStartTheoremProof",
            "ce8d20b969b2ff1aa963f096f1105046559906b1"
        ],
        [
            "intros a.",
            "VernacExtend",
            "9fef235d1a71132a4c9de7f87ab95d540098d91d"
        ],
        [
            "unfold lnot.",
            "VernacExtend",
            "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
        ],
        [
            "now rewrite add_pred_r, add_opp_r, sub_diag, one_succ, opp_succ, opp_0.",
            "VernacExtend",
            "e007a04cb1fcc0f5c038010f2ccd24737e5fabef"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_land : forall a b, ldiff a b == land a (lnot b).",
            "VernacStartTheoremProof",
            "cfd81fb6afd013b4605ac32b2684b29420352f96"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite lnot_spec.",
            "VernacExtend",
            "278334b032532ad438b6a6d3e379b0d612a7bf70"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_lnot_diag : forall a, land a (lnot a) == 0.",
            "VernacStartTheoremProof",
            "07dffe50817b25f62df7c2b591e2b1bc74933f5f"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite <- ldiff_land, ldiff_diag.",
            "VernacExtend",
            "3c6a589a70e5243e392c99e85c585c4a61a295d3"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_lor : forall a b, lnot (lor a b) == land (lnot a) (lnot b).",
            "VernacStartTheoremProof",
            "eb378eda58a5470f0dd25c061fb02ee000041daf"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite !lnot_spec, lor_spec, negb_orb.",
            "VernacExtend",
            "bbfc270adbbea9f3d81a3167adad3df6f93ce583"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_land : forall a b, lnot (land a b) == lor (lnot a) (lnot b).",
            "VernacStartTheoremProof",
            "0c3f5e06f4221ad57e8a3ddabe456a881e2761d8"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite !lnot_spec, land_spec, negb_andb.",
            "VernacExtend",
            "e23003fd88eed568facc298d889c5911f5cf4455"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_ldiff : forall a b, lnot (ldiff a b) == lor (lnot a) b.",
            "VernacStartTheoremProof",
            "5aafee6bc54bcd9693cb5d2ffe830500c8a32336"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite !lnot_spec, ldiff_spec, negb_andb, negb_involutive.",
            "VernacExtend",
            "fe3704b46a6c7af0dc5388868b5589cf5cbf0778"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_lnot_lnot : forall a b, lxor (lnot a) (lnot b) == lxor a b.",
            "VernacStartTheoremProof",
            "b88b2859e4833c3963651e0a4ce613122c244dc7"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite !lnot_spec, xorb_negb_negb.",
            "VernacExtend",
            "16e4b0f0b142379014db7998c4dfb10ea0584b5b"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_lxor_l : forall a b, lnot (lxor a b) == lxor (lnot a) b.",
            "VernacStartTheoremProof",
            "e377773b3df24189f7727f803f38a4def6314038"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite !lnot_spec, !lxor_spec, negb_xorb_l.",
            "VernacExtend",
            "f01ff95d2ece840abf6491a35d76a94118a19404"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_lxor_r : forall a b, lnot (lxor a b) == lxor a (lnot b).",
            "VernacStartTheoremProof",
            "e8db28064f9f8e776f516745332dade14d8e6bf4"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite !lnot_spec, !lxor_spec, negb_xorb_r.",
            "VernacExtend",
            "bc0a32b38ee87fc95aba5614e33823f11ecf972a"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_m1_r : forall a, lxor a (-1) == lnot a.",
            "VernacStartTheoremProof",
            "e67b16494fcbb68faa3d4ba198f54ceb924007dd"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite <- (lxor_0_r (lnot a)), <- lnot_m1, lxor_lnot_lnot.",
            "VernacExtend",
            "475cdf992813f1aa6f3c730214af9c96266ea1e2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_m1_l : forall a, lxor (-1) a == lnot a.",
            "VernacStartTheoremProof",
            "3b5b29138412c94eedff7ce6be9bb3a379fb456a"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite lxor_comm, lxor_m1_r.",
            "VernacExtend",
            "84916c3565486b5d6afa8b4564dcfe84c7713c32"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_lor : forall a b, land a b == 0 -> lxor a b == lor a b.",
            "VernacStartTheoremProof",
            "19ec4f2a91baba177c5904db30d2c1ef7b9a0f3c"
        ],
        [
            "intros a b H.",
            "VernacExtend",
            "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "assert (a.[m] && b.[m] = false) by now rewrite <- land_spec, H, bits_0.",
            "VernacExtend",
            "419389c75b93a9dad62624d1cce1e7ca6d81ed9b"
        ],
        [
            "now destruct a.[m], b.[m].",
            "VernacExtend",
            "b3cf0e358aa4e53cf7396c9db2e901b9c9ae2de3"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_shiftr : forall a n, 0<=n -> lnot (a >> n) == (lnot a) >> n.",
            "VernacStartTheoremProof",
            "f949516bb483c362b5175dcf8e52c022d3de03f4"
        ],
        [
            "intros a n Hn.",
            "VernacExtend",
            "7e15ed11f6dc569f68c470c713818382b4d3def0"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "now rewrite lnot_spec, 2 shiftr_spec, lnot_spec by order_pos.",
            "VernacExtend",
            "bebfc9387056ad3079f716644a6900f75e4cd4c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Definition ones n := P (1<<n).",
            "VernacDefinition",
            "563199686475a6c9a07a11fccc5dcb1be3b9f8cd"
        ],
        [
            "Instance ones_wd : Proper (eq==>eq) ones.",
            "VernacInstance",
            "8d52b9be3bec1cde7017d1866d0e6ac9b7e04287"
        ],
        [
            "unfold ones.",
            "VernacExtend",
            "9d4e4a10751eb4f782be83401aaa332fad2a6ccd"
        ],
        [
            "solve_proper.",
            "VernacExtend",
            "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ones_equiv : forall n, ones n == P (2^n).",
            "VernacStartTheoremProof",
            "ff9c4d897ee1e85172bbc74b2460bbe4c2642d64"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "unfold ones.",
            "VernacExtend",
            "9d4e4a10751eb4f782be83401aaa332fad2a6ccd"
        ],
        [
            "destruct (le_gt_cases 0 n).",
            "VernacExtend",
            "43961ab7587626f71fb09b9ee6812d496e9d280f"
        ],
        [
            "now rewrite shiftl_mul_pow2, mul_1_l.",
            "VernacExtend",
            "7969b66feb91ee24a708d76599ee5e4e94e7d322"
        ],
        [
            "f_equiv.",
            "VernacExtend",
            "ed0db7be627cb3834790ae805a13139db94a9012"
        ],
        [
            "rewrite pow_neg_r; trivial.",
            "VernacExtend",
            "976448c847e97ca534bfcf6c3c6303c261ddeb00"
        ],
        [
            "rewrite <- shiftr_opp_r.",
            "VernacExtend",
            "6d84bd69a2a1bb34dd411eba3ae190a360f07d34"
        ],
        [
            "apply shiftr_eq_0_iff.",
            "VernacExtend",
            "f58972bbdf6e97bdda16a9de1bd95fb1a79711c7"
        ],
        [
            "right; split.",
            "VernacExtend",
            "7f40e6faa2e8d6f2ee2a39b745aa28054e5d87de"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "rewrite log2_1.",
            "VernacExtend",
            "e0b287fb1f26d87e26b6085d560c0e7df6d31d31"
        ],
        [
            "now apply opp_pos_neg.",
            "VernacExtend",
            "d38a03b64b28500e3a00166a5000fa6fbdf5a781"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ones_add : forall n m, 0<=n -> 0<=m -> ones (m+n) == 2^m * ones n + ones m.",
            "VernacStartTheoremProof",
            "6d8c9b05b5dd2465fccb9d693c55a38208d2901c"
        ],
        [
            "intros n m Hn Hm.",
            "VernacExtend",
            "c015ffe457193f0270ea4e3a78379b6375abe752"
        ],
        [
            "rewrite !ones_equiv.",
            "VernacExtend",
            "20e98b23ddc82f55fd2bb71e1b6f3abd477cb542"
        ],
        [
            "rewrite <- !sub_1_r, mul_sub_distr_l, mul_1_r, <- pow_add_r by trivial.",
            "VernacExtend",
            "08b9ab9d7f3d244b2223b8fd796d8fa08b22bcce"
        ],
        [
            "rewrite add_sub_assoc, sub_add.",
            "VernacExtend",
            "d8e0d306cd7c6b3d96eed60acb18ee40fe6fbe71"
        ],
        [
            "reflexivity.",
            "VernacExtend",
            "5cd1ae044f26cd6d89a5a5147c1d4fc5fc719d83"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ones_div_pow2 : forall n m, 0<=m<=n -> ones n / 2^m == ones (n-m).",
            "VernacStartTheoremProof",
            "bde1f225f874a36718bfa3c70fd42ff904c169c4"
        ],
        [
            "intros n m (Hm,H).",
            "VernacExtend",
            "0860adf2fe2a2e130fb1ad98f18f3b6471eef2ee"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply div_unique with (ones m).",
            "VernacExtend",
            "ac988564d6cddc448fe780052c4598b07c16a7e2"
        ],
        [
            "left.",
            "VernacExtend",
            "06dad9fc5698018f3f1213205145fec906c612b1"
        ],
        [
            "rewrite ones_equiv.",
            "VernacExtend",
            "904b646718f9d2a758f8163f63d03ff9b2af6764"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "rewrite <- lt_succ_r, succ_pred.",
            "VernacExtend",
            "e31a8fa3c06a998f946817a53c907afcc5cb1a7d"
        ],
        [
            "order_pos.",
            "VernacExtend",
            "c6268b59235568791f1e6d74e66ec6a1a185f15a"
        ],
        [
            "now rewrite <- le_succ_l, succ_pred.",
            "VernacExtend",
            "5cf857915d9541888f70f46d58671e71bde09562"
        ],
        [
            "rewrite <- (sub_add m n) at 1.",
            "VernacExtend",
            "d161f42bcfb61ca3a0db90154d3a50b3d0700e85"
        ],
        [
            "rewrite (add_comm _ m).",
            "VernacExtend",
            "de8c8e5aeaa9e46223513666da8fbe11e46baaf5"
        ],
        [
            "apply ones_add; trivial.",
            "VernacExtend",
            "25f474a1f4e812deb29d92571c7bcf892bb8d1be"
        ],
        [
            "now apply le_0_sub.",
            "VernacExtend",
            "7608df615e622970fcf9da513e061f975cec835c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ones_mod_pow2 : forall n m, 0<=m<=n -> (ones n) mod (2^m) == ones m.",
            "VernacStartTheoremProof",
            "68a66b0d8cca4f1157cad6e8010de3d621726bb3"
        ],
        [
            "intros n m (Hm,H).",
            "VernacExtend",
            "0860adf2fe2a2e130fb1ad98f18f3b6471eef2ee"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply mod_unique with (ones (n-m)).",
            "VernacExtend",
            "486d5beb46da5ea6cabc7f4b820e4e8533c56567"
        ],
        [
            "left.",
            "VernacExtend",
            "06dad9fc5698018f3f1213205145fec906c612b1"
        ],
        [
            "rewrite ones_equiv.",
            "VernacExtend",
            "904b646718f9d2a758f8163f63d03ff9b2af6764"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "rewrite <- lt_succ_r, succ_pred.",
            "VernacExtend",
            "e31a8fa3c06a998f946817a53c907afcc5cb1a7d"
        ],
        [
            "order_pos.",
            "VernacExtend",
            "c6268b59235568791f1e6d74e66ec6a1a185f15a"
        ],
        [
            "now rewrite <- le_succ_l, succ_pred.",
            "VernacExtend",
            "5cf857915d9541888f70f46d58671e71bde09562"
        ],
        [
            "rewrite <- (sub_add m n) at 1.",
            "VernacExtend",
            "d161f42bcfb61ca3a0db90154d3a50b3d0700e85"
        ],
        [
            "rewrite (add_comm _ m).",
            "VernacExtend",
            "de8c8e5aeaa9e46223513666da8fbe11e46baaf5"
        ],
        [
            "apply ones_add; trivial.",
            "VernacExtend",
            "25f474a1f4e812deb29d92571c7bcf892bb8d1be"
        ],
        [
            "now apply le_0_sub.",
            "VernacExtend",
            "7608df615e622970fcf9da513e061f975cec835c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ones_spec_low : forall n m, 0<=m<n -> (ones n).[m] = true.",
            "VernacStartTheoremProof",
            "ab2ae8f7e891a149bf4c13ee88f6f207b23e2f4b"
        ],
        [
            "intros n m (Hm,H).",
            "VernacExtend",
            "0860adf2fe2a2e130fb1ad98f18f3b6471eef2ee"
        ],
        [
            "apply testbit_true; trivial.",
            "VernacExtend",
            "22e0b53bccd3b8d361bb8c2e3a538a7585ec61dd"
        ],
        [
            "rewrite ones_div_pow2 by (split; order).",
            "VernacExtend",
            "d8b628517d4629296cd8d0b1a26238559a4246b5"
        ],
        [
            "rewrite <- (pow_1_r 2).",
            "VernacExtend",
            "a40cd2d684a0dd957030553775b9648d180ee93a"
        ],
        [
            "rewrite ones_mod_pow2.",
            "VernacExtend",
            "08b4d21afade9516b17df6e8cf7fdb532013276d"
        ],
        [
            "rewrite ones_equiv.",
            "VernacExtend",
            "904b646718f9d2a758f8163f63d03ff9b2af6764"
        ],
        [
            "now nzsimpl'.",
            "VernacExtend",
            "7c9a3b39ed2b376414aa623dd77af64f7690380f"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "apply le_add_le_sub_r.",
            "VernacExtend",
            "d6f179ad4c91c5ec9f041fe5a57cf60c7ac046cd"
        ],
        [
            "nzsimpl.",
            "VernacExtend",
            "32a0da57fa9b6fef77a1ba15d7ad314a88420ca3"
        ],
        [
            "now apply le_succ_l.",
            "VernacExtend",
            "244c34558e9f448524071f26943611ce00fb4ec6"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ones_spec_high : forall n m, 0<=n<=m -> (ones n).[m] = false.",
            "VernacStartTheoremProof",
            "81ef8fb1a122616c6ffd6557be20041d23597eab"
        ],
        [
            "intros n m (Hn,H).",
            "VernacExtend",
            "4113c42b444197a2e4a78b079fb9adf42606ea18"
        ],
        [
            "le_elim Hn.",
            "VernacExtend",
            "b7b430abc6c6db5b64bb9425ec62d1ef96af8f94"
        ],
        [
            "apply bits_above_log2; rewrite ones_equiv.",
            "VernacExtend",
            "14b76fcc25cc71cd40202f76d6a07e74632ba46e"
        ],
        [
            "rewrite <-lt_succ_r, succ_pred; order_pos.",
            "VernacExtend",
            "d9d0ed4e381e57fdfda8380e78a4b683458ffd72"
        ],
        [
            "rewrite log2_pred_pow2; trivial.",
            "VernacExtend",
            "ef2971256e199b8ab5dd2cb30178fc795bf3f93e"
        ],
        [
            "now rewrite <-le_succ_l, succ_pred.",
            "VernacExtend",
            "5cf857915d9541888f70f46d58671e71bde09562"
        ],
        [
            "rewrite ones_equiv.",
            "VernacExtend",
            "904b646718f9d2a758f8163f63d03ff9b2af6764"
        ],
        [
            "now rewrite <- Hn, pow_0_r, one_succ, pred_succ, bits_0.",
            "VernacExtend",
            "94feb949f645f8d42957634a65387b783cf7eb3e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ones_spec_iff : forall n m, 0<=n -> ((ones n).[m] = true <-> 0<=m<n).",
            "VernacStartTheoremProof",
            "c25040bfb08e6f6ad27f4448244fcb3faef7ea3e"
        ],
        [
            "intros n m Hn.",
            "VernacExtend",
            "4ea7964435753d0708d2436cc340541c65cb37f7"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "intros H.",
            "VernacExtend",
            "5cfae87a34fa7b59a257c9640f1b674f6e6d780b"
        ],
        [
            "destruct (lt_ge_cases m 0) as [Hm|Hm].",
            "VernacExtend",
            "50fcd90b69e266de224f8a61acf924678e4ed623"
        ],
        [
            "now rewrite testbit_neg_r in H.",
            "VernacExtend",
            "879ec85b5839accac0d2f8ee3a9da6c9f4293ad3"
        ],
        [
            "split; trivial.",
            "VernacExtend",
            "51e6eaa57561ac50797e703222408862cfba3b15"
        ],
        [
            "apply lt_nge.",
            "VernacExtend",
            "f6e8380c2e724f808a634a456c2e22a5c26fe738"
        ],
        [
            "intro H'.",
            "VernacExtend",
            "3160ba192fa58e5db60b3e67645ce925759bb788"
        ],
        [
            "rewrite ones_spec_high in H.",
            "VernacExtend",
            "6b0822569d3935a8000cc45397166a8662c4b38f"
        ],
        [
            "discriminate.",
            "VernacExtend",
            "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
        ],
        [
            "now split.",
            "VernacExtend",
            "1791b9ff1e86fc70e4ee1a32bce684778be25d40"
        ],
        [
            "apply ones_spec_low.",
            "VernacExtend",
            "123f1c9646ce2481a9369ed71fda9fa16928e2a7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_ones_low : forall a n, 0<=a -> log2 a < n -> lor a (ones n) == ones n.",
            "VernacStartTheoremProof",
            "29da7be52b5a6e5c56d083d03b3852b12023c910"
        ],
        [
            "intros a n Ha H.",
            "VernacExtend",
            "62d4c7a803260763c3f295ff52f7a2c9cb44221a"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite ones_spec_high, bits_above_log2; try split; trivial.",
            "VernacExtend",
            "a6b661d97ad6352e2692d95c3fbb072033b16bf8"
        ],
        [
            "now apply lt_le_trans with n.",
            "VernacExtend",
            "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
        ],
        [
            "apply le_trans with (log2 a); order_pos.",
            "VernacExtend",
            "19aa69f4a5c7af77cb9b7d4638e831a5b57878e3"
        ],
        [
            "rewrite ones_spec_low, orb_true_r; try split; trivial.",
            "VernacExtend",
            "f01006371f0db995a866afad5bd2357deabb45fb"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_ones : forall a n, 0<=n -> land a (ones n) == a mod 2^n.",
            "VernacStartTheoremProof",
            "698c4f7a29ff8a3457fbff9e9334a38144a0350f"
        ],
        [
            "intros a n Hn.",
            "VernacExtend",
            "7e15ed11f6dc569f68c470c713818382b4d3def0"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite ones_spec_high, mod_pow2_bits_high, andb_false_r; try split; trivial.",
            "VernacExtend",
            "5b1686c3a7470372219ea14525888673bb853f67"
        ],
        [
            "rewrite ones_spec_low, mod_pow2_bits_low, andb_true_r; try split; trivial.",
            "VernacExtend",
            "1520fd7ac6f0fa6549df2498ed5d4ca94b21825c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_ones_low : forall a n, 0<=a -> log2 a < n -> land a (ones n) == a.",
            "VernacStartTheoremProof",
            "85783ec7d92495db3c8eba0de367ad007b1a5349"
        ],
        [
            "intros a n Ha H.",
            "VernacExtend",
            "62d4c7a803260763c3f295ff52f7a2c9cb44221a"
        ],
        [
            "assert (Hn : 0<=n) by (generalize (log2_nonneg a); order).",
            "VernacExtend",
            "a078d756abc044be3ca788722816d2a7f5e071eb"
        ],
        [
            "rewrite land_ones; trivial.",
            "VernacExtend",
            "808a61711ee293339c1c20b16a8ac7252f6b469c"
        ],
        [
            "apply mod_small.",
            "VernacExtend",
            "02af0164545849947b8ea29beaae85f0d39f1223"
        ],
        [
            "split; trivial.",
            "VernacExtend",
            "51e6eaa57561ac50797e703222408862cfba3b15"
        ],
        [
            "apply log2_lt_cancel.",
            "VernacExtend",
            "a275bd72837177b261847061972d00231f9411bc"
        ],
        [
            "now rewrite log2_pow2.",
            "VernacExtend",
            "f4cadd235ff4a2e028604c150601aabb6f9e8653"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_ones_r : forall a n, 0<=n -> ldiff a (ones n) == (a >> n) << n.",
            "VernacStartTheoremProof",
            "6005dcf6f3f32edc845a73c59a912547da71f864"
        ],
        [
            "intros a n Hn.",
            "VernacExtend",
            "7e15ed11f6dc569f68c470c713818382b4d3def0"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite ones_spec_high, shiftl_spec_high, shiftr_spec; trivial.",
            "VernacExtend",
            "75f410185fa31c6c8d6fa8eb1be3727ea4cd03f3"
        ],
        [
            "rewrite sub_add; trivial.",
            "VernacExtend",
            "7df7f8caf8dcd3aec81ce09b9d966f9f2dc8f9ac"
        ],
        [
            "apply andb_true_r.",
            "VernacExtend",
            "4a85912afed262a7bde708d33768e2926365f6d5"
        ],
        [
            "now apply le_0_sub.",
            "VernacExtend",
            "7608df615e622970fcf9da513e061f975cec835c"
        ],
        [
            "now split.",
            "VernacExtend",
            "1791b9ff1e86fc70e4ee1a32bce684778be25d40"
        ],
        [
            "rewrite ones_spec_low, shiftl_spec_low, andb_false_r; try split; trivial.",
            "VernacExtend",
            "0501a73153736ea6f30918fc97d33094a0cdb5f9"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_ones_r_low : forall a n, 0<=a -> log2 a < n -> ldiff a (ones n) == 0.",
            "VernacStartTheoremProof",
            "b05595f106ae4528e37c1a48c01a454a545d37fe"
        ],
        [
            "intros a n Ha H.",
            "VernacExtend",
            "62d4c7a803260763c3f295ff52f7a2c9cb44221a"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite ones_spec_high, bits_above_log2; trivial.",
            "VernacExtend",
            "568ec2f5d7eeab1e19c022a4b32094082373dc03"
        ],
        [
            "now apply lt_le_trans with n.",
            "VernacExtend",
            "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
        ],
        [
            "split; trivial.",
            "VernacExtend",
            "51e6eaa57561ac50797e703222408862cfba3b15"
        ],
        [
            "now apply le_trans with (log2 a); order_pos.",
            "VernacExtend",
            "fd6ee7e3d603d49253cb1cf0db5ed63d17543030"
        ],
        [
            "rewrite ones_spec_low, andb_false_r; try split; trivial.",
            "VernacExtend",
            "29e34c8b865603a0e384a2d637c9912889f054c2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_ones_l_low : forall a n, 0<=a -> log2 a < n -> ldiff (ones n) a == lxor a (ones n).",
            "VernacStartTheoremProof",
            "a724c3614fca0e521f4225342e34faeddf5004ae"
        ],
        [
            "intros a n Ha H.",
            "VernacExtend",
            "62d4c7a803260763c3f295ff52f7a2c9cb44221a"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite ones_spec_high, bits_above_log2; trivial.",
            "VernacExtend",
            "568ec2f5d7eeab1e19c022a4b32094082373dc03"
        ],
        [
            "now apply lt_le_trans with n.",
            "VernacExtend",
            "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
        ],
        [
            "split; trivial.",
            "VernacExtend",
            "51e6eaa57561ac50797e703222408862cfba3b15"
        ],
        [
            "now apply le_trans with (log2 a); order_pos.",
            "VernacExtend",
            "fd6ee7e3d603d49253cb1cf0db5ed63d17543030"
        ],
        [
            "rewrite ones_spec_low, xorb_true_r; try split; trivial.",
            "VernacExtend",
            "c42307d13780b6db51c4a704a6c9304a571ed022"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_nonneg : forall a n, 0 <= (a << n) <-> 0 <= a.",
            "VernacStartTheoremProof",
            "ef7423166a1f5a971d1485db22fed51463858bd8"
        ],
        [
            "intros a n.",
            "VernacExtend",
            "b9e36a42b85b0691956bc6b58ff92046eed02d15"
        ],
        [
            "destruct (le_ge_cases 0 n) as [Hn|Hn].",
            "VernacExtend",
            "3b8a703f6de8677c80835cf6314e3b5f9997b01c"
        ],
        [
            "rewrite 2 bits_iff_nonneg_ex.",
            "VernacExtend",
            "ffd5acc454993dbcad56cfa78baa420ff73da239"
        ],
        [
            "split; intros (k,Hk).",
            "VernacExtend",
            "29b35b0fe56933b91bbde1099e108e40da8ab882"
        ],
        [
            "exists (k-n).",
            "VernacExtend",
            "c5743ddee936c15d04ea8c09c1f70295baa6e3c1"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "destruct (le_gt_cases 0 m); [|now rewrite testbit_neg_r].",
            "VernacExtend",
            "ae08c0dc521ac77a8042e919cbb57ce71375e01b"
        ],
        [
            "rewrite <- (add_simpl_r m n), <- (shiftl_spec a n) by order_pos.",
            "VernacExtend",
            "2a224f03611d754394fc2a78f90f615607137c40"
        ],
        [
            "apply Hk.",
            "VernacExtend",
            "f03ccac3a977e415801a182d83ad50611eb23292"
        ],
        [
            "now apply lt_sub_lt_add_r.",
            "VernacExtend",
            "8464a021270f4e632ffeffa5d445f4c1091194a7"
        ],
        [
            "exists (k+n).",
            "VernacExtend",
            "1488c5711d6142adba35641a6b48bf87efc6d24a"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "destruct (le_gt_cases 0 m); [|now rewrite testbit_neg_r].",
            "VernacExtend",
            "ae08c0dc521ac77a8042e919cbb57ce71375e01b"
        ],
        [
            "rewrite shiftl_spec by trivial.",
            "VernacExtend",
            "2aa0f612a9805b07941dd4f5ef7ac4fe14400091"
        ],
        [
            "apply Hk.",
            "VernacExtend",
            "f03ccac3a977e415801a182d83ad50611eb23292"
        ],
        [
            "now apply lt_add_lt_sub_r.",
            "VernacExtend",
            "9e5583a34f9097f860d6eff9a6ab5d0e1cf29fa2"
        ],
        [
            "rewrite <- shiftr_opp_r, 2 bits_iff_nonneg_ex.",
            "VernacExtend",
            "75b465eac6b4a50e52c75d934e7520c47a7b7da7"
        ],
        [
            "split; intros (k,Hk).",
            "VernacExtend",
            "29b35b0fe56933b91bbde1099e108e40da8ab882"
        ],
        [
            "destruct (le_gt_cases 0 k).",
            "VernacExtend",
            "3b485f1d5e0bee9ec096f3ac90b7d96097e871f3"
        ],
        [
            "exists (k-n).",
            "VernacExtend",
            "c5743ddee936c15d04ea8c09c1f70295baa6e3c1"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "apply lt_sub_lt_add_r in Hm.",
            "VernacExtend",
            "a201139ffcc1a3c402681147048425146f833d72"
        ],
        [
            "rewrite <- (add_simpl_r m n), <- add_opp_r, <- (shiftr_spec a (-n)).",
            "VernacExtend",
            "33366f039d2ea82e551540cb64b43d16ecbd53d3"
        ],
        [
            "now apply Hk.",
            "VernacExtend",
            "369e7625991640f3b844b495e03bb4b6f0f192a2"
        ],
        [
            "order.",
            "VernacExtend",
            "1befdab9038d1868ab2c465bac8af3e25c5ac3da"
        ],
        [
            "assert (EQ : a >> (-n) == 0).",
            "VernacExtend",
            "c3a94269355ba9a9293efa858291099059aaa82c"
        ],
        [
            "apply bits_inj'.",
            "VernacExtend",
            "03f76f7c96f3286ea828adfe9c20da05e7163e15"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "rewrite bits_0.",
            "VernacExtend",
            "74b580cb4cf657a9673cf07a73276cee95d0eda5"
        ],
        [
            "apply Hk; order.",
            "VernacExtend",
            "cd0b97c8021861ca26702d357981ed2cff475e26"
        ],
        [
            "apply shiftr_eq_0_iff in EQ.",
            "VernacExtend",
            "bae3fedcd3169aa5eb6c53267d8c4d965c1c9b9c"
        ],
        [
            "rewrite <- bits_iff_nonneg_ex.",
            "VernacExtend",
            "e2f8d65723143b9cc4cb67ba7db871b8514d32bc"
        ],
        [
            "destruct EQ as [EQ|[LT _]]; order.",
            "VernacExtend",
            "6f6f05752375a6ba0d4d4814736efaed94d4147f"
        ],
        [
            "exists (k+n).",
            "VernacExtend",
            "1488c5711d6142adba35641a6b48bf87efc6d24a"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "destruct (le_gt_cases 0 m); [|now rewrite testbit_neg_r].",
            "VernacExtend",
            "ae08c0dc521ac77a8042e919cbb57ce71375e01b"
        ],
        [
            "rewrite shiftr_spec by trivial.",
            "VernacExtend",
            "472e2a86b4ed0c48c837c923d6e300351f8eaddc"
        ],
        [
            "apply Hk.",
            "VernacExtend",
            "f03ccac3a977e415801a182d83ad50611eb23292"
        ],
        [
            "rewrite add_opp_r.",
            "VernacExtend",
            "145f466622e7e61ce41bfeb44a0f43fb6f0e0761"
        ],
        [
            "now apply lt_add_lt_sub_r.",
            "VernacExtend",
            "9e5583a34f9097f860d6eff9a6ab5d0e1cf29fa2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftl_neg : forall a n, (a << n) < 0 <-> a < 0.",
            "VernacStartTheoremProof",
            "7eacfe38d123733f5e61287d6595d4c5dee21fde"
        ],
        [
            "intros a n.",
            "VernacExtend",
            "b9e36a42b85b0691956bc6b58ff92046eed02d15"
        ],
        [
            "now rewrite 2 lt_nge, shiftl_nonneg.",
            "VernacExtend",
            "d7bc4df979e69b9c3c86a0e549b50c6897dada43"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_nonneg : forall a n, 0 <= (a >> n) <-> 0 <= a.",
            "VernacStartTheoremProof",
            "2e73df26e4666827748b33b3bf09697502dc19e5"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite <- shiftl_opp_r.",
            "VernacExtend",
            "f756fbcc8e2be070a3ab1585c8d9416946002cd5"
        ],
        [
            "apply shiftl_nonneg.",
            "VernacExtend",
            "70783648fa19be29a70c07509c3c7d5046411184"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma shiftr_neg : forall a n, (a >> n) < 0 <-> a < 0.",
            "VernacStartTheoremProof",
            "00881a96ebd385d74edf6a219a3b289eacd9291e"
        ],
        [
            "intros a n.",
            "VernacExtend",
            "b9e36a42b85b0691956bc6b58ff92046eed02d15"
        ],
        [
            "now rewrite 2 lt_nge, shiftr_nonneg.",
            "VernacExtend",
            "9393c283c924c8d4aa701d99056a58ff84bf9b64"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma div2_nonneg : forall a, 0 <= div2 a <-> 0 <= a.",
            "VernacStartTheoremProof",
            "f0505c2e4beab922dee8fc0e23854cd0ac840b4c"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite div2_spec.",
            "VernacExtend",
            "fec5764bc3e5276ce7735fc23a672070d7a236ae"
        ],
        [
            "apply shiftr_nonneg.",
            "VernacExtend",
            "a4ee1e88c258551257d6d6be5dd2bb825c40d988"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma div2_neg : forall a, div2 a < 0 <-> a < 0.",
            "VernacStartTheoremProof",
            "5493407f37b22716b6ecd1949379aef175999857"
        ],
        [
            "intros a.",
            "VernacExtend",
            "9fef235d1a71132a4c9de7f87ab95d540098d91d"
        ],
        [
            "now rewrite 2 lt_nge, div2_nonneg.",
            "VernacExtend",
            "e6eebe502357428d982bb2dbf6dacad732801031"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_nonneg : forall a b, 0 <= lor a b <-> 0<=a /\\ 0<=b.",
            "VernacStartTheoremProof",
            "aafd9636ad56753cbb588c439536b12e5d28d62d"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "rewrite 3 bits_iff_nonneg_ex.",
            "VernacExtend",
            "0b12d4ac69899836df6f6f8b35915a4f1fa48b56"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "intros (k,Hk).",
            "VernacExtend",
            "11aa19e0c0fd2113e30c87156f2515d513177b51"
        ],
        [
            "split; exists k; intros m Hm; apply (orb_false_elim a.[m] b.[m]); rewrite <- lor_spec; now apply Hk.",
            "VernacExtend",
            "c44afd0dab7ba26a70f3558c8ce622aa2665ac0b"
        ],
        [
            "intros ((k,Hk),(k',Hk')).",
            "VernacExtend",
            "26eb3c8128b0856f2c667b106d9a8db944e14449"
        ],
        [
            "destruct (le_ge_cases k k'); [ exists k' | exists k ]; intros m Hm; rewrite lor_spec, Hk, Hk'; trivial; order.",
            "VernacExtend",
            "1e52c4685a7d09e5f727c552c1fd79f3a962c562"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lor_neg : forall a b, lor a b < 0 <-> a < 0 \\/ b < 0.",
            "VernacStartTheoremProof",
            "38fead17ace25c4b3af5208f7afc4046c1d628e6"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "rewrite 3 lt_nge, lor_nonneg.",
            "VernacExtend",
            "c5498d2264a656e8a5a13b46bbf852814e390fd2"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "apply not_and.",
            "VernacExtend",
            "6a9ae315ac38eb6b7497057166891f8f6eee161f"
        ],
        [
            "apply le_decidable.",
            "VernacExtend",
            "5d5645b45cc490c3f3d06669c1c69df79cf652e5"
        ],
        [
            "now intros [H|H] (H',H'').",
            "VernacExtend",
            "84306abc49f63caf3154e389a4e8aa95a344b3ea"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_nonneg : forall a, 0 <= lnot a <-> a < 0.",
            "VernacStartTheoremProof",
            "14b78a55143e1cf2100ef2410b3f2865901d2368"
        ],
        [
            "intros a; unfold lnot.",
            "VernacExtend",
            "96a2ec582568e927fa3fa1e34d7a575480e70f57"
        ],
        [
            "now rewrite <- opp_succ, opp_nonneg_nonpos, le_succ_l.",
            "VernacExtend",
            "d7a71795df8c90096de79230b39678aaee1fd011"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lnot_neg : forall a, lnot a < 0 <-> 0 <= a.",
            "VernacStartTheoremProof",
            "4135870db4992b023bf2896d56b08aeefb63399f"
        ],
        [
            "intros a.",
            "VernacExtend",
            "9fef235d1a71132a4c9de7f87ab95d540098d91d"
        ],
        [
            "now rewrite le_ngt, lt_nge, lnot_nonneg.",
            "VernacExtend",
            "4504b50dd9640e8ebee48541a8fc9bf629b8ff99"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_nonneg : forall a b, 0 <= land a b <-> 0<=a \\/ 0<=b.",
            "VernacStartTheoremProof",
            "17408a8608b0889929d8bab0d0194aac3e9ca824"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "now rewrite <- (lnot_involutive (land a b)), lnot_land, lnot_nonneg, lor_neg, !lnot_neg.",
            "VernacExtend",
            "93f284df74cec0b5b7f1b2f853fcb062771a0d51"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma land_neg : forall a b, land a b < 0 <-> a < 0 /\\ b < 0.",
            "VernacStartTheoremProof",
            "cf55540b880dab14f557d735c1a6ea8457767578"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "now rewrite <- (lnot_involutive (land a b)), lnot_land, lnot_neg, lor_nonneg, !lnot_nonneg.",
            "VernacExtend",
            "73fc5790cad1ba27d29dea26036e0238d7e338dd"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_nonneg : forall a b, 0 <= ldiff a b <-> 0<=a \\/ b<0.",
            "VernacStartTheoremProof",
            "7260016a93a72d31302a641d40f681659fb7cec6"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite ldiff_land, land_nonneg, lnot_nonneg.",
            "VernacExtend",
            "fadf359a10122f3555620c0e36cd49aa98d8ace2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_neg : forall a b, ldiff a b < 0 <-> a<0 /\\ 0<=b.",
            "VernacStartTheoremProof",
            "f92d85ec218494493c24113ecabef2395b19004b"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite ldiff_land, land_neg, lnot_neg.",
            "VernacExtend",
            "f9b3bc5c56b0f0200a092fd47bad9feeefecc3c8"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma lxor_nonneg : forall a b, 0 <= lxor a b <-> (0<=a <-> 0<=b).",
            "VernacStartTheoremProof",
            "046759e36a054f6597d1325c6995aee5d0d859dc"
        ],
        [
            "assert (H : forall a b, 0<=a -> 0<=b -> 0<=lxor a b).",
            "VernacExtend",
            "4b9a417b2d5bb53fbf0e0fd454ade7b2c70af9d2"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "rewrite 3 bits_iff_nonneg_ex.",
            "VernacExtend",
            "0b12d4ac69899836df6f6f8b35915a4f1fa48b56"
        ],
        [
            "intros (k,Hk) (k', Hk').",
            "VernacExtend",
            "6f7b3e4e385c427eeac81dd54b3c939e8ec7000e"
        ],
        [
            "destruct (le_ge_cases k k'); [ exists k' | exists k]; intros m Hm; rewrite lxor_spec, Hk, Hk'; trivial; order.",
            "VernacExtend",
            "22ef87b602694d606a860036b0e4423809d57558"
        ],
        [
            "assert (H' : forall a b, 0<=a -> b<0 -> lxor a b<0).",
            "VernacExtend",
            "d0d69051a405e219c44623c6a3b8b39f0e634c68"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "rewrite bits_iff_nonneg_ex, 2 bits_iff_neg_ex.",
            "VernacExtend",
            "ff38a12206903607523d70937517a1fc128198b5"
        ],
        [
            "intros (k,Hk) (k', Hk').",
            "VernacExtend",
            "6f7b3e4e385c427eeac81dd54b3c939e8ec7000e"
        ],
        [
            "destruct (le_ge_cases k k'); [ exists k' | exists k]; intros m Hm; rewrite lxor_spec, Hk, Hk'; trivial; order.",
            "VernacExtend",
            "22ef87b602694d606a860036b0e4423809d57558"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "intros Hab.",
            "VernacExtend",
            "971000144c97ecedc2e60fc3637ddb1d2a64ab90"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "intros Ha.",
            "VernacExtend",
            "6ecded848bba79cd3aa9b3381ee26c94c3ca8775"
        ],
        [
            "destruct (le_gt_cases 0 b) as [Hb|Hb]; trivial.",
            "VernacExtend",
            "94e4e820c7a529b454ba88337973b7be2e17a63f"
        ],
        [
            "generalize (H' _ _ Ha Hb).",
            "VernacExtend",
            "18c18484a15315bf0cde49bf072fdac728778009"
        ],
        [
            "order.",
            "VernacExtend",
            "1befdab9038d1868ab2c465bac8af3e25c5ac3da"
        ],
        [
            "intros Hb.",
            "VernacExtend",
            "bf28ce675f0c35f7a6ee80ebcc4714ae6cf11f4b"
        ],
        [
            "destruct (le_gt_cases 0 a) as [Ha|Ha]; trivial.",
            "VernacExtend",
            "544a5fd5bff364d8f8bb0c45668f5ba7e1e0d396"
        ],
        [
            "generalize (H' _ _ Hb Ha).",
            "VernacExtend",
            "5ac3b80517dab853e56a4b5af3efd225cb986d2f"
        ],
        [
            "rewrite lxor_comm.",
            "VernacExtend",
            "7f47314bff513a0781807ef1fc825c31ad63f300"
        ],
        [
            "order.",
            "VernacExtend",
            "1befdab9038d1868ab2c465bac8af3e25c5ac3da"
        ],
        [
            "intros E.",
            "VernacExtend",
            "7ecb6d4dc9a9ce53bbd861c2f62e95916583a3a9"
        ],
        [
            "destruct (le_gt_cases 0 a) as [Ha|Ha].",
            "VernacExtend",
            "c486685a9e8e304fc21525676878de4ec23073da"
        ],
        [
            "apply H; trivial.",
            "VernacExtend",
            "2a60de8b8e6fbb9b42656d3eefbf1ae6284bbdbf"
        ],
        [
            "apply E; trivial.",
            "VernacExtend",
            "23fa6d8ddcb11ccdaeec60b408f0e359ce151280"
        ],
        [
            "destruct (le_gt_cases 0 b) as [Hb|Hb].",
            "VernacExtend",
            "67622fe80f514a08b536a7c680ba422663bf762d"
        ],
        [
            "apply H; trivial.",
            "VernacExtend",
            "2a60de8b8e6fbb9b42656d3eefbf1ae6284bbdbf"
        ],
        [
            "apply E; trivial.",
            "VernacExtend",
            "23fa6d8ddcb11ccdaeec60b408f0e359ce151280"
        ],
        [
            "rewrite <- lxor_lnot_lnot.",
            "VernacExtend",
            "be3e4f376782e59a568d3a3cd47ece6a5388ac9a"
        ],
        [
            "apply H; now apply lnot_nonneg.",
            "VernacExtend",
            "ed9813abbd7cbd1abe86bec72fbd3229ea19d87a"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma log2_bits_unique : forall a n, a.[n] = true -> (forall m, n<m -> a.[m] = false) -> log2 a == n.",
            "VernacStartTheoremProof",
            "c16942f3f00c7669cdf0bc6ad101509ea6baf5bd"
        ],
        [
            "intros a n H H'.",
            "VernacExtend",
            "b3e664d686405bd02d05c99639bd6cdc75400e65"
        ],
        [
            "destruct (lt_trichotomy a 0) as [Ha|[Ha|Ha]].",
            "VernacExtend",
            "fd740f10eaafb51336795a0030fb8d2e6b27141a"
        ],
        [
            "destruct (proj1 (bits_iff_neg_ex a) Ha) as (k,Hk).",
            "VernacExtend",
            "60c23fb578fe95799316b558bd3652e3607da14e"
        ],
        [
            "destruct (le_gt_cases n k).",
            "VernacExtend",
            "82a5a8f070649b345ee54d7980c594d58f7f2ef9"
        ],
        [
            "specialize (Hk (S k) (lt_succ_diag_r _)).",
            "VernacExtend",
            "7236bfa64b03cca42ed4191c2e9b15ad8f818d02"
        ],
        [
            "rewrite H' in Hk.",
            "VernacExtend",
            "b24d9fefad5b6060bee32259549444d7a3550e96"
        ],
        [
            "discriminate.",
            "VernacExtend",
            "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
        ],
        [
            "apply lt_succ_r; order.",
            "VernacExtend",
            "1709488f83353de176f3be332014a983b0d70bd7"
        ],
        [
            "specialize (H' (S n) (lt_succ_diag_r _)).",
            "VernacExtend",
            "9b9a8283cad8495d7cd6d8667733ebe2d785ef6b"
        ],
        [
            "rewrite Hk in H'.",
            "VernacExtend",
            "7850bcf116f7e1c61e77ad7987889fde66b9c64f"
        ],
        [
            "discriminate.",
            "VernacExtend",
            "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
        ],
        [
            "apply lt_succ_r; order.",
            "VernacExtend",
            "1709488f83353de176f3be332014a983b0d70bd7"
        ],
        [
            "now rewrite Ha, bits_0 in H.",
            "VernacExtend",
            "d4e5dad1d248cb776076548d08f2ff4294909fc2"
        ],
        [
            "apply le_antisymm; apply le_ngt; intros LT.",
            "VernacExtend",
            "83453e5e165aef5a92635dfe4294b24ea023d555"
        ],
        [
            "specialize (H' _ LT).",
            "VernacExtend",
            "6dfc6b573593c7de2afcbb71d3c85e2e0883f899"
        ],
        [
            "now rewrite bit_log2 in H'.",
            "VernacExtend",
            "b920c54e99d82a7cf78c9a9c5d197896ae19cd1e"
        ],
        [
            "now rewrite bits_above_log2 in H by order.",
            "VernacExtend",
            "e6e0a5f1a70ffa0ab5f94df073e70604cead8973"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma log2_shiftr : forall a n, 0<a -> log2 (a >> n) == max 0 (log2 a - n).",
            "VernacStartTheoremProof",
            "ce5b6dcb44756fc63911324c8c3fea42707b1ce2"
        ],
        [
            "intros a n Ha.",
            "VernacExtend",
            "d6ba77e1f95ba08a919fa5f24a079ddce9e4e348"
        ],
        [
            "destruct (le_gt_cases 0 (log2 a - n)); [rewrite max_r | rewrite max_l]; try order.",
            "VernacExtend",
            "7e199e3605a825efadfcbc50e002fa792494e016"
        ],
        [
            "apply log2_bits_unique.",
            "VernacExtend",
            "b99c5aaea3786f9dfbb22b6f9dc632c0312390ba"
        ],
        [
            "now rewrite shiftr_spec, sub_add, bit_log2.",
            "VernacExtend",
            "cb8c9199c83121c0abefbe48961cd2672e432d8f"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "destruct (le_gt_cases 0 m); [|now rewrite testbit_neg_r].",
            "VernacExtend",
            "ae08c0dc521ac77a8042e919cbb57ce71375e01b"
        ],
        [
            "rewrite shiftr_spec; trivial.",
            "VernacExtend",
            "9c3ed9d9d2e41d319c11a7a10945b753d2c3c118"
        ],
        [
            "apply bits_above_log2; try order.",
            "VernacExtend",
            "a716c581775e601af355c50b441cd9563b651a59"
        ],
        [
            "now apply lt_sub_lt_add_r.",
            "VernacExtend",
            "8464a021270f4e632ffeffa5d445f4c1091194a7"
        ],
        [
            "rewrite lt_sub_lt_add_r, add_0_l in H.",
            "VernacExtend",
            "8b31838032c826c8bd221825847e046865be235e"
        ],
        [
            "apply log2_nonpos.",
            "VernacExtend",
            "577fd40ec73552ece850a3b864405cfd4c8aa601"
        ],
        [
            "apply le_lteq; right.",
            "VernacExtend",
            "18fcd3340e7a6717e482bec04b1557461e132d79"
        ],
        [
            "apply shiftr_eq_0_iff.",
            "VernacExtend",
            "f58972bbdf6e97bdda16a9de1bd95fb1a79711c7"
        ],
        [
            "right.",
            "VernacExtend",
            "27e417a3497755767e1a1d6ba87753ecddaee6b7"
        ],
        [
            "now split.",
            "VernacExtend",
            "1791b9ff1e86fc70e4ee1a32bce684778be25d40"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma log2_shiftl : forall a n, 0<a -> 0<=n -> log2 (a << n) == log2 a + n.",
            "VernacStartTheoremProof",
            "784ad771347b591c396f295199012dc0c7781868"
        ],
        [
            "intros a n Ha Hn.",
            "VernacExtend",
            "96e5082832e34951b26fa7ee4f542f5ed26f00a4"
        ],
        [
            "rewrite shiftl_mul_pow2, add_comm by trivial.",
            "VernacExtend",
            "1851e9741c49cd1ad8cbb73d17966367abf74b8a"
        ],
        [
            "now apply log2_mul_pow2.",
            "VernacExtend",
            "97aa6f5681cef7787b7804761544d98a4f203057"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma log2_shiftl' : forall a n, 0<a -> log2 (a << n) == max 0 (log2 a + n).",
            "VernacStartTheoremProof",
            "a9883011ef12dea128242ce240f0127edf817e4a"
        ],
        [
            "intros a n Ha.",
            "VernacExtend",
            "d6ba77e1f95ba08a919fa5f24a079ddce9e4e348"
        ],
        [
            "rewrite <- shiftr_opp_r, log2_shiftr by trivial.",
            "VernacExtend",
            "2ed1afeecc33fa16caa82b666433aec896fef2ca"
        ],
        [
            "destruct (le_gt_cases 0 (log2 a + n)); [rewrite 2 max_r | rewrite 2 max_l]; rewrite ?sub_opp_r; try order.",
            "VernacExtend",
            "5e9930772dff844f8afd4246b1a0b8d85d452b09"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma log2_lor : forall a b, 0<=a -> 0<=b -> log2 (lor a b) == max (log2 a) (log2 b).",
            "VernacStartTheoremProof",
            "405e3e6b17b3b3d78eff2aac4ae5b2647543296e"
        ],
        [
            "assert (AUX : forall a b, 0<=a -> a<=b -> log2 (lor a b) == log2 b).",
            "VernacExtend",
            "7089e1c31fa0f0544b03f8d6aee60caf5fd0bbcc"
        ],
        [
            "intros a b Ha H.",
            "VernacExtend",
            "8cfb76b62051596d42ade7cb3239eca7337aa8ce"
        ],
        [
            "le_elim Ha; [|now rewrite <- Ha, lor_0_l].",
            "VernacExtend",
            "9201f47a00a5c50f2b809f08f1572662a0a435c9"
        ],
        [
            "apply log2_bits_unique.",
            "VernacExtend",
            "b99c5aaea3786f9dfbb22b6f9dc632c0312390ba"
        ],
        [
            "now rewrite lor_spec, bit_log2, orb_true_r by order.",
            "VernacExtend",
            "95b3c0b0f3b62a4d54b2500fd98d22db1c334f29"
        ],
        [
            "intros m Hm.",
            "VernacExtend",
            "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
        ],
        [
            "assert (H' := log2_le_mono _ _ H).",
            "VernacExtend",
            "4d4e4026aef18ea0b2ddf98c22b386acb82fe3de"
        ],
        [
            "now rewrite lor_spec, 2 bits_above_log2 by order.",
            "VernacExtend",
            "e0ebfe7a991eb4bd07f22c7a7813bfc6f61533bc"
        ],
        [
            "intros a b Ha Hb.",
            "VernacExtend",
            "66806e238a444cf46d8b4db167ceff52729a7bf9"
        ],
        [
            "destruct (le_ge_cases a b) as [H|H].",
            "VernacExtend",
            "d31351f18128aa7842cd334fe759f1a7d3b5bba2"
        ],
        [
            "rewrite max_r by now apply log2_le_mono.",
            "VernacExtend",
            "b14a35a7edbe7eb03d357fb06ecc3ff6c14d4ce3"
        ],
        [
            "now apply AUX.",
            "VernacExtend",
            "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
        ],
        [
            "rewrite max_l by now apply log2_le_mono.",
            "VernacExtend",
            "a6897d589d64a8bf45284eab59d4dfcd1071ae45"
        ],
        [
            "rewrite lor_comm.",
            "VernacExtend",
            "4c2f461feb6c513d472a6d4b13cf48331d73e883"
        ],
        [
            "now apply AUX.",
            "VernacExtend",
            "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma log2_land : forall a b, 0<=a -> 0<=b -> log2 (land a b) <= min (log2 a) (log2 b).",
            "VernacStartTheoremProof",
            "b98ae5ac7dfa79af2a2373fb93c9a939873593de"
        ],
        [
            "assert (AUX : forall a b, 0<=a -> a<=b -> log2 (land a b) <= log2 a).",
            "VernacExtend",
            "375cef99a31f69b2218a15e6ad11ce8eee696236"
        ],
        [
            "intros a b Ha Hb.",
            "VernacExtend",
            "66806e238a444cf46d8b4db167ceff52729a7bf9"
        ],
        [
            "apply le_ngt.",
            "VernacExtend",
            "b888642724b5334a161c342c1f1704e27e04178b"
        ],
        [
            "intros LT.",
            "VernacExtend",
            "94a19360e75213e653958fa035a08a6c1c256fd1"
        ],
        [
            "assert (H : 0 <= land a b) by (apply land_nonneg; now left).",
            "VernacExtend",
            "8cab9e8e03f13d8898fc46d2476108da8b717d10"
        ],
        [
            "le_elim H.",
            "VernacExtend",
            "db43138cfb7ae704d8ff4b5bdd54e40c162f70db"
        ],
        [
            "generalize (bit_log2 (land a b) H).",
            "VernacExtend",
            "a7b37acd9f26b2b7e512802988b904601197d923"
        ],
        [
            "now rewrite land_spec, bits_above_log2.",
            "VernacExtend",
            "2c3a3ddd1aee9793db927bf21b30fa9a27d96375"
        ],
        [
            "rewrite <- H in LT.",
            "VernacExtend",
            "3b80ac6aeef0f73f5a7fe812e27c990cb9b23cc3"
        ],
        [
            "apply log2_lt_cancel in LT; order.",
            "VernacExtend",
            "c0d0642ea4eee6bdaa8238fd74277052c2d678ab"
        ],
        [
            "intros a b Ha Hb.",
            "VernacExtend",
            "66806e238a444cf46d8b4db167ceff52729a7bf9"
        ],
        [
            "destruct (le_ge_cases a b) as [H|H].",
            "VernacExtend",
            "d31351f18128aa7842cd334fe759f1a7d3b5bba2"
        ],
        [
            "rewrite min_l by now apply log2_le_mono.",
            "VernacExtend",
            "5cdf5f4f3bd226f0ab7df767f85889200494d5cf"
        ],
        [
            "now apply AUX.",
            "VernacExtend",
            "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
        ],
        [
            "rewrite min_r by now apply log2_le_mono.",
            "VernacExtend",
            "327ca3e464ea0823bd04bb549e286768acbff66d"
        ],
        [
            "rewrite land_comm.",
            "VernacExtend",
            "f732c31190809e3ea2440954f59f54f341d97e6c"
        ],
        [
            "now apply AUX.",
            "VernacExtend",
            "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma log2_lxor : forall a b, 0<=a -> 0<=b -> log2 (lxor a b) <= max (log2 a) (log2 b).",
            "VernacStartTheoremProof",
            "aca700a6be417c486dc25cda5dba1d4a79b90a31"
        ],
        [
            "assert (AUX : forall a b, 0<=a -> a<=b -> log2 (lxor a b) <= log2 b).",
            "VernacExtend",
            "3f20cd479418473d8bba776eab4944398c4892a0"
        ],
        [
            "intros a b Ha Hb.",
            "VernacExtend",
            "66806e238a444cf46d8b4db167ceff52729a7bf9"
        ],
        [
            "apply le_ngt.",
            "VernacExtend",
            "b888642724b5334a161c342c1f1704e27e04178b"
        ],
        [
            "intros LT.",
            "VernacExtend",
            "94a19360e75213e653958fa035a08a6c1c256fd1"
        ],
        [
            "assert (H : 0 <= lxor a b) by (apply lxor_nonneg; split; order).",
            "VernacExtend",
            "5c5976d2a82a24169b9b22e4ab21a1e09d3a1522"
        ],
        [
            "le_elim H.",
            "VernacExtend",
            "db43138cfb7ae704d8ff4b5bdd54e40c162f70db"
        ],
        [
            "generalize (bit_log2 (lxor a b) H).",
            "VernacExtend",
            "6459afbb2498d6fc3b4022b0005cc586342e2d57"
        ],
        [
            "rewrite lxor_spec, 2 bits_above_log2; try order.",
            "VernacExtend",
            "116a488234e374d361e46a46d2b9f92f0fe04124"
        ],
        [
            "discriminate.",
            "VernacExtend",
            "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
        ],
        [
            "apply le_lt_trans with (log2 b); trivial.",
            "VernacExtend",
            "ac3d9de61463e95b6077b672c8e98bd9f80b82c1"
        ],
        [
            "now apply log2_le_mono.",
            "VernacExtend",
            "4b96f1974b296b0ba538c64667593a2e64e1940b"
        ],
        [
            "rewrite <- H in LT.",
            "VernacExtend",
            "3b80ac6aeef0f73f5a7fe812e27c990cb9b23cc3"
        ],
        [
            "apply log2_lt_cancel in LT; order.",
            "VernacExtend",
            "c0d0642ea4eee6bdaa8238fd74277052c2d678ab"
        ],
        [
            "intros a b Ha Hb.",
            "VernacExtend",
            "66806e238a444cf46d8b4db167ceff52729a7bf9"
        ],
        [
            "destruct (le_ge_cases a b) as [H|H].",
            "VernacExtend",
            "d31351f18128aa7842cd334fe759f1a7d3b5bba2"
        ],
        [
            "rewrite max_r by now apply log2_le_mono.",
            "VernacExtend",
            "b14a35a7edbe7eb03d357fb06ecc3ff6c14d4ce3"
        ],
        [
            "now apply AUX.",
            "VernacExtend",
            "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
        ],
        [
            "rewrite max_l by now apply log2_le_mono.",
            "VernacExtend",
            "a6897d589d64a8bf45284eab59d4dfcd1071ae45"
        ],
        [
            "rewrite lxor_comm.",
            "VernacExtend",
            "7f47314bff513a0781807ef1fc825c31ad63f300"
        ],
        [
            "now apply AUX.",
            "VernacExtend",
            "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Local Notation xor3 a b c := (xorb (xorb a b) c).",
            "VernacSyntacticDefinition",
            "a4e1c4b34b1442635b9bf06cd6342aa26bd97d34"
        ],
        [
            "Local Notation lxor3 a b c := (lxor (lxor a b) c).",
            "VernacSyntacticDefinition",
            "f2b05f2bf82a7e40628ed86d90200d79f7455b45"
        ],
        [
            "Local Notation nextcarry a b c := ((a&&b) || (c && (a||b))).",
            "VernacSyntacticDefinition",
            "e3e50ea823a2f08497e6b4801d697b8b8768b1c9"
        ],
        [
            "Local Notation lnextcarry a b c := (lor (land a b) (land c (lor a b))).",
            "VernacSyntacticDefinition",
            "2d63ef8b7b64636508cdf27e8927557f8f8174bf"
        ],
        [
            "Lemma add_bit0 : forall a b, (a+b).[0] = xorb a.[0] b.[0].",
            "VernacStartTheoremProof",
            "5c11e6739bb28d382fe034dfbee37097b7010a8b"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite !bit0_odd, odd_add.",
            "VernacExtend",
            "d1e775aa95c86803458a3cc2bb323bd86610e635"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add3_bit0 : forall a b c, (a+b+c).[0] = xor3 a.[0] b.[0] c.[0].",
            "VernacStartTheoremProof",
            "9239b0f1d98595468c1281da94a2bb17b7af2a1a"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "now rewrite !add_bit0.",
            "VernacExtend",
            "1ba5ed33ff16a472a1be759076d02801174d1fe5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add3_bits_div2 : forall (a0 b0 c0 : bool), (a0 + b0 + c0)/2 == nextcarry a0 b0 c0.",
            "VernacStartTheoremProof",
            "b23813220da19739df2210d1582d6a9b6796c569"
        ],
        [
            "assert (H : 1+1 == 2) by now nzsimpl'.",
            "VernacExtend",
            "00e34f7f5316478c971c28d6bb0d3ea571bc57f5"
        ],
        [
            "intros [|] [|] [|]; simpl; rewrite ?add_0_l, ?add_0_r, ?H; (apply div_same; order') || (apply div_small; split; order') || idtac.",
            "VernacExtend",
            "4d44d19b82f9058d81e3598cf67840a26dae97a0"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply div_unique with 1.",
            "VernacExtend",
            "fa7cbe03080cad8e8d2490444d92ad533191da52"
        ],
        [
            "left; split; order'.",
            "VernacExtend",
            "23b83f0cbc2ebf9ba434b06c4eaf712125594d4a"
        ],
        [
            "now nzsimpl'.",
            "VernacExtend",
            "7c9a3b39ed2b376414aa623dd77af64f7690380f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_carry_div2 : forall a b (c0:bool), (a + b + c0)/2 == a/2 + b/2 + nextcarry a.[0] b.[0] c0.",
            "VernacStartTheoremProof",
            "8d61ea6d27665152437b3fcf0b208c738e736101"
        ],
        [
            "intros.",
            "VernacExtend",
            "1b4df911c5412d25278e46f48402870ba987996b"
        ],
        [
            "rewrite <- add3_bits_div2.",
            "VernacExtend",
            "4e66cbc35f7e6ef7d05ab6561ac03e74c44c3bf6"
        ],
        [
            "rewrite (add_comm ((a/2)+_)).",
            "VernacExtend",
            "11ab02ebe67129672f132b607d78f49904536e1a"
        ],
        [
            "rewrite <- div_add by order'.",
            "VernacExtend",
            "2d069085cfa645060d4267fe32d1248767167c1e"
        ],
        [
            "f_equiv.",
            "VernacExtend",
            "ed0db7be627cb3834790ae805a13139db94a9012"
        ],
        [
            "rewrite <- !div2_div, mul_comm, mul_add_distr_l.",
            "VernacExtend",
            "7947ba224a9e02d5497643ab7492b30df3140c52"
        ],
        [
            "rewrite (div2_odd a), <- bit0_odd at 1.",
            "VernacExtend",
            "32a47d105fc5ed8ed19ac651e4afc17ac8953308"
        ],
        [
            "rewrite (div2_odd b), <- bit0_odd at 1.",
            "VernacExtend",
            "0032bf843788deea3d8b2f9a351f7b7694a7a577"
        ],
        [
            "rewrite add_shuffle1.",
            "VernacExtend",
            "c8390847bd7b378d69f69704430aa5b2052b2926"
        ],
        [
            "rewrite <-(add_assoc _ _ c0).",
            "VernacExtend",
            "e7c60e7421d4307a3bca3089481a7c69fcae6e72"
        ],
        [
            "apply add_comm.",
            "VernacExtend",
            "432c5d4cf69fbe3dde2979438ab90d88539f0993"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_carry_bits_aux : forall n, 0<=n -> forall a b (c0:bool), -(2^n) <= a < 2^n -> -(2^n) <= b < 2^n -> exists c, a+b+c0 == lxor3 a b c /\\ c/2 == lnextcarry a b c /\\ c.[0] = c0.",
            "VernacStartTheoremProof",
            "aa519853c4165e5fddbb517afcb23da3e6854d9b"
        ],
        [
            "intros n Hn.",
            "VernacExtend",
            "4a15d287eb245c84eabfb58cba2e377ac025029a"
        ],
        [
            "apply le_ind with (4:=Hn).",
            "VernacExtend",
            "b10bf56177b18b3864f34135ff8612c5eb62f941"
        ],
        [
            "solve_proper.",
            "VernacExtend",
            "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
        ],
        [
            "intros a b c0.",
            "VernacExtend",
            "407b376272a2dbd6b9fa1a1165d568cefd85f086"
        ],
        [
            "rewrite !pow_0_r, !one_succ, !lt_succ_r, <- !one_succ.",
            "VernacExtend",
            "83fae924a010ae301356a32c094daaeedd8da900"
        ],
        [
            "intros (Ha1,Ha2) (Hb1,Hb2).",
            "VernacExtend",
            "787bf210534df6e4bce1fb40412a3572a0ca8b11"
        ],
        [
            "le_elim Ha1; rewrite <- ?le_succ_l, ?succ_m1 in Ha1; le_elim Hb1; rewrite <- ?le_succ_l, ?succ_m1 in Hb1.",
            "VernacExtend",
            "d33b2674bd3e93c7ac527711b82539ea4dc6e355"
        ],
        [
            "exists c0.",
            "VernacExtend",
            "bfb656b98625019ff0f93ca16b02871e551a2f2f"
        ],
        [
            "rewrite (le_antisymm _ _ Ha2 Ha1), (le_antisymm _ _ Hb2 Hb1).",
            "VernacExtend",
            "0e41f0cc0307f3af293bb4be2bf5a8e9e916c37f"
        ],
        [
            "rewrite !add_0_l, !lxor_0_l, !lor_0_r, !land_0_r, !lor_0_r.",
            "VernacExtend",
            "8031e13fde9da3bf7d9a48fff3e60004467ee645"
        ],
        [
            "rewrite b2z_div2, b2z_bit0; now repeat split.",
            "VernacExtend",
            "0d777abb357392c6e748a8d942570cfde6aa8248"
        ],
        [
            "exists (-c0).",
            "VernacExtend",
            "d8bb91ceee1b239cfaf9ab885d0fc1b9412c242a"
        ],
        [
            "rewrite <- Hb1, (le_antisymm _ _ Ha2 Ha1).",
            "VernacExtend",
            "ff937d5efe77b5cdadc42518e0a76ad74e7b192c"
        ],
        [
            "repeat split.",
            "VernacExtend",
            "7968f2448e3e51b1de42f5c433248f4a827b4da2"
        ],
        [
            "rewrite add_0_l, lxor_0_l, lxor_m1_l.",
            "VernacExtend",
            "f107ef67efade31558dd1d7632062684b30295dc"
        ],
        [
            "unfold lnot.",
            "VernacExtend",
            "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
        ],
        [
            "now rewrite opp_involutive, add_comm, add_opp_r, sub_1_r.",
            "VernacExtend",
            "9be3a1149eebeee8834d3d7f7c84d6282afff60b"
        ],
        [
            "rewrite land_0_l, !lor_0_l, land_m1_r.",
            "VernacExtend",
            "1c4b4cc37756da6df798a87a774c23e29fdcd613"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply div_unique with c0.",
            "VernacExtend",
            "f9e102deb42fd55be32fde7be96a305253ebafbe"
        ],
        [
            "left; destruct c0; simpl; split; order'.",
            "VernacExtend",
            "9e256cad1f5900964de4d49a75971d464ab0bf7f"
        ],
        [
            "now rewrite two_succ, mul_succ_l, mul_1_l, add_opp_r, sub_add.",
            "VernacExtend",
            "0e8a4f435a9d4ff883c2c356fc2c745981421ecf"
        ],
        [
            "rewrite bit0_odd, odd_opp; destruct c0; simpl; apply odd_1 || apply odd_0.",
            "VernacExtend",
            "da41f9bcea85c44d12d96f49e932a3f934613d4c"
        ],
        [
            "exists (-c0).",
            "VernacExtend",
            "d8bb91ceee1b239cfaf9ab885d0fc1b9412c242a"
        ],
        [
            "rewrite <- Ha1, (le_antisymm _ _ Hb2 Hb1).",
            "VernacExtend",
            "e7651ed19ea219ff2fcb2f82460736c6aa456d51"
        ],
        [
            "repeat split.",
            "VernacExtend",
            "7968f2448e3e51b1de42f5c433248f4a827b4da2"
        ],
        [
            "rewrite add_0_r, lxor_0_r, lxor_m1_l.",
            "VernacExtend",
            "cc1f664e95a028a78d28fdc57e4eb4fd4469c2ef"
        ],
        [
            "unfold lnot.",
            "VernacExtend",
            "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
        ],
        [
            "now rewrite opp_involutive, add_comm, add_opp_r, sub_1_r.",
            "VernacExtend",
            "9be3a1149eebeee8834d3d7f7c84d6282afff60b"
        ],
        [
            "rewrite land_0_r, lor_0_r, lor_0_l, land_m1_r.",
            "VernacExtend",
            "92d65a68bb53c5ec0ab03332fed8f666aab1c3b6"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "apply div_unique with c0.",
            "VernacExtend",
            "f9e102deb42fd55be32fde7be96a305253ebafbe"
        ],
        [
            "left; destruct c0; simpl; split; order'.",
            "VernacExtend",
            "9e256cad1f5900964de4d49a75971d464ab0bf7f"
        ],
        [
            "now rewrite two_succ, mul_succ_l, mul_1_l, add_opp_r, sub_add.",
            "VernacExtend",
            "0e8a4f435a9d4ff883c2c356fc2c745981421ecf"
        ],
        [
            "rewrite bit0_odd, odd_opp; destruct c0; simpl; apply odd_1 || apply odd_0.",
            "VernacExtend",
            "da41f9bcea85c44d12d96f49e932a3f934613d4c"
        ],
        [
            "exists (c0 + 2*(-1)).",
            "VernacExtend",
            "ccb7d4732e61ca0bd4a8cce55a94a252f98cecd0"
        ],
        [
            "rewrite <- Ha1, <- Hb1.",
            "VernacExtend",
            "1215fb87e248e61590c9288f3fbc53627a03966f"
        ],
        [
            "repeat split.",
            "VernacExtend",
            "7968f2448e3e51b1de42f5c433248f4a827b4da2"
        ],
        [
            "rewrite lxor_m1_l, lnot_m1, lxor_0_l.",
            "VernacExtend",
            "1ec172dbe398680cea7e80e6430adc672e20815d"
        ],
        [
            "now rewrite two_succ, mul_succ_l, mul_1_l, add_comm, add_assoc.",
            "VernacExtend",
            "472212ff1528acd1a8a76d56ec49af13769b12b9"
        ],
        [
            "rewrite land_m1_l, lor_m1_l.",
            "VernacExtend",
            "16e1d367dcbf49b5c0f8ee72a6d320b9122702ca"
        ],
        [
            "apply add_b2z_double_div2.",
            "VernacExtend",
            "0c717dc15301a4aa7a17530b1a816d34200f4444"
        ],
        [
            "apply add_b2z_double_bit0.",
            "VernacExtend",
            "f5f9cf35e9be4b265c7619987d9ee6d0e65f8a1c"
        ],
        [
            "clear n Hn.",
            "VernacExtend",
            "4816a25feb4b411159f5c0966c1e7caf220a499e"
        ],
        [
            "intros n Hn IH a b c0 Ha Hb.",
            "VernacExtend",
            "947ddac066992f7fb8fe5a3e7540b7b0fa88a82c"
        ],
        [
            "set (c1:=nextcarry a.[0] b.[0] c0).",
            "VernacExtend",
            "3780c57e2ea6ff6c1e24b0c77076e0bf5be8058d"
        ],
        [
            "destruct (IH (a/2) (b/2) c1) as (c & IH1 & IH2 & Hc); clear IH.",
            "VernacExtend",
            "cd2ad205be6ebd0ef7406312f4bb759460de2262"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "apply div_le_lower_bound.",
            "VernacExtend",
            "3a8af823eeeb0b711a6c350567a3cbeb5d6a4cb8"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "now rewrite mul_opp_r, <- pow_succ_r.",
            "VernacExtend",
            "ac7dce3a6b85e59113faca0278dd7ee442085e98"
        ],
        [
            "apply div_lt_upper_bound.",
            "VernacExtend",
            "ae43ff00025c0c34cf1bf091a9ca19a5906a1664"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "now rewrite <- pow_succ_r.",
            "VernacExtend",
            "27e6bf0b8f301dea8e87222be61385cd18120e48"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "apply div_le_lower_bound.",
            "VernacExtend",
            "3a8af823eeeb0b711a6c350567a3cbeb5d6a4cb8"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "now rewrite mul_opp_r, <- pow_succ_r.",
            "VernacExtend",
            "ac7dce3a6b85e59113faca0278dd7ee442085e98"
        ],
        [
            "apply div_lt_upper_bound.",
            "VernacExtend",
            "ae43ff00025c0c34cf1bf091a9ca19a5906a1664"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "now rewrite <- pow_succ_r.",
            "VernacExtend",
            "27e6bf0b8f301dea8e87222be61385cd18120e48"
        ],
        [
            "exists (c0 + 2*c).",
            "VernacExtend",
            "d1d82016be5e55061823ec17268c3169dbcad62e"
        ],
        [
            "repeat split.",
            "VernacExtend",
            "7968f2448e3e51b1de42f5c433248f4a827b4da2"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "le_elim Hm.",
            "VernacExtend",
            "e8c31582b3219574364c8c483f86d240447d9e96"
        ],
        [
            "rewrite <- (succ_pred m), lt_succ_r in Hm.",
            "VernacExtend",
            "07ead6eca25afde51a81b2e0a06028d8ffbb3e56"
        ],
        [
            "rewrite <- (succ_pred m), <- !div2_bits, <- 2 lxor_spec by trivial.",
            "VernacExtend",
            "40ac5eda9f86b3a23646e337b4a8c30e40523154"
        ],
        [
            "f_equiv.",
            "VernacExtend",
            "ed0db7be627cb3834790ae805a13139db94a9012"
        ],
        [
            "rewrite add_b2z_double_div2, <- IH1.",
            "VernacExtend",
            "541f9e22dc2087285ecbac1d205d0044fc2d5cfe"
        ],
        [
            "apply add_carry_div2.",
            "VernacExtend",
            "5076c29456b4922eb480da99250f4fe823396a41"
        ],
        [
            "rewrite <- Hm.",
            "VernacExtend",
            "69ec748689bbf57009285e1da612c01efdea5784"
        ],
        [
            "now rewrite add_b2z_double_bit0, add3_bit0, b2z_bit0.",
            "VernacExtend",
            "12e25041cd89b4b1ce4799504974ece81564e75b"
        ],
        [
            "rewrite add_b2z_double_div2.",
            "VernacExtend",
            "bfb46d1abe797b10da34d98f459618aa599515fc"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "le_elim Hm.",
            "VernacExtend",
            "e8c31582b3219574364c8c483f86d240447d9e96"
        ],
        [
            "rewrite <- (succ_pred m), lt_succ_r in Hm.",
            "VernacExtend",
            "07ead6eca25afde51a81b2e0a06028d8ffbb3e56"
        ],
        [
            "rewrite <- (succ_pred m), <- !div2_bits, IH2 by trivial.",
            "VernacExtend",
            "a9f402d6d2efd062772db5f54c44dec370dce70e"
        ],
        [
            "autorewrite with bitwise.",
            "VernacExtend",
            "51312368aa86f33a1442158e46d7c02e570d1468"
        ],
        [
            "now rewrite add_b2z_double_div2.",
            "VernacExtend",
            "c12df6aebed1d90bbab8f2383604bc980c083c69"
        ],
        [
            "rewrite <- Hm.",
            "VernacExtend",
            "69ec748689bbf57009285e1da612c01efdea5784"
        ],
        [
            "now rewrite add_b2z_double_bit0.",
            "VernacExtend",
            "7141424650b210b8ea89e621bd2c4cce7ec1734f"
        ],
        [
            "apply add_b2z_double_bit0.",
            "VernacExtend",
            "f5f9cf35e9be4b265c7619987d9ee6d0e65f8a1c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_carry_bits : forall a b (c0:bool), exists c, a+b+c0 == lxor3 a b c /\\ c/2 == lnextcarry a b c /\\ c.[0] = c0.",
            "VernacStartTheoremProof",
            "b22fe581ab6d62f7cbe433a9ee909e5f4d6e7bf8"
        ],
        [
            "intros a b c0.",
            "VernacExtend",
            "407b376272a2dbd6b9fa1a1165d568cefd85f086"
        ],
        [
            "set (n := max (abs a) (abs b)).",
            "VernacExtend",
            "bd3347ad49ee056deb1dfb3b04526abd45aedf5b"
        ],
        [
            "apply (add_carry_bits_aux n).",
            "VernacExtend",
            "9ae98feefba85a4823aa13cf28309e696211cc7e"
        ],
        [
            "unfold n.",
            "VernacExtend",
            "a1d1e65e22d15a12c388030f06adcfb7c9c48fd5"
        ],
        [
            "destruct (le_ge_cases (abs a) (abs b)); [rewrite max_r|rewrite max_l]; order_pos'.",
            "VernacExtend",
            "34a4d5f7f320aa02ec03f39a6efbab5d446d8132"
        ],
        [
            "assert (Ha : abs a < 2^n).",
            "VernacExtend",
            "bfea0c8fce0dd6714c7a17663ae706a0179005a8"
        ],
        [
            "apply lt_le_trans with (2^(abs a)).",
            "VernacExtend",
            "e40bc930e239d95492caeb8befe219f83da0c8c5"
        ],
        [
            "apply pow_gt_lin_r; order_pos'.",
            "VernacExtend",
            "37234161e71b72e8cd5d3cdb1c46a902daeda601"
        ],
        [
            "apply pow_le_mono_r.",
            "VernacExtend",
            "d9272c3d1b362616ef6c4b5fa6d066719035a89b"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "unfold n.",
            "VernacExtend",
            "a1d1e65e22d15a12c388030f06adcfb7c9c48fd5"
        ],
        [
            "destruct (le_ge_cases (abs a) (abs b)); [rewrite max_r|rewrite max_l]; try order.",
            "VernacExtend",
            "70e3510fdbb79d24df41880e613f44e0d7dc3a8c"
        ],
        [
            "apply abs_lt in Ha.",
            "VernacExtend",
            "78d15a74dc4bf7e57f48979af652ece7161a6cf8"
        ],
        [
            "destruct Ha; split; order.",
            "VernacExtend",
            "b02d0ad2612010ac7ad9a89d40912b1dfcac29a5"
        ],
        [
            "assert (Hb : abs b < 2^n).",
            "VernacExtend",
            "a965ccf486ba2ac2c3053521504a6cbf3eae0872"
        ],
        [
            "apply lt_le_trans with (2^(abs b)).",
            "VernacExtend",
            "17951cc81bd60129eb38acb6503ef7707786dec2"
        ],
        [
            "apply pow_gt_lin_r; order_pos'.",
            "VernacExtend",
            "37234161e71b72e8cd5d3cdb1c46a902daeda601"
        ],
        [
            "apply pow_le_mono_r.",
            "VernacExtend",
            "d9272c3d1b362616ef6c4b5fa6d066719035a89b"
        ],
        [
            "order'.",
            "VernacExtend",
            "26a428c4e19636d4a0cb0933578ee52cd17419c4"
        ],
        [
            "unfold n.",
            "VernacExtend",
            "a1d1e65e22d15a12c388030f06adcfb7c9c48fd5"
        ],
        [
            "destruct (le_ge_cases (abs a) (abs b)); [rewrite max_r|rewrite max_l]; try order.",
            "VernacExtend",
            "70e3510fdbb79d24df41880e613f44e0d7dc3a8c"
        ],
        [
            "apply abs_lt in Hb.",
            "VernacExtend",
            "a69b9d436ab3e5c42c0c6ffcbcd6c057ae7201d1"
        ],
        [
            "destruct Hb; split; order.",
            "VernacExtend",
            "892f03366bf903cdda61a8fd49577cab111408a8"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_bit1 : forall a b, (a+b).[1] = xor3 a.[1] b.[1] (a.[0] && b.[0]).",
            "VernacStartTheoremProof",
            "d2cd605c5b2c2752fbd46141402b6d09d18242a9"
        ],
        [
            "intros a b.",
            "VernacExtend",
            "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
        ],
        [
            "destruct (add_carry_bits a b false) as (c & EQ1 & EQ2 & Hc).",
            "VernacExtend",
            "14f603edbe606b62947c0f6eac3eec1fc20ac4ac"
        ],
        [
            "simpl in EQ1; rewrite add_0_r in EQ1.",
            "VernacExtend",
            "7c3250c4aa654826e331f5d1c94a6fa612a550c0"
        ],
        [
            "rewrite EQ1.",
            "VernacExtend",
            "82ce3af647ca06e0a77b88ceef0093caf16824f6"
        ],
        [
            "autorewrite with bitwise.",
            "VernacExtend",
            "51312368aa86f33a1442158e46d7c02e570d1468"
        ],
        [
            "f_equal.",
            "VernacExtend",
            "dfce814d1efcef60f8330516ad88155a3a5ec317"
        ],
        [
            "rewrite one_succ, <- div2_bits, EQ2 by order.",
            "VernacExtend",
            "be8410a6ee9ee1016f813db704f58b42da73fddf"
        ],
        [
            "autorewrite with bitwise.",
            "VernacExtend",
            "51312368aa86f33a1442158e46d7c02e570d1468"
        ],
        [
            "rewrite Hc.",
            "VernacExtend",
            "fc5aedf7a3e2d990ae51448e074500a246f368e9"
        ],
        [
            "simpl.",
            "VernacExtend",
            "1b93169f4cf876d207c1fab22a2347202ab48d85"
        ],
        [
            "apply orb_false_r.",
            "VernacExtend",
            "c0fa87fb1baa1cbcd361805f26554fb59f562524"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma nocarry_equiv : forall a b c, c/2 == lnextcarry a b c -> c.[0] = false -> (c == 0 <-> land a b == 0).",
            "VernacStartTheoremProof",
            "81cdc6fe238fd8e8bb2ed08b295fa6aa06494561"
        ],
        [
            "intros a b c H H'.",
            "VernacExtend",
            "2ab3b5830653505220d4b4702e30e00048f726ed"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "intros EQ; rewrite EQ in *.",
            "VernacExtend",
            "30c2b48e39faae7dacee96152f8400b00817d58e"
        ],
        [
            "rewrite div_0_l in H by order'.",
            "VernacExtend",
            "1e3fdfec9ee96e0e3e352186e239ccbdc61144bb"
        ],
        [
            "symmetry in H.",
            "VernacExtend",
            "5ef7cf40d6f1a8a9f9fae5220b667eef42ea5534"
        ],
        [
            "now apply lor_eq_0_l in H.",
            "VernacExtend",
            "9a88040a7043c347e7e8782447ff9a8ad48f1b5c"
        ],
        [
            "intros EQ.",
            "VernacExtend",
            "55ec42483a4ca0813a68f464f2703cf9ccb237d7"
        ],
        [
            "rewrite EQ, lor_0_l in H.",
            "VernacExtend",
            "9aa2f39b7d005733c3b2dab1b09dc10cbb2ed500"
        ],
        [
            "apply bits_inj'.",
            "VernacExtend",
            "03f76f7c96f3286ea828adfe9c20da05e7163e15"
        ],
        [
            "intros n Hn.",
            "VernacExtend",
            "4a15d287eb245c84eabfb58cba2e377ac025029a"
        ],
        [
            "rewrite bits_0.",
            "VernacExtend",
            "74b580cb4cf657a9673cf07a73276cee95d0eda5"
        ],
        [
            "apply le_ind with (4:=Hn).",
            "VernacExtend",
            "b10bf56177b18b3864f34135ff8612c5eb62f941"
        ],
        [
            "solve_proper.",
            "VernacExtend",
            "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "clear n Hn.",
            "VernacExtend",
            "4816a25feb4b411159f5c0966c1e7caf220a499e"
        ],
        [
            "intros n Hn IH.",
            "VernacExtend",
            "592626c553ee64a7c9d93ee91674442104f15123"
        ],
        [
            "rewrite <- div2_bits, H; trivial.",
            "VernacExtend",
            "50a1a74a81d81fdb83a8f93e290a6baeb38014d1"
        ],
        [
            "autorewrite with bitwise.",
            "VernacExtend",
            "51312368aa86f33a1442158e46d7c02e570d1468"
        ],
        [
            "now rewrite IH.",
            "VernacExtend",
            "81522b1f7744483b2809ae9ad2e40d948f1f0b36"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_nocarry_lxor : forall a b, land a b == 0 -> a+b == lxor a b.",
            "VernacStartTheoremProof",
            "164ec60b98882b3aad3cad94a39d4af15b23b0d0"
        ],
        [
            "intros a b H.",
            "VernacExtend",
            "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
        ],
        [
            "destruct (add_carry_bits a b false) as (c & EQ1 & EQ2 & Hc).",
            "VernacExtend",
            "14f603edbe606b62947c0f6eac3eec1fc20ac4ac"
        ],
        [
            "simpl in EQ1; rewrite add_0_r in EQ1.",
            "VernacExtend",
            "7c3250c4aa654826e331f5d1c94a6fa612a550c0"
        ],
        [
            "rewrite EQ1.",
            "VernacExtend",
            "82ce3af647ca06e0a77b88ceef0093caf16824f6"
        ],
        [
            "apply (nocarry_equiv a b c) in H; trivial.",
            "VernacExtend",
            "0e8b53c8017c2a86bda203bd58e74f401d8813da"
        ],
        [
            "rewrite H.",
            "VernacExtend",
            "6192df8b89486a3ba89a78e26e0d70cae2dc94c2"
        ],
        [
            "now rewrite lxor_0_r.",
            "VernacExtend",
            "34dd7f7f2827831bdbc1ed243d4804719e3aa2e2"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma ldiff_le : forall a b, 0<=b -> ldiff a b == 0 -> 0 <= a <= b.",
            "VernacStartTheoremProof",
            "f3311ab319beb17cd632711fd1943d7f0846ea0b"
        ],
        [
            "assert (AUX : forall n, 0<=n -> forall a b, 0 <= a < 2^n -> 0<=b -> ldiff a b == 0 -> a <= b).",
            "VernacExtend",
            "24d11fa6fc969261bbf87ae95811fbaf05ce5163"
        ],
        [
            "intros n Hn.",
            "VernacExtend",
            "4a15d287eb245c84eabfb58cba2e377ac025029a"
        ],
        [
            "apply le_ind with (4:=Hn); clear n Hn.",
            "VernacExtend",
            "abf4f65d28de8d65fe525beb593183bb4e81b473"
        ],
        [
            "solve_proper.",
            "VernacExtend",
            "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
        ],
        [
            "intros a b Ha Hb _.",
            "VernacExtend",
            "302b6cab59192bfadf4e61f9671d847599c90642"
        ],
        [
            "rewrite pow_0_r, one_succ, lt_succ_r in Ha.",
            "VernacExtend",
            "58dddd09b1f4958f569327d0c59ae5653fe0640f"
        ],
        [
            "setoid_replace a with 0 by (destruct Ha; order'); trivial.",
            "VernacExtend",
            "9fbd9528d8fe722ab05ea581547e1fbc60a24a86"
        ],
        [
            "intros n Hn IH a b (Ha,Ha') Hb H.",
            "VernacExtend",
            "73a2dcebcf211ca60dc106f38d7f902bef3b1e90"
        ],
        [
            "assert (NEQ : 2 ~= 0) by order'.",
            "VernacExtend",
            "ea911a2597f99042c343feeff60582cc8d16268b"
        ],
        [
            "rewrite (div_mod a 2 NEQ), (div_mod b 2 NEQ).",
            "VernacExtend",
            "85db18babe080ccb4cbd923b9cd92c5cedda047e"
        ],
        [
            "apply add_le_mono.",
            "VernacExtend",
            "8e626a1b2961fac863622633a1c4d74b9f2577bf"
        ],
        [
            "apply mul_le_mono_pos_l; try order'.",
            "VernacExtend",
            "53b1dc78820e2557a91df981d32c68136ed10e21"
        ],
        [
            "apply IH.",
            "VernacExtend",
            "88103d45393d3ee3ab547447d913543854db8cea"
        ],
        [
            "split.",
            "VernacExtend",
            "55abc140132bd88981001ac656020469a8d503eb"
        ],
        [
            "apply div_pos; order'.",
            "VernacExtend",
            "34f89484f9836c5b1bc547cc7d2f248c1c7f8888"
        ],
        [
            "apply div_lt_upper_bound; try order'.",
            "VernacExtend",
            "477d9b6518bc21110e2df16cd1c5e6ef9d8c32e5"
        ],
        [
            "now rewrite <- pow_succ_r.",
            "VernacExtend",
            "27e6bf0b8f301dea8e87222be61385cd18120e48"
        ],
        [
            "apply div_pos; order'.",
            "VernacExtend",
            "34f89484f9836c5b1bc547cc7d2f248c1c7f8888"
        ],
        [
            "rewrite <- (pow_1_r 2), <- 2 shiftr_div_pow2 by order'.",
            "VernacExtend",
            "b294c06e545b87753224ed3cfd88ded11f36f80b"
        ],
        [
            "rewrite <- shiftr_ldiff, H, shiftr_div_pow2, pow_1_r, div_0_l; order'.",
            "VernacExtend",
            "22f62190851a56b279260b9e8bb522664d140e73"
        ],
        [
            "rewrite <- 2 bit0_mod.",
            "VernacExtend",
            "38531df94a140c4ebf3674cc69c34a4175307598"
        ],
        [
            "apply bits_inj_iff in H.",
            "VernacExtend",
            "f51e3b8a2fb2e49ba92ad1b25a73c4d0494ec325"
        ],
        [
            "specialize (H 0).",
            "VernacExtend",
            "fe4ed323e7d8083878d72a7b6dca83d9d9a08c27"
        ],
        [
            "rewrite ldiff_spec, bits_0 in H.",
            "VernacExtend",
            "6ea6680db19c422f360ae5902cddcbc698ec228a"
        ],
        [
            "destruct a.[0], b.[0]; try discriminate; simpl; order'.",
            "VernacExtend",
            "3e17c5bf7e8c67bf4f6338b7c62c3b1270157606"
        ],
        [
            "intros a b Hb Hd.",
            "VernacExtend",
            "052c8bdb82bc9c7c0e4350fa1d3e9b9cffd53ced"
        ],
        [
            "assert (Ha : 0<=a).",
            "VernacExtend",
            "64277ab2f0dc10ffd4f6f59c3cb564a39f9d4bde"
        ],
        [
            "apply le_ngt; intros Ha'.",
            "VernacExtend",
            "014efea2d49bfbe5a8d8ba322955d3aab6552963"
        ],
        [
            "apply (lt_irrefl 0).",
            "VernacExtend",
            "96c18a8b68b1bfb0eb0a45a78e4bf07284d8d74b"
        ],
        [
            "rewrite <- Hd at 1.",
            "VernacExtend",
            "e43ad486d407919285f9bd77a1afa7fdd89c938a"
        ],
        [
            "apply ldiff_neg.",
            "VernacExtend",
            "4ebc9d2cd317c283c4752923141f86a23e4930f0"
        ],
        [
            "now split.",
            "VernacExtend",
            "1791b9ff1e86fc70e4ee1a32bce684778be25d40"
        ],
        [
            "split; trivial.",
            "VernacExtend",
            "51e6eaa57561ac50797e703222408862cfba3b15"
        ],
        [
            "apply (AUX a); try split; trivial.",
            "VernacExtend",
            "2ca7408831702a3b47bcf040d47931f39641fbe4"
        ],
        [
            "apply pow_gt_lin_r; order'.",
            "VernacExtend",
            "e65acbbffc40da956ef2b4a97794de02626fa0b3"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma sub_nocarry_ldiff : forall a b, ldiff b a == 0 -> a-b == ldiff a b.",
            "VernacStartTheoremProof",
            "7a5869b976be8769f03ca28c7a20a2f9c1208ec7"
        ],
        [
            "intros a b H.",
            "VernacExtend",
            "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
        ],
        [
            "apply add_cancel_r with b.",
            "VernacExtend",
            "34be3ff97429694b40dca0e7baccf86f537070b0"
        ],
        [
            "rewrite sub_add.",
            "VernacExtend",
            "cc89d6d3d76f99fe134079c6846321fb3a3b4f6c"
        ],
        [
            "symmetry.",
            "VernacExtend",
            "a08fc0dc04bba893008bded8181f393e2d8db167"
        ],
        [
            "rewrite add_nocarry_lxor; trivial.",
            "VernacExtend",
            "f65e89a86e0ffcedea194a68ba282303c6b3a1a3"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "apply bits_inj_iff in H.",
            "VernacExtend",
            "f51e3b8a2fb2e49ba92ad1b25a73c4d0494ec325"
        ],
        [
            "specialize (H m).",
            "VernacExtend",
            "78265905ec9cd978885b4d302be0e577da72df5e"
        ],
        [
            "rewrite ldiff_spec, bits_0 in H.",
            "VernacExtend",
            "6ea6680db19c422f360ae5902cddcbc698ec228a"
        ],
        [
            "now destruct a.[m], b.[m].",
            "VernacExtend",
            "b3cf0e358aa4e53cf7396c9db2e901b9c9ae2de3"
        ],
        [
            "apply land_ldiff.",
            "VernacExtend",
            "18a05575bb27adc62e01a0df64629ad9656f0d77"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_nocarry_lt_pow2 : forall a b n, land a b == 0 -> a < 2^n -> b < 2^n -> a+b < 2^n.",
            "VernacStartTheoremProof",
            "48a9390c9807fbc5c8aa7069be42a4d1c427c4f2"
        ],
        [
            "intros a b n H Ha Hb.",
            "VernacExtend",
            "d50040e77487a2966970513cdc8f69d0cd933a24"
        ],
        [
            "destruct (le_gt_cases a 0) as [Ha'|Ha'].",
            "VernacExtend",
            "23dbd20c7bcee88b7babd0db127afad25be19a36"
        ],
        [
            "apply le_lt_trans with (0+b).",
            "VernacExtend",
            "71212d3ff7d345a2ec15f98e5cd05022bc699850"
        ],
        [
            "now apply add_le_mono_r.",
            "VernacExtend",
            "fa8c57b0015f2326cde939db58f83faf349538ed"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "destruct (le_gt_cases b 0) as [Hb'|Hb'].",
            "VernacExtend",
            "35ff7f65f96aaf3a80dcd9fb341c37a3defc5bc0"
        ],
        [
            "apply le_lt_trans with (a+0).",
            "VernacExtend",
            "7135b29aa54bfe4f4a94096f3cd929679a028f8f"
        ],
        [
            "now apply add_le_mono_l.",
            "VernacExtend",
            "0d41a77e1ecac43d6b8c8ba3730494b687f116ee"
        ],
        [
            "now nzsimpl.",
            "VernacExtend",
            "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
        ],
        [
            "rewrite add_nocarry_lxor by order.",
            "VernacExtend",
            "4ef292cb6d0942ffa0355e3faf6c1bd2665a3a51"
        ],
        [
            "destruct (lt_ge_cases 0 (lxor a b)); [|apply le_lt_trans with 0; order_pos].",
            "VernacExtend",
            "12129b9b7004b575a1f428e1fd2296af44ba0a71"
        ],
        [
            "apply log2_lt_pow2; trivial.",
            "VernacExtend",
            "4bad2dbe19b88dce11f2b9add565b1203d501175"
        ],
        [
            "apply log2_lt_pow2 in Ha; trivial.",
            "VernacExtend",
            "e28cc5c51764b1c774c6661adc83d3b0d3c8a6c0"
        ],
        [
            "apply log2_lt_pow2 in Hb; trivial.",
            "VernacExtend",
            "67f445f43d140341d84796020f7976fe69304818"
        ],
        [
            "apply le_lt_trans with (max (log2 a) (log2 b)).",
            "VernacExtend",
            "7d3121dd7ff4c390535227a08b6a3c0cdabb4816"
        ],
        [
            "apply log2_lxor; order.",
            "VernacExtend",
            "e7cd9586e5bbd7217cb120fa2d56a309db95ab65"
        ],
        [
            "destruct (le_ge_cases (log2 a) (log2 b)); [rewrite max_r|rewrite max_l]; order.",
            "VernacExtend",
            "125df5e71c37aa5c83d63055ccff42dc3305e1aa"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma add_nocarry_mod_lt_pow2 : forall a b n, 0<=n -> land a b == 0 -> a mod 2^n + b mod 2^n < 2^n.",
            "VernacStartTheoremProof",
            "706a29986591bfe30076f7edbbc6f32952190e81"
        ],
        [
            "intros a b n Hn H.",
            "VernacExtend",
            "bfcf8ccd66845a03ad5b09e43f11ddb261a35777"
        ],
        [
            "apply add_nocarry_lt_pow2.",
            "VernacExtend",
            "d5450b7fc9e724c97d6ceb2df277e7b29337d1b6"
        ],
        [
            "bitwise.",
            "VernacExtend",
            "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
        ],
        [
            "destruct (le_gt_cases n m).",
            "VernacExtend",
            "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
        ],
        [
            "rewrite mod_pow2_bits_high; now split.",
            "VernacExtend",
            "207e6ff410320ecda21b3a8b6c5a361b22aee736"
        ],
        [
            "now rewrite !mod_pow2_bits_low, <- land_spec, H, bits_0.",
            "VernacExtend",
            "c3066ab8909a805674c4a5c71820629dbcdc00c8"
        ],
        [
            "apply mod_pos_bound; order_pos.",
            "VernacExtend",
            "72a1f8fd1ba80c5ae501401e569b65980f53567f"
        ],
        [
            "apply mod_pos_bound; order_pos.",
            "VernacExtend",
            "72a1f8fd1ba80c5ae501401e569b65980f53567f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End ZBitsProp.",
            "VernacEndSegment",
            "635c5ef6cbbd628a890fbcd6540967c8240b3b01"
        ]
    ],
    "proofs": [
        {
            "name": "pow_sub_r",
            "line_nb": 6,
            "steps": [
                {
                    "command": [
                        "intros a b c Ha (H,H').",
                        "VernacExtend",
                        "67013e2d154e46297ec05fda8f2d1d0ee863e75e"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (sub_simpl_r b c) at 2.",
                        "VernacExtend",
                        "2b1c92e9fa5db1f884f78f37e744e9915b8bbb70"
                    ]
                },
                {
                    "command": [
                        "rewrite pow_add_r; trivial.",
                        "VernacExtend",
                        "7b254c91537489a58a82c048ccb2aeb8405eaa11"
                    ]
                },
                {
                    "command": [
                        "rewrite div_mul.",
                        "VernacExtend",
                        "e8ff755208177d964319c616c12119ab27d88a6c"
                    ]
                },
                {
                    "command": [
                        "reflexivity.",
                        "VernacExtend",
                        "5cd1ae044f26cd6d89a5a5147c1d4fc5fc719d83"
                    ]
                },
                {
                    "command": [
                        "now apply pow_nonzero.",
                        "VernacExtend",
                        "e43dcfc06a9f119d1f2061caf4fbc8985bb63349"
                    ]
                },
                {
                    "command": [
                        "now apply le_0_sub.",
                        "VernacExtend",
                        "7608df615e622970fcf9da513e061f975cec835c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "pow_div_l",
            "line_nb": 15,
            "steps": [
                {
                    "command": [
                        "intros a b c Hb Hc H.",
                        "VernacExtend",
                        "43ff7ec9d458aa1adf61963b91cceff8a19915d4"
                    ]
                },
                {
                    "command": [
                        "rewrite (div_mod a b Hb) at 2.",
                        "VernacExtend",
                        "3abffcf2d5b3d4043e4b991c15e05a075deffb00"
                    ]
                },
                {
                    "command": [
                        "rewrite H, add_0_r, pow_mul_l, mul_comm, div_mul.",
                        "VernacExtend",
                        "467d3753032ffe4c28594774acd0c949067edaa0"
                    ]
                },
                {
                    "command": [
                        "reflexivity.",
                        "VernacExtend",
                        "5cd1ae044f26cd6d89a5a5147c1d4fc5fc719d83"
                    ]
                },
                {
                    "command": [
                        "now apply pow_nonzero.",
                        "VernacExtend",
                        "e43dcfc06a9f119d1f2061caf4fbc8985bb63349"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "exists_div2",
            "line_nb": 25,
            "steps": [
                {
                    "command": [
                        "elim (Even_or_Odd a); [intros (a',H)| intros (a',H)].",
                        "VernacExtend",
                        "331da00f98e6e5632cf169d372b4091e4542f363"
                    ]
                },
                {
                    "command": [
                        "exists a'.",
                        "VernacExtend",
                        "c538f1e84054c7af2082d20e9d440f432df7145c"
                    ]
                },
                {
                    "command": [
                        "exists false.",
                        "VernacExtend",
                        "efaf31ccfff4e7a1a53eebfda466496ad9cae6be"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "exists a'.",
                        "VernacExtend",
                        "c538f1e84054c7af2082d20e9d440f432df7145c"
                    ]
                },
                {
                    "command": [
                        "exists true.",
                        "VernacExtend",
                        "f1afb887f52dc5f2c33bbe529599a5806ba44286"
                    ]
                },
                {
                    "command": [
                        "now simpl.",
                        "VernacExtend",
                        "7cf8ae1595f521e6705ea84c45dd2f1b53854af2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_0_r",
            "line_nb": 34,
            "steps": [
                {
                    "command": [
                        "destruct b; simpl; rewrite ?add_0_r.",
                        "VernacExtend",
                        "3f28c7749d501d19b693fafaea2aaa56a75bc7cf"
                    ]
                },
                {
                    "command": [
                        "apply testbit_odd_0.",
                        "VernacExtend",
                        "b457a823e194b0c4c8a77ed29f29facd99c3f844"
                    ]
                },
                {
                    "command": [
                        "apply testbit_even_0.",
                        "VernacExtend",
                        "29a3617d4c05cb94e7235571ff8def3427437eb4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_succ_r",
            "line_nb": 39,
            "steps": [
                {
                    "command": [
                        "destruct b; simpl; rewrite ?add_0_r.",
                        "VernacExtend",
                        "3f28c7749d501d19b693fafaea2aaa56a75bc7cf"
                    ]
                },
                {
                    "command": [
                        "now apply testbit_odd_succ.",
                        "VernacExtend",
                        "f6dde911c1d120b077ff371182996add0ad256c3"
                    ]
                },
                {
                    "command": [
                        "now apply testbit_even_succ.",
                        "VernacExtend",
                        "e31aaea6820a76d3422a569a81371ea3c036a8e2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_spec'",
            "line_nb": 44,
            "steps": [
                {
                    "command": [
                        "intro Hn.",
                        "VernacExtend",
                        "81b3c1b7c56bc3b13f16050d6d157b1546f130f4"
                    ]
                },
                {
                    "command": [
                        "revert a.",
                        "VernacExtend",
                        "fca7ebc0dc4b29d6f26200e75bd08d5f5c664dc2"
                    ]
                },
                {
                    "command": [
                        "apply le_ind with (4:=Hn).",
                        "VernacExtend",
                        "b10bf56177b18b3864f34135ff8612c5eb62f941"
                    ]
                },
                {
                    "command": [
                        "solve_proper.",
                        "VernacExtend",
                        "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
                    ]
                },
                {
                    "command": [
                        "intros a.",
                        "VernacExtend",
                        "9fef235d1a71132a4c9de7f87ab95d540098d91d"
                    ]
                },
                {
                    "command": [
                        "nzsimpl.",
                        "VernacExtend",
                        "32a0da57fa9b6fef77a1ba15d7ad314a88420ca3"
                    ]
                },
                {
                    "command": [
                        "destruct (exists_div2 a) as (a' & b & H).",
                        "VernacExtend",
                        "3ffceeac1dae7b041cf748e74a452f42387baa3a"
                    ]
                },
                {
                    "command": [
                        "rewrite H at 1.",
                        "VernacExtend",
                        "fba7c31073b9d2b921baaf67e7a539a623b29af3"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_0_r.",
                        "VernacExtend",
                        "acfa713f3dc7cc79220c87494cdcd02eff7c0829"
                    ]
                },
                {
                    "command": [
                        "apply mod_unique with a'; trivial.",
                        "VernacExtend",
                        "0d79e4d26074763e609d385be895f1ad5a21f151"
                    ]
                },
                {
                    "command": [
                        "left.",
                        "VernacExtend",
                        "06dad9fc5698018f3f1213205145fec906c612b1"
                    ]
                },
                {
                    "command": [
                        "destruct b; split; simpl; order'.",
                        "VernacExtend",
                        "be59208d7bd62aea1160195344e1ed068427e428"
                    ]
                },
                {
                    "command": [
                        "clear n Hn.",
                        "VernacExtend",
                        "4816a25feb4b411159f5c0966c1e7caf220a499e"
                    ]
                },
                {
                    "command": [
                        "intros n Hn IH a.",
                        "VernacExtend",
                        "30a0ff7e90c1a5f3add53f72d540debc4f8c0ca3"
                    ]
                },
                {
                    "command": [
                        "destruct (exists_div2 a) as (a' & b & H).",
                        "VernacExtend",
                        "3ffceeac1dae7b041cf748e74a452f42387baa3a"
                    ]
                },
                {
                    "command": [
                        "rewrite H at 1.",
                        "VernacExtend",
                        "fba7c31073b9d2b921baaf67e7a539a623b29af3"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_succ_r, IH by trivial.",
                        "VernacExtend",
                        "ae41f8a12ab5624772fccd2af828399ff47e3aba"
                    ]
                },
                {
                    "command": [
                        "f_equiv.",
                        "VernacExtend",
                        "ed0db7be627cb3834790ae805a13139db94a9012"
                    ]
                },
                {
                    "command": [
                        "rewrite pow_succ_r, <- div_div by order_pos.",
                        "VernacExtend",
                        "6347526c77747e738f049c1a3bd07add48c5e7b7"
                    ]
                },
                {
                    "command": [
                        "f_equiv.",
                        "VernacExtend",
                        "ed0db7be627cb3834790ae805a13139db94a9012"
                    ]
                },
                {
                    "command": [
                        "apply div_unique with b; trivial.",
                        "VernacExtend",
                        "c0dc24ac1ceaca2d4eaa63f00fbf73b27d8316f1"
                    ]
                },
                {
                    "command": [
                        "left.",
                        "VernacExtend",
                        "06dad9fc5698018f3f1213205145fec906c612b1"
                    ]
                },
                {
                    "command": [
                        "destruct b; split; simpl; order'.",
                        "VernacExtend",
                        "be59208d7bd62aea1160195344e1ed068427e428"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_spec",
            "line_nb": 69,
            "steps": [
                {
                    "command": [
                        "intro Hn.",
                        "VernacExtend",
                        "81b3c1b7c56bc3b13f16050d6d157b1546f130f4"
                    ]
                },
                {
                    "command": [
                        "exists (a mod 2^n).",
                        "VernacExtend",
                        "b62ea81c772e15f3026ab63e56b2b33ba629190f"
                    ]
                },
                {
                    "command": [
                        "exists (a / 2^n / 2).",
                        "VernacExtend",
                        "edf22c1e8d00665c869fdb2c50bd45132bccc7c4"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "apply mod_pos_bound; order_pos.",
                        "VernacExtend",
                        "72a1f8fd1ba80c5ae501401e569b65980f53567f"
                    ]
                },
                {
                    "command": [
                        "rewrite add_comm, mul_comm, (add_comm a.[n]).",
                        "VernacExtend",
                        "23b41e60e116c2c01ca81c1887ccca72e579ccd9"
                    ]
                },
                {
                    "command": [
                        "rewrite (div_mod a (2^n)) at 1 by order_nz.",
                        "VernacExtend",
                        "6edc56ddc060060d690e37aa1d7f5c42d56a06af"
                    ]
                },
                {
                    "command": [
                        "do 2 f_equiv.",
                        "VernacExtend",
                        "6cc189071c351e5241269ac84e047dd809b8a66a"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_spec' by trivial.",
                        "VernacExtend",
                        "69b10fb63a818dd95396c5fd8026b0f50fa239fb"
                    ]
                },
                {
                    "command": [
                        "apply div_mod.",
                        "VernacExtend",
                        "0e64ddcdd2364393478c919c145dccf26471ce87"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_true",
            "line_nb": 82,
            "steps": [
                {
                    "command": [
                        "intros a n Hn.",
                        "VernacExtend",
                        "7e15ed11f6dc569f68c470c713818382b4d3def0"
                    ]
                },
                {
                    "command": [
                        "rewrite <- testbit_spec' by trivial.",
                        "VernacExtend",
                        "38994b91b450fec8e0c29f18b0316c7cac592eb1"
                    ]
                },
                {
                    "command": [
                        "destruct a.[n]; split; simpl; now try order'.",
                        "VernacExtend",
                        "f4fdc2b4ba6e98212bf5d41c0f2028252946cd46"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_false",
            "line_nb": 87,
            "steps": [
                {
                    "command": [
                        "intros a n Hn.",
                        "VernacExtend",
                        "7e15ed11f6dc569f68c470c713818382b4d3def0"
                    ]
                },
                {
                    "command": [
                        "rewrite <- testbit_spec' by trivial.",
                        "VernacExtend",
                        "38994b91b450fec8e0c29f18b0316c7cac592eb1"
                    ]
                },
                {
                    "command": [
                        "destruct a.[n]; split; simpl; now try order'.",
                        "VernacExtend",
                        "f4fdc2b4ba6e98212bf5d41c0f2028252946cd46"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_eqb",
            "line_nb": 92,
            "steps": [
                {
                    "command": [
                        "intros a n Hn.",
                        "VernacExtend",
                        "7e15ed11f6dc569f68c470c713818382b4d3def0"
                    ]
                },
                {
                    "command": [
                        "apply eq_true_iff_eq.",
                        "VernacExtend",
                        "07a4346802ec5a58927985ce984a62185d994d5f"
                    ]
                },
                {
                    "command": [
                        "now rewrite testbit_true, eqb_eq.",
                        "VernacExtend",
                        "ed0fddf62cbb221a15013a8fd942ca769183d571"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "b2z_inj",
            "line_nb": 97,
            "steps": [
                {
                    "command": [
                        "intros [|] [|]; simpl; trivial; order'.",
                        "VernacExtend",
                        "ef1d375e294980cb2bbdbffc9fd452d7630c7d47"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_b2z_double_div2",
            "line_nb": 100,
            "steps": [
                {
                    "command": [
                        "intros a0 a.",
                        "VernacExtend",
                        "c39a10dac85c7fa98e4ba46990a4b806a50da8d3"
                    ]
                },
                {
                    "command": [
                        "rewrite mul_comm, div_add by order'.",
                        "VernacExtend",
                        "cb207b22088942f49f409f48ab0b270ab98bb87e"
                    ]
                },
                {
                    "command": [
                        "now rewrite div_small, add_0_l by (destruct a0; split; simpl; order').",
                        "VernacExtend",
                        "1ecd97cccf40a78c0ae61aa34288660632196c13"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_b2z_double_bit0",
            "line_nb": 105,
            "steps": [
                {
                    "command": [
                        "intros a0 a.",
                        "VernacExtend",
                        "c39a10dac85c7fa98e4ba46990a4b806a50da8d3"
                    ]
                },
                {
                    "command": [
                        "apply b2z_inj.",
                        "VernacExtend",
                        "0d86e80d4009c05bc8d10a8f8aff4abfb8e626ee"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_spec' by order.",
                        "VernacExtend",
                        "75a82b8d66dfc95a12e30e156130beb588a0e9d8"
                    ]
                },
                {
                    "command": [
                        "nzsimpl.",
                        "VernacExtend",
                        "32a0da57fa9b6fef77a1ba15d7ad314a88420ca3"
                    ]
                },
                {
                    "command": [
                        "rewrite mul_comm, mod_add by order'.",
                        "VernacExtend",
                        "cbb5a88bce6abe3a42d7b8d97664e20395a5e9d2"
                    ]
                },
                {
                    "command": [
                        "now rewrite mod_small by (destruct a0; split; simpl; order').",
                        "VernacExtend",
                        "64e7e35b05c59db54e36c0a164bdaea802154b87"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "b2z_div2",
            "line_nb": 113,
            "steps": [
                {
                    "command": [
                        "intros a0.",
                        "VernacExtend",
                        "038b55d24b1748caf7a23cb07a7b76ab3164a368"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (add_b2z_double_div2 a0 0).",
                        "VernacExtend",
                        "ef2c9e2f9b0172d31e066f740f17a9365b3c2344"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "b2z_bit0",
            "line_nb": 118,
            "steps": [
                {
                    "command": [
                        "intros a0.",
                        "VernacExtend",
                        "038b55d24b1748caf7a23cb07a7b76ab3164a368"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (add_b2z_double_bit0 a0 0) at 2.",
                        "VernacExtend",
                        "2e3a7224fa84e022a4471ef4931a5bf561395466"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_unique",
            "line_nb": 123,
            "steps": [
                {
                    "command": [
                        "intros a n a0 l h Hl EQ.",
                        "VernacExtend",
                        "daef9048757f7874c697c4781d7ab0121706c18d"
                    ]
                },
                {
                    "command": [
                        "assert (0<=n).",
                        "VernacExtend",
                        "e383a7ed86869314c98d75d6e135e039816e3b25"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 n) as [Hn|Hn]; trivial.",
                        "VernacExtend",
                        "847c71306664494df5133f626cfbbe7902860ff8"
                    ]
                },
                {
                    "command": [
                        "rewrite pow_neg_r in Hl by trivial.",
                        "VernacExtend",
                        "b4eb60ccfb24ad6b5b7c8d4238d380126b1b37bd"
                    ]
                },
                {
                    "command": [
                        "destruct Hl; order.",
                        "VernacExtend",
                        "38cb983d901b78601f3a81bf6eb4b5a4822d17da"
                    ]
                },
                {
                    "command": [
                        "apply b2z_inj.",
                        "VernacExtend",
                        "0d86e80d4009c05bc8d10a8f8aff4abfb8e626ee"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_spec' by trivial.",
                        "VernacExtend",
                        "69b10fb63a818dd95396c5fd8026b0f50fa239fb"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply mod_unique with h.",
                        "VernacExtend",
                        "b2d32b1dc882dd7a363e5f43eeafecce8aeadc54"
                    ]
                },
                {
                    "command": [
                        "left; destruct a0; simpl; split; order'.",
                        "VernacExtend",
                        "d7929b03b8b55ff96c99b5724beca3517ed27098"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply div_unique with l.",
                        "VernacExtend",
                        "bea70999053c7174fcd61b1109125b2614b9e79e"
                    ]
                },
                {
                    "command": [
                        "now left.",
                        "VernacExtend",
                        "2bd81021638064dbaa3d520cec398253376a1f37"
                    ]
                },
                {
                    "command": [
                        "now rewrite add_comm, (add_comm _ a0), mul_comm.",
                        "VernacExtend",
                        "87e9f3d159584f459412b9a3f2fa255d5a7b4977"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_0",
            "line_nb": 139,
            "steps": [
                {
                    "command": [
                        "intros n.",
                        "VernacExtend",
                        "9410cc86153539309ee696ae5785ea70534ece11"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 n).",
                        "VernacExtend",
                        "43961ab7587626f71fb09b9ee6812d496e9d280f"
                    ]
                },
                {
                    "command": [
                        "apply testbit_false; trivial.",
                        "VernacExtend",
                        "ce52deaf9cc17972502b17f009d00decd16fc7c4"
                    ]
                },
                {
                    "command": [
                        "nzsimpl; order_nz.",
                        "VernacExtend",
                        "3fea8b3c7453c499f63cce09e69465a2bcb4c057"
                    ]
                },
                {
                    "command": [
                        "now apply testbit_neg_r.",
                        "VernacExtend",
                        "a884f15a53006d1c377c4060301c59983c3110d4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_opp",
            "line_nb": 146,
            "steps": [
                {
                    "command": [
                        "intros a n Hn.",
                        "VernacExtend",
                        "7e15ed11f6dc569f68c470c713818382b4d3def0"
                    ]
                },
                {
                    "command": [
                        "destruct (testbit_spec (-a) n Hn) as (l & h & Hl & EQ).",
                        "VernacExtend",
                        "b934a202e25f0732c0379550197c45faafc9f2aa"
                    ]
                },
                {
                    "command": [
                        "fold (b2z (-a).[n]) in EQ.",
                        "VernacExtend",
                        "666a5184dd93a5f3c8e7c5f6b9fedc9a31116399"
                    ]
                },
                {
                    "command": [
                        "apply negb_sym.",
                        "VernacExtend",
                        "685a942c4b467861de44f575038e1a93204cb9a4"
                    ]
                },
                {
                    "command": [
                        "apply testbit_unique with (2^n-l-1) (-h-1).",
                        "VernacExtend",
                        "b26fa92b5253f6579d6dd8c9c5803d6383953819"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "apply lt_succ_r.",
                        "VernacExtend",
                        "eb5492855fed638ce59ac381632f2830bb69c5ec"
                    ]
                },
                {
                    "command": [
                        "rewrite sub_1_r, succ_pred.",
                        "VernacExtend",
                        "cd70dddf7d2d93a801790079aaceba8dee54d9b9"
                    ]
                },
                {
                    "command": [
                        "now apply lt_0_sub.",
                        "VernacExtend",
                        "601c6e48e3f4c737484f54a65221fc0bd1c7e6b7"
                    ]
                },
                {
                    "command": [
                        "apply le_succ_l.",
                        "VernacExtend",
                        "0d9da945bcbd6148598e6f4ad7dd587a3c1cf95d"
                    ]
                },
                {
                    "command": [
                        "rewrite sub_1_r, succ_pred.",
                        "VernacExtend",
                        "cd70dddf7d2d93a801790079aaceba8dee54d9b9"
                    ]
                },
                {
                    "command": [
                        "apply le_sub_le_add_r.",
                        "VernacExtend",
                        "926cba60c242e6403435664892b9a155a89bc251"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (add_0_r (2^n)) at 1.",
                        "VernacExtend",
                        "94b82d4492ed3ed60aa6e44f1a4fe7ea063a00a8"
                    ]
                },
                {
                    "command": [
                        "now apply add_le_mono_l.",
                        "VernacExtend",
                        "0d41a77e1ecac43d6b8c8ba3730494b687f116ee"
                    ]
                },
                {
                    "command": [
                        "rewrite <- add_sub_swap, sub_1_r.",
                        "VernacExtend",
                        "f5222f02258ef7891febb0c32a4bdd91c484b062"
                    ]
                },
                {
                    "command": [
                        "f_equiv.",
                        "VernacExtend",
                        "ed0db7be627cb3834790ae805a13139db94a9012"
                    ]
                },
                {
                    "command": [
                        "apply opp_inj.",
                        "VernacExtend",
                        "d0438731c868fda82f59a5e64e65cc606eedec69"
                    ]
                },
                {
                    "command": [
                        "rewrite opp_add_distr, opp_sub_distr.",
                        "VernacExtend",
                        "aaf040de9e257c845d7af09972dcb0f0e7978306"
                    ]
                },
                {
                    "command": [
                        "rewrite (add_comm _ l), <- add_assoc.",
                        "VernacExtend",
                        "29f08b82a220b67874231e12c51833f4ece26b81"
                    ]
                },
                {
                    "command": [
                        "rewrite EQ at 1.",
                        "VernacExtend",
                        "d30c0f183bed28dfff6beec035dd298ab5bfaad3"
                    ]
                },
                {
                    "command": [
                        "apply add_cancel_l.",
                        "VernacExtend",
                        "079160fdd64e4c44509afd1a43be17979cec1ed2"
                    ]
                },
                {
                    "command": [
                        "rewrite <- opp_add_distr.",
                        "VernacExtend",
                        "fb244d0dd19a1cbb1e9cef4316d9137b3330208c"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (mul_1_l (2^n)) at 2.",
                        "VernacExtend",
                        "85fd593d963ff3dca8f6936a8028d4152c6d9a9d"
                    ]
                },
                {
                    "command": [
                        "rewrite <- mul_add_distr_r.",
                        "VernacExtend",
                        "96020ac0eac63b705d49fd3caf8a41e09e0fc5f8"
                    ]
                },
                {
                    "command": [
                        "rewrite <- mul_opp_l.",
                        "VernacExtend",
                        "78d86b07af599096728552ed8ccd0240b10af02a"
                    ]
                },
                {
                    "command": [
                        "f_equiv.",
                        "VernacExtend",
                        "ed0db7be627cb3834790ae805a13139db94a9012"
                    ]
                },
                {
                    "command": [
                        "rewrite !opp_add_distr.",
                        "VernacExtend",
                        "939536d3c0266c61838c9481e591052b85ee24d1"
                    ]
                },
                {
                    "command": [
                        "rewrite <- mul_opp_r.",
                        "VernacExtend",
                        "f5118880191d127cb950a6d3c5dd3734b2f4cee8"
                    ]
                },
                {
                    "command": [
                        "rewrite opp_sub_distr, opp_involutive.",
                        "VernacExtend",
                        "a22ee9878c5b01e7c9da36c31cb87dbd6a535c39"
                    ]
                },
                {
                    "command": [
                        "rewrite (add_comm h).",
                        "VernacExtend",
                        "018a05fbf08a818f27fe92a529e650a842e5edf0"
                    ]
                },
                {
                    "command": [
                        "rewrite mul_add_distr_l.",
                        "VernacExtend",
                        "e4ac6ea58660fa7c7e3913cfb5ed0ac39d3e2082"
                    ]
                },
                {
                    "command": [
                        "rewrite !add_assoc.",
                        "VernacExtend",
                        "8d08d7c6c8b8935df99691a18a48ba7a4c3e128d"
                    ]
                },
                {
                    "command": [
                        "apply add_cancel_r.",
                        "VernacExtend",
                        "58ecc3808801316004c1fb73d51331b62be34de0"
                    ]
                },
                {
                    "command": [
                        "rewrite mul_1_r.",
                        "VernacExtend",
                        "5a1be7cb48cfce8dcc9ba989046df9aa0b1b9080"
                    ]
                },
                {
                    "command": [
                        "rewrite add_comm, add_assoc, !add_opp_r, sub_1_r, two_succ, pred_succ.",
                        "VernacExtend",
                        "72e2c38c7b001f35c28e366b54fbf8e7f9ac3b56"
                    ]
                },
                {
                    "command": [
                        "destruct (-a).[n]; simpl.",
                        "VernacExtend",
                        "12df163e1bca51004ba0c3d16d1c69c9173fef96"
                    ]
                },
                {
                    "command": [
                        "now rewrite sub_0_r.",
                        "VernacExtend",
                        "dc540e3c3cc5873b08ae20debcb561bd3ca88efb"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl'.",
                        "VernacExtend",
                        "7c9a3b39ed2b376414aa623dd77af64f7690380f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_m1",
            "line_nb": 186,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite bits_opp, one_succ, pred_succ, bits_0.",
                        "VernacExtend",
                        "f0b4234b7f86822c1c875d945641c2a184356f75"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bit0_odd",
            "line_nb": 190,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "destruct (exists_div2 a) as (a' & b & EQ).",
                        "VernacExtend",
                        "77cfb60cfafc68833c271dcb0ca279aa9f6b8441"
                    ]
                },
                {
                    "command": [
                        "rewrite EQ, testbit_0_r, add_comm, odd_add_mul_2.",
                        "VernacExtend",
                        "3035b33054fbcdd0e38455c6d9a1e0cf2c3dddbb"
                    ]
                },
                {
                    "command": [
                        "destruct b; simpl; apply odd_1 || apply odd_0.",
                        "VernacExtend",
                        "829c741473439cafa3a0e1bcd914bf39b762c193"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bit0_eqb",
            "line_nb": 197,
            "steps": [
                {
                    "command": [
                        "intros a.",
                        "VernacExtend",
                        "9fef235d1a71132a4c9de7f87ab95d540098d91d"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_eqb by order.",
                        "VernacExtend",
                        "76e437192125f37f7ec40d34244dc475d35527e8"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bit0_mod",
            "line_nb": 202,
            "steps": [
                {
                    "command": [
                        "intros a.",
                        "VernacExtend",
                        "9fef235d1a71132a4c9de7f87ab95d540098d91d"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_spec' by order.",
                        "VernacExtend",
                        "75a82b8d66dfc95a12e30e156130beb588a0e9d8"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_odd",
            "line_nb": 207,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- bit0_odd, shiftr_spec, add_0_l.",
                        "VernacExtend",
                        "6e332245d61a79942cda0b9838d47f4ea5d2a39a"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bit_log2",
            "line_nb": 211,
            "steps": [
                {
                    "command": [
                        "intros a Ha.",
                        "VernacExtend",
                        "bcb73a6afb630f3e914eaa67203422484c5e2439"
                    ]
                },
                {
                    "command": [
                        "assert (Ha' := log2_nonneg a).",
                        "VernacExtend",
                        "5edcd9ba3c19ce2bd10fda4f4aaaa5afeecf19e0"
                    ]
                },
                {
                    "command": [
                        "destruct (log2_spec_alt a Ha) as (r & EQ & Hr).",
                        "VernacExtend",
                        "d549a7eebb9803f1014f7b4d7a4d1d3bc7fac554"
                    ]
                },
                {
                    "command": [
                        "rewrite EQ at 1.",
                        "VernacExtend",
                        "d30c0f183bed28dfff6beec035dd298ab5bfaad3"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_true, add_comm by trivial.",
                        "VernacExtend",
                        "1e4fcf26d335175fabf98d524c38221f92383bca"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (mul_1_l (2^log2 a)) at 1.",
                        "VernacExtend",
                        "467835056ff38dbe626c364e482c69a9fb7ae233"
                    ]
                },
                {
                    "command": [
                        "rewrite div_add by order_nz.",
                        "VernacExtend",
                        "97863c04d553ff210e249b62a60b1fd0bb42bba3"
                    ]
                },
                {
                    "command": [
                        "rewrite div_small; trivial.",
                        "VernacExtend",
                        "97dc063f4bb5034d346d2b4e7c8d7dc10b6c1944"
                    ]
                },
                {
                    "command": [
                        "rewrite add_0_l.",
                        "VernacExtend",
                        "836ac547f523536d69bdb0d75ffb32d7b109408e"
                    ]
                },
                {
                    "command": [
                        "apply mod_small.",
                        "VernacExtend",
                        "02af0164545849947b8ea29beaae85f0d39f1223"
                    ]
                },
                {
                    "command": [
                        "split; order'.",
                        "VernacExtend",
                        "9f5423454ab7b6b34027c0497490d76bc890efaa"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_above_log2",
            "line_nb": 224,
            "steps": [
                {
                    "command": [
                        "intros a n Ha H.",
                        "VernacExtend",
                        "62d4c7a803260763c3f295ff52f7a2c9cb44221a"
                    ]
                },
                {
                    "command": [
                        "assert (Hn : 0<=n).",
                        "VernacExtend",
                        "64a8e79914f40593135dd0f4a4556803be0fcc6a"
                    ]
                },
                {
                    "command": [
                        "transitivity (log2 a).",
                        "VernacExtend",
                        "48e54ef1e1938dd2e1fee2e77058f98f317364a7"
                    ]
                },
                {
                    "command": [
                        "apply log2_nonneg.",
                        "VernacExtend",
                        "0134939cbefb4bb481e40f0b64004d09ca674ef7"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_false by trivial.",
                        "VernacExtend",
                        "bf40686d8ce294f5723e5cfc2f2c454f26e03e0c"
                    ]
                },
                {
                    "command": [
                        "rewrite div_small.",
                        "VernacExtend",
                        "4aea3762aa16c9141ecdf7709a6326f80b051149"
                    ]
                },
                {
                    "command": [
                        "nzsimpl; order'.",
                        "VernacExtend",
                        "c898ff7c015a094d95286a92025f976cc20e6470"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "order.",
                        "VernacExtend",
                        "1befdab9038d1868ab2c465bac8af3e25c5ac3da"
                    ]
                },
                {
                    "command": [
                        "apply log2_lt_cancel.",
                        "VernacExtend",
                        "a275bd72837177b261847061972d00231f9411bc"
                    ]
                },
                {
                    "command": [
                        "now rewrite log2_pow2.",
                        "VernacExtend",
                        "f4cadd235ff4a2e028604c150601aabb6f9e8653"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bit_log2_neg",
            "line_nb": 238,
            "steps": [
                {
                    "command": [
                        "intros a Ha.",
                        "VernacExtend",
                        "bcb73a6afb630f3e914eaa67203422484c5e2439"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (opp_involutive a) at 1.",
                        "VernacExtend",
                        "aa290268f4cfb2ec84b2e943ea0a7e35fe524f16"
                    ]
                },
                {
                    "command": [
                        "rewrite bits_opp.",
                        "VernacExtend",
                        "7e347122f6078a6b0617ae26469682cca2b15d18"
                    ]
                },
                {
                    "command": [
                        "apply negb_false_iff.",
                        "VernacExtend",
                        "c12ece5a028d4718122ffd924df62c5495b7a96b"
                    ]
                },
                {
                    "command": [
                        "apply bit_log2.",
                        "VernacExtend",
                        "e2ae94856ebeb2b03e88961098b3e94b17812953"
                    ]
                },
                {
                    "command": [
                        "apply opp_lt_mono in Ha.",
                        "VernacExtend",
                        "8cd67c5e22a20c9b90f7b0ac794e4279cebcc0f3"
                    ]
                },
                {
                    "command": [
                        "rewrite opp_involutive in Ha.",
                        "VernacExtend",
                        "0947bf79299d92516a6355f8d22fe7bd22d088fc"
                    ]
                },
                {
                    "command": [
                        "apply lt_succ_lt_pred.",
                        "VernacExtend",
                        "4f2092a40ff973bcfa8d2533144732157f0538ae"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- one_succ.",
                        "VernacExtend",
                        "7db2556fa2173c3275f006ad18c553ae453c3bde"
                    ]
                },
                {
                    "command": [
                        "apply log2_nonneg.",
                        "VernacExtend",
                        "0134939cbefb4bb481e40f0b64004d09ca674ef7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_above_log2_neg",
            "line_nb": 250,
            "steps": [
                {
                    "command": [
                        "intros a n Ha H.",
                        "VernacExtend",
                        "62d4c7a803260763c3f295ff52f7a2c9cb44221a"
                    ]
                },
                {
                    "command": [
                        "assert (Hn : 0<=n).",
                        "VernacExtend",
                        "64a8e79914f40593135dd0f4a4556803be0fcc6a"
                    ]
                },
                {
                    "command": [
                        "transitivity (log2 (P (-a))).",
                        "VernacExtend",
                        "793adee76c67b4531b3f7078e681f19daeb04e60"
                    ]
                },
                {
                    "command": [
                        "apply log2_nonneg.",
                        "VernacExtend",
                        "0134939cbefb4bb481e40f0b64004d09ca674ef7"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (opp_involutive a), bits_opp, negb_true_iff by trivial.",
                        "VernacExtend",
                        "30e8552db11fda1e3545682abcc5fbc60ed7ca62"
                    ]
                },
                {
                    "command": [
                        "apply bits_above_log2; trivial.",
                        "VernacExtend",
                        "d764455d6bc350b11b1c3f4ac2cedeb12afba200"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- opp_succ, opp_nonneg_nonpos, le_succ_l.",
                        "VernacExtend",
                        "d7a71795df8c90096de79230b39678aaee1fd011"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_iff_nonneg",
            "line_nb": 260,
            "steps": [
                {
                    "command": [
                        "intros a n Hn.",
                        "VernacExtend",
                        "7e15ed11f6dc569f68c470c713818382b4d3def0"
                    ]
                },
                {
                    "command": [
                        "split; intros H.",
                        "VernacExtend",
                        "a22fcc98cae3c9e7feb477b9e8b0236d37ea8d65"
                    ]
                },
                {
                    "command": [
                        "rewrite abs_eq in Hn; trivial.",
                        "VernacExtend",
                        "234d0738aceaab8514a7eb5a625967fbcef2388c"
                    ]
                },
                {
                    "command": [
                        "now apply bits_above_log2.",
                        "VernacExtend",
                        "5ebcd7daa0c56b7fe82f7f45ccf26d97959c6b68"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 a); trivial.",
                        "VernacExtend",
                        "b04a5e9efe217161679fefb4529d9c9328af33d6"
                    ]
                },
                {
                    "command": [
                        "rewrite abs_neq in Hn by order.",
                        "VernacExtend",
                        "02684cc7f9b61d72d8f59acd1dd451e27c3bfee7"
                    ]
                },
                {
                    "command": [
                        "rewrite bits_above_log2_neg in H; try easy.",
                        "VernacExtend",
                        "4f3dad901107945b908da85cf0929c1510aed3fd"
                    ]
                },
                {
                    "command": [
                        "apply le_lt_trans with (log2 (-a)); trivial.",
                        "VernacExtend",
                        "b834c9daf54d3f3c820711d0829e44dbe9afc525"
                    ]
                },
                {
                    "command": [
                        "apply log2_le_mono.",
                        "VernacExtend",
                        "594eafd57bcebd0e565307102bbc513c3e56d9a2"
                    ]
                },
                {
                    "command": [
                        "apply le_pred_l.",
                        "VernacExtend",
                        "79095ad7527e73a0b2bbba0bb40c2fe9adc5d8cd"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_iff_nonneg'",
            "line_nb": 272,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "apply bits_iff_nonneg.",
                        "VernacExtend",
                        "02770d4a8cf673d755e1a4786ba0d3ef28991348"
                    ]
                },
                {
                    "command": [
                        "apply lt_succ_diag_r.",
                        "VernacExtend",
                        "4c9c1b29b5f87ccde25c288c18ef725e9dffbefb"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_iff_nonneg_ex",
            "line_nb": 277,
            "steps": [
                {
                    "command": [
                        "intros a.",
                        "VernacExtend",
                        "9fef235d1a71132a4c9de7f87ab95d540098d91d"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "intros Ha.",
                        "VernacExtend",
                        "6ecded848bba79cd3aa9b3381ee26c94c3ca8775"
                    ]
                },
                {
                    "command": [
                        "exists (log2 a).",
                        "VernacExtend",
                        "dfcd5b4e433f6c28be12b33e95315ce5c42b3bfe"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "now apply bits_above_log2.",
                        "VernacExtend",
                        "5ebcd7daa0c56b7fe82f7f45ccf26d97959c6b68"
                    ]
                },
                {
                    "command": [
                        "intros (k,Hk).",
                        "VernacExtend",
                        "11aa19e0c0fd2113e30c87156f2515d513177b51"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases k (log2 (abs a))).",
                        "VernacExtend",
                        "72d3e7feedb4a4cfd3b9ed3e4308a0e34276ca3b"
                    ]
                },
                {
                    "command": [
                        "now apply bits_iff_nonneg', Hk, lt_succ_r.",
                        "VernacExtend",
                        "5e5981b3d1ff5d8d0e97309e520958afe0ac3f75"
                    ]
                },
                {
                    "command": [
                        "apply (bits_iff_nonneg a (S k)).",
                        "VernacExtend",
                        "69c61a0fe7798d8bf9d11a059d93cd01d536dadd"
                    ]
                },
                {
                    "command": [
                        "now apply lt_succ_r, lt_le_incl.",
                        "VernacExtend",
                        "58e155103742710e0f5489c2206491ba49b3dafe"
                    ]
                },
                {
                    "command": [
                        "apply Hk.",
                        "VernacExtend",
                        "f03ccac3a977e415801a182d83ad50611eb23292"
                    ]
                },
                {
                    "command": [
                        "apply lt_succ_diag_r.",
                        "VernacExtend",
                        "4c9c1b29b5f87ccde25c288c18ef725e9dffbefb"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_iff_neg",
            "line_nb": 292,
            "steps": [
                {
                    "command": [
                        "intros a n Hn.",
                        "VernacExtend",
                        "7e15ed11f6dc569f68c470c713818382b4d3def0"
                    ]
                },
                {
                    "command": [
                        "now rewrite lt_nge, <- not_false_iff_true, (bits_iff_nonneg a n).",
                        "VernacExtend",
                        "3495e4f5d5c075589b279bb7be8f180276a38570"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_iff_neg'",
            "line_nb": 296,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "apply bits_iff_neg.",
                        "VernacExtend",
                        "acd4582079d78d0cd98c085870d93969f6480038"
                    ]
                },
                {
                    "command": [
                        "apply lt_succ_diag_r.",
                        "VernacExtend",
                        "4c9c1b29b5f87ccde25c288c18ef725e9dffbefb"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_iff_neg_ex",
            "line_nb": 301,
            "steps": [
                {
                    "command": [
                        "intros a.",
                        "VernacExtend",
                        "9fef235d1a71132a4c9de7f87ab95d540098d91d"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "intros Ha.",
                        "VernacExtend",
                        "6ecded848bba79cd3aa9b3381ee26c94c3ca8775"
                    ]
                },
                {
                    "command": [
                        "exists (log2 (P (-a))).",
                        "VernacExtend",
                        "1370b96294b3fbb18b4f3ca0100dfe7322009f94"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "now apply bits_above_log2_neg.",
                        "VernacExtend",
                        "26dbfbc13e924d32b1c80b232f70f0828f8dbaab"
                    ]
                },
                {
                    "command": [
                        "intros (k,Hk).",
                        "VernacExtend",
                        "11aa19e0c0fd2113e30c87156f2515d513177b51"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases k (log2 (abs a))).",
                        "VernacExtend",
                        "72d3e7feedb4a4cfd3b9ed3e4308a0e34276ca3b"
                    ]
                },
                {
                    "command": [
                        "now apply bits_iff_neg', Hk, lt_succ_r.",
                        "VernacExtend",
                        "db2a7c1989ded0bfa5177d8aa774cdf9d60ac586"
                    ]
                },
                {
                    "command": [
                        "apply (bits_iff_neg a (S k)).",
                        "VernacExtend",
                        "9da23764a5fb4263c0b476cb70713a58dbace0a1"
                    ]
                },
                {
                    "command": [
                        "now apply lt_succ_r, lt_le_incl.",
                        "VernacExtend",
                        "58e155103742710e0f5489c2206491ba49b3dafe"
                    ]
                },
                {
                    "command": [
                        "apply Hk.",
                        "VernacExtend",
                        "f03ccac3a977e415801a182d83ad50611eb23292"
                    ]
                },
                {
                    "command": [
                        "apply lt_succ_diag_r.",
                        "VernacExtend",
                        "4c9c1b29b5f87ccde25c288c18ef725e9dffbefb"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "div2_bits",
            "line_nb": 316,
            "steps": [
                {
                    "command": [
                        "intros a n Hn.",
                        "VernacExtend",
                        "7e15ed11f6dc569f68c470c713818382b4d3def0"
                    ]
                },
                {
                    "command": [
                        "apply eq_true_iff_eq.",
                        "VernacExtend",
                        "07a4346802ec5a58927985ce984a62185d994d5f"
                    ]
                },
                {
                    "command": [
                        "rewrite 2 testbit_true by order_pos.",
                        "VernacExtend",
                        "a5518bc0f73d39149527110c62d73bd958fc7439"
                    ]
                },
                {
                    "command": [
                        "rewrite pow_succ_r by trivial.",
                        "VernacExtend",
                        "6745d45e51dbe9fc74c0d2346283a37d05b01e4f"
                    ]
                },
                {
                    "command": [
                        "now rewrite div_div by order_pos.",
                        "VernacExtend",
                        "a02ddcd655c6897e6108f6e85352b5bfef996a85"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "div_pow2_bits",
            "line_nb": 323,
            "steps": [
                {
                    "command": [
                        "intros a n m Hn.",
                        "VernacExtend",
                        "8576bccde8b4070c0d67dd7197b8a75e7db745a8"
                    ]
                },
                {
                    "command": [
                        "revert a m.",
                        "VernacExtend",
                        "ec6acbede516e08494a10fc838c59f11c0af8cf3"
                    ]
                },
                {
                    "command": [
                        "apply le_ind with (4:=Hn).",
                        "VernacExtend",
                        "b10bf56177b18b3864f34135ff8612c5eb62f941"
                    ]
                },
                {
                    "command": [
                        "solve_proper.",
                        "VernacExtend",
                        "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
                    ]
                },
                {
                    "command": [
                        "intros a m Hm.",
                        "VernacExtend",
                        "1bd718312a14baf40cc5150959258c3c29f40f17"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "clear n Hn.",
                        "VernacExtend",
                        "4816a25feb4b411159f5c0966c1e7caf220a499e"
                    ]
                },
                {
                    "command": [
                        "intros n Hn IH a m Hm.",
                        "VernacExtend",
                        "2dc5dbcfe3db5c1e179959f1528c22e7e8a64d81"
                    ]
                },
                {
                    "command": [
                        "nzsimpl; trivial.",
                        "VernacExtend",
                        "9e751405ce4ed570628f50889d0d4f3cbce8c00f"
                    ]
                },
                {
                    "command": [
                        "rewrite <- div_div by order_pos.",
                        "VernacExtend",
                        "38c3ad0f52b9dfd040b45d9c5ac232c09c198cb9"
                    ]
                },
                {
                    "command": [
                        "now rewrite IH, div2_bits by order_pos.",
                        "VernacExtend",
                        "bbdf2d52d005308fd366f60c32bdb25a6c3d1781"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "double_bits_succ",
            "line_nb": 336,
            "steps": [
                {
                    "command": [
                        "intros a n.",
                        "VernacExtend",
                        "b9e36a42b85b0691956bc6b58ff92046eed02d15"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 n) as [Hn|Hn].",
                        "VernacExtend",
                        "4eca64365b7b1d86dbcfcc97564ec25e7f360fbd"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- div2_bits, mul_comm, div_mul by order'.",
                        "VernacExtend",
                        "3b498b2a9a80f652340eb3baa6681c90bba147e8"
                    ]
                },
                {
                    "command": [
                        "rewrite (testbit_neg_r a n Hn).",
                        "VernacExtend",
                        "5edbc8afae521f511188b9c26364b1c0a84c84d9"
                    ]
                },
                {
                    "command": [
                        "apply le_succ_l in Hn.",
                        "VernacExtend",
                        "0ed1ad1355123a6dfafbbc35b5e0b6fb6f47e900"
                    ]
                },
                {
                    "command": [
                        "le_elim Hn.",
                        "VernacExtend",
                        "b7b430abc6c6db5b64bb9425ec62d1ef96af8f94"
                    ]
                },
                {
                    "command": [
                        "now rewrite testbit_neg_r.",
                        "VernacExtend",
                        "90f56c938ebc0475f8d34c5bbbf608c98feba09f"
                    ]
                },
                {
                    "command": [
                        "now rewrite Hn, bit0_odd, odd_mul, odd_2.",
                        "VernacExtend",
                        "753e7989215452ea3dc0bcbee127dd734afddec0"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "double_bits",
            "line_nb": 346,
            "steps": [
                {
                    "command": [
                        "intros a n.",
                        "VernacExtend",
                        "b9e36a42b85b0691956bc6b58ff92046eed02d15"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (succ_pred n) at 1.",
                        "VernacExtend",
                        "903c15c3f5875eed2ec45418f40838bb745699d7"
                    ]
                },
                {
                    "command": [
                        "apply double_bits_succ.",
                        "VernacExtend",
                        "89c1f8d11f591662c1709117994131d4b63f35b7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "mul_pow2_bits_add",
            "line_nb": 351,
            "steps": [
                {
                    "command": [
                        "intros a n m Hn.",
                        "VernacExtend",
                        "8576bccde8b4070c0d67dd7197b8a75e7db745a8"
                    ]
                },
                {
                    "command": [
                        "revert a m.",
                        "VernacExtend",
                        "ec6acbede516e08494a10fc838c59f11c0af8cf3"
                    ]
                },
                {
                    "command": [
                        "apply le_ind with (4:=Hn).",
                        "VernacExtend",
                        "b10bf56177b18b3864f34135ff8612c5eb62f941"
                    ]
                },
                {
                    "command": [
                        "solve_proper.",
                        "VernacExtend",
                        "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
                    ]
                },
                {
                    "command": [
                        "intros a m.",
                        "VernacExtend",
                        "a915e8f2158f51655ad51e598059e02d2cf21c81"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "clear n Hn.",
                        "VernacExtend",
                        "4816a25feb4b411159f5c0966c1e7caf220a499e"
                    ]
                },
                {
                    "command": [
                        "intros n Hn IH a m.",
                        "VernacExtend",
                        "5dce8dfd56bb59f2720062957b443e67b73683a7"
                    ]
                },
                {
                    "command": [
                        "nzsimpl; trivial.",
                        "VernacExtend",
                        "9e751405ce4ed570628f50889d0d4f3cbce8c00f"
                    ]
                },
                {
                    "command": [
                        "rewrite mul_assoc, (mul_comm _ 2), <- mul_assoc.",
                        "VernacExtend",
                        "8c8d2603c8b3c5f860e5b5585da19ad2a6f2d8fd"
                    ]
                },
                {
                    "command": [
                        "now rewrite double_bits_succ.",
                        "VernacExtend",
                        "9a49e9b6b9ae6321a81c33b61cd9c9703840aa82"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "mul_pow2_bits",
            "line_nb": 364,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (add_simpl_r m n) at 1.",
                        "VernacExtend",
                        "5317ecfad11a9db3a9850234a9e1ed3fe4eee94f"
                    ]
                },
                {
                    "command": [
                        "rewrite add_sub_swap, add_comm.",
                        "VernacExtend",
                        "f8aa1f35277ec5ad34c5dea7518e56fe207763e3"
                    ]
                },
                {
                    "command": [
                        "now apply mul_pow2_bits_add.",
                        "VernacExtend",
                        "9cf7fadc1e9ed3165189e8671ed0db692f535c66"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "mul_pow2_bits_low",
            "line_nb": 370,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 n).",
                        "VernacExtend",
                        "43961ab7587626f71fb09b9ee6812d496e9d280f"
                    ]
                },
                {
                    "command": [
                        "rewrite mul_pow2_bits by trivial.",
                        "VernacExtend",
                        "bed08d82de0e68037668578ddd97b932f4455a3e"
                    ]
                },
                {
                    "command": [
                        "apply testbit_neg_r.",
                        "VernacExtend",
                        "62419c6e2ad53f40cfc29c71af18aa2c08d004f2"
                    ]
                },
                {
                    "command": [
                        "now apply lt_sub_0.",
                        "VernacExtend",
                        "6e6822909ba52d5d3913cd0d0d523cc43aa87175"
                    ]
                },
                {
                    "command": [
                        "now rewrite pow_neg_r, mul_0_r, bits_0.",
                        "VernacExtend",
                        "d5b8402499087692a733869c3212c3c19d1849f3"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "mod_pow2_bits_high",
            "line_nb": 378,
            "steps": [
                {
                    "command": [
                        "intros a n m (Hn,H).",
                        "VernacExtend",
                        "5dd2e1b8262c789d6af711ce749a83ef4323ca14"
                    ]
                },
                {
                    "command": [
                        "destruct (mod_pos_bound a (2^n)) as [LE LT].",
                        "VernacExtend",
                        "9fab3b1ee4452f02c2961d8ee06b7a3dba3fe0dc"
                    ]
                },
                {
                    "command": [
                        "order_pos.",
                        "VernacExtend",
                        "c6268b59235568791f1e6d74e66ec6a1a185f15a"
                    ]
                },
                {
                    "command": [
                        "le_elim LE.",
                        "VernacExtend",
                        "92a0d489c1d37772bcc19af5186b100b2ce7b436"
                    ]
                },
                {
                    "command": [
                        "apply bits_above_log2; try order.",
                        "VernacExtend",
                        "a716c581775e601af355c50b441cd9563b651a59"
                    ]
                },
                {
                    "command": [
                        "apply lt_le_trans with n; trivial.",
                        "VernacExtend",
                        "69cc807c71eb03a6d48e4a984cd8ff6789914b26"
                    ]
                },
                {
                    "command": [
                        "apply log2_lt_pow2; trivial.",
                        "VernacExtend",
                        "4bad2dbe19b88dce11f2b9add565b1203d501175"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- LE, bits_0.",
                        "VernacExtend",
                        "82fbd8bbbf8275baba551225df8a62ceb8114592"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "mod_pow2_bits_low",
            "line_nb": 388,
            "steps": [
                {
                    "command": [
                        "intros a n m H.",
                        "VernacExtend",
                        "04efc8309184913d127bb88fa92a6c66a836a812"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 m) as [Hm|Hm]; [|now rewrite !testbit_neg_r].",
                        "VernacExtend",
                        "759a4b4dfd610bd2e90d5382d36a3e0557c9b728"
                    ]
                },
                {
                    "command": [
                        "rewrite testbit_eqb; trivial.",
                        "VernacExtend",
                        "2d4f94fd20db411e6513532bb964ece7f0d5aa05"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (mod_add _ (2^(P (n-m))*(a/2^n))) by order'.",
                        "VernacExtend",
                        "0660bc0f2012d63e42495409a34e5ea02df6d6b3"
                    ]
                },
                {
                    "command": [
                        "rewrite <- div_add by order_nz.",
                        "VernacExtend",
                        "9da16df12d168e43c867b203a059c0e4a6041458"
                    ]
                },
                {
                    "command": [
                        "rewrite (mul_comm _ 2), mul_assoc, <- pow_succ_r, succ_pred.",
                        "VernacExtend",
                        "d3ccb9b9919c196729cf4995dc8676d8b3cb815e"
                    ]
                },
                {
                    "command": [
                        "rewrite mul_comm, mul_assoc, <- pow_add_r, (add_comm m), sub_add; trivial.",
                        "VernacExtend",
                        "9e76c79a2cebd8f75778806948134e82cf77868f"
                    ]
                },
                {
                    "command": [
                        "rewrite add_comm, <- div_mod by order_nz.",
                        "VernacExtend",
                        "12bf97add93a5c34b0c98f21c2403c90c0d87f4e"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply testbit_eqb; trivial.",
                        "VernacExtend",
                        "5afc86b552c43982e353c79fa931d4a0fbbdb852"
                    ]
                },
                {
                    "command": [
                        "apply le_0_sub; order.",
                        "VernacExtend",
                        "0b74d257574df8872ee923246dd3a6c2af121d1a"
                    ]
                },
                {
                    "command": [
                        "now apply lt_le_pred, lt_0_sub.",
                        "VernacExtend",
                        "fd616ef3384a8a5cbb0576bab8083fc5b7a54ccd"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "eqf_equiv",
            "line_nb": 403,
            "steps": [
                {
                    "command": [
                        "split; congruence.",
                        "VernacExtend",
                        "7f007b5ce3732856c1deed66b0edcc61cdb7f2d5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "testbit_eqf",
            "line_nb": 407,
            "steps": [
                {
                    "command": [
                        "intros a a' Ha n.",
                        "VernacExtend",
                        "e5cc52071a5b19e7727bc8c2782d7fb20d3f568d"
                    ]
                },
                {
                    "command": [
                        "now rewrite Ha.",
                        "VernacExtend",
                        "844c588025713fc78566a85b16f10af11d701549"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_inj_0",
            "line_nb": 411,
            "steps": [
                {
                    "command": [
                        "intros a H.",
                        "VernacExtend",
                        "05f717e61df7036f33bd440c2184c00a6aaab4f4"
                    ]
                },
                {
                    "command": [
                        "destruct (lt_trichotomy a 0) as [Ha|[Ha|Ha]]; trivial.",
                        "VernacExtend",
                        "c2194d7472f87c8adfed0c396ee3a1e705669dfd"
                    ]
                },
                {
                    "command": [
                        "apply (bits_above_log2_neg a (S (log2 (P (-a))))) in Ha.",
                        "VernacExtend",
                        "4194737b880d6ce443358cc0eeaeb19a8fc13f11"
                    ]
                },
                {
                    "command": [
                        "now rewrite H in Ha.",
                        "VernacExtend",
                        "748a666fb54201e7a6749756a524a980680be982"
                    ]
                },
                {
                    "command": [
                        "apply lt_succ_diag_r.",
                        "VernacExtend",
                        "4c9c1b29b5f87ccde25c288c18ef725e9dffbefb"
                    ]
                },
                {
                    "command": [
                        "apply bit_log2 in Ha.",
                        "VernacExtend",
                        "6913ee2a24a27e84973b3ea905bdd7dff5ee8ed0"
                    ]
                },
                {
                    "command": [
                        "now rewrite H in Ha.",
                        "VernacExtend",
                        "748a666fb54201e7a6749756a524a980680be982"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_inj",
            "line_nb": 420,
            "steps": [
                {
                    "command": [
                        "assert (AUX : forall n, 0<=n -> forall a b, 0<=a<2^n -> testbit a === testbit b -> a == b).",
                        "VernacExtend",
                        "dbe726339dc7ee1bb1dc0cd574abfc219c079ddd"
                    ]
                },
                {
                    "command": [
                        "intros n Hn.",
                        "VernacExtend",
                        "4a15d287eb245c84eabfb58cba2e377ac025029a"
                    ]
                },
                {
                    "command": [
                        "apply le_ind with (4:=Hn).",
                        "VernacExtend",
                        "b10bf56177b18b3864f34135ff8612c5eb62f941"
                    ]
                },
                {
                    "command": [
                        "solve_proper.",
                        "VernacExtend",
                        "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
                    ]
                },
                {
                    "command": [
                        "intros a b Ha H.",
                        "VernacExtend",
                        "8cfb76b62051596d42ade7cb3239eca7337aa8ce"
                    ]
                },
                {
                    "command": [
                        "rewrite pow_0_r, one_succ, lt_succ_r in Ha.",
                        "VernacExtend",
                        "58dddd09b1f4958f569327d0c59ae5653fe0640f"
                    ]
                },
                {
                    "command": [
                        "assert (Ha' : a == 0) by (destruct Ha; order).",
                        "VernacExtend",
                        "327bb83fc5f6436b7d1457c2b6986948a3493cd3"
                    ]
                },
                {
                    "command": [
                        "rewrite Ha' in *.",
                        "VernacExtend",
                        "ec11876eeff4acc6a4352272e97c348232625e54"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply bits_inj_0.",
                        "VernacExtend",
                        "698e9c30413ded30d29ae511a90beb364fc87166"
                    ]
                },
                {
                    "command": [
                        "intros m.",
                        "VernacExtend",
                        "c09fb64a4c58d7cc03a731f8399ff847939fe4f0"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- H, bits_0.",
                        "VernacExtend",
                        "30bbfb454efc5dd73689ee90df67e176717bbb01"
                    ]
                },
                {
                    "command": [
                        "clear n Hn.",
                        "VernacExtend",
                        "4816a25feb4b411159f5c0966c1e7caf220a499e"
                    ]
                },
                {
                    "command": [
                        "intros n Hn IH a b (Ha,Ha') H.",
                        "VernacExtend",
                        "5baa20f4420750b24545bee7e421e2c13ed76672"
                    ]
                },
                {
                    "command": [
                        "rewrite (div_mod a 2), (div_mod b 2) by order'.",
                        "VernacExtend",
                        "c18cf9a7177f951daf1d5d000145b602126fdb0f"
                    ]
                },
                {
                    "command": [
                        "f_equiv; [ | now rewrite <- 2 bit0_mod, H].",
                        "VernacExtend",
                        "56581e958ae5b79aa75cdbbd6723941cc6f392d0"
                    ]
                },
                {
                    "command": [
                        "f_equiv.",
                        "VernacExtend",
                        "ed0db7be627cb3834790ae805a13139db94a9012"
                    ]
                },
                {
                    "command": [
                        "apply IH.",
                        "VernacExtend",
                        "88103d45393d3ee3ab547447d913543854db8cea"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "apply div_pos; order'.",
                        "VernacExtend",
                        "34f89484f9836c5b1bc547cc7d2f248c1c7f8888"
                    ]
                },
                {
                    "command": [
                        "apply div_lt_upper_bound.",
                        "VernacExtend",
                        "ae43ff00025c0c34cf1bf091a9ca19a5906a1664"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- pow_succ_r.",
                        "VernacExtend",
                        "27e6bf0b8f301dea8e87222be61385cd18120e48"
                    ]
                },
                {
                    "command": [
                        "intros m.",
                        "VernacExtend",
                        "c09fb64a4c58d7cc03a731f8399ff847939fe4f0"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 m).",
                        "VernacExtend",
                        "b1b98c16e6a56c3bc76a73d79b0feb030721ad46"
                    ]
                },
                {
                    "command": [
                        "rewrite 2 div2_bits by trivial.",
                        "VernacExtend",
                        "716af06ef3985d217d07e8c919c9a5e776a9225e"
                    ]
                },
                {
                    "command": [
                        "apply H.",
                        "VernacExtend",
                        "4b47b71ad0f800d57cbdc591d68949e07decb540"
                    ]
                },
                {
                    "command": [
                        "now rewrite 2 testbit_neg_r.",
                        "VernacExtend",
                        "82bffb6fcc146aa7283d42652c9967b55aa1fa86"
                    ]
                },
                {
                    "command": [
                        "intros a b H.",
                        "VernacExtend",
                        "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 a) as [Ha|Ha].",
                        "VernacExtend",
                        "c486685a9e8e304fc21525676878de4ec23073da"
                    ]
                },
                {
                    "command": [
                        "apply (AUX a); trivial.",
                        "VernacExtend",
                        "c14cd8a3027526bd9f6354ae6db827f732585ef9"
                    ]
                },
                {
                    "command": [
                        "split; trivial.",
                        "VernacExtend",
                        "51e6eaa57561ac50797e703222408862cfba3b15"
                    ]
                },
                {
                    "command": [
                        "apply pow_gt_lin_r; order'.",
                        "VernacExtend",
                        "e65acbbffc40da956ef2b4a97794de02626fa0b3"
                    ]
                },
                {
                    "command": [
                        "apply succ_inj, opp_inj.",
                        "VernacExtend",
                        "60bf6ae303dad1c5c25b3fea2573ff776bd0d239"
                    ]
                },
                {
                    "command": [
                        "assert (0 <= - S a).",
                        "VernacExtend",
                        "fe27aa5374a101fa082b2b31a18c00ea75d90a8b"
                    ]
                },
                {
                    "command": [
                        "apply opp_le_mono.",
                        "VernacExtend",
                        "fdeb8fbdc82923fb7563554aa328a2d7710c1445"
                    ]
                },
                {
                    "command": [
                        "now rewrite opp_involutive, opp_0, le_succ_l.",
                        "VernacExtend",
                        "bbbab3ee67ca118401dbeb46244f7b091e28a838"
                    ]
                },
                {
                    "command": [
                        "apply (AUX (-(S a))); trivial.",
                        "VernacExtend",
                        "230ce13f6e0f0b8e9d3cc02fe26fbd39caa0ec34"
                    ]
                },
                {
                    "command": [
                        "split; trivial.",
                        "VernacExtend",
                        "51e6eaa57561ac50797e703222408862cfba3b15"
                    ]
                },
                {
                    "command": [
                        "apply pow_gt_lin_r; order'.",
                        "VernacExtend",
                        "e65acbbffc40da956ef2b4a97794de02626fa0b3"
                    ]
                },
                {
                    "command": [
                        "intros m.",
                        "VernacExtend",
                        "c09fb64a4c58d7cc03a731f8399ff847939fe4f0"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 m).",
                        "VernacExtend",
                        "b1b98c16e6a56c3bc76a73d79b0feb030721ad46"
                    ]
                },
                {
                    "command": [
                        "now rewrite 2 bits_opp, 2 pred_succ, H.",
                        "VernacExtend",
                        "b9e5ba280a9a357e0b6ed3229b3f5762e11a94f2"
                    ]
                },
                {
                    "command": [
                        "now rewrite 2 testbit_neg_r.",
                        "VernacExtend",
                        "82bffb6fcc146aa7283d42652c9967b55aa1fa86"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_inj_iff",
            "line_nb": 466,
            "steps": [
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "apply bits_inj.",
                        "VernacExtend",
                        "d48edb22b9cf42d30b071f3a58d80556f76d3bd7"
                    ]
                },
                {
                    "command": [
                        "intros EQ; now rewrite EQ.",
                        "VernacExtend",
                        "b879db170a2eb465044d210465210a040d5c06e5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_inj'",
            "line_nb": 471,
            "steps": [
                {
                    "command": [
                        "intros a b H.",
                        "VernacExtend",
                        "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
                    ]
                },
                {
                    "command": [
                        "apply bits_inj.",
                        "VernacExtend",
                        "d48edb22b9cf42d30b071f3a58d80556f76d3bd7"
                    ]
                },
                {
                    "command": [
                        "intros n.",
                        "VernacExtend",
                        "9410cc86153539309ee696ae5785ea70534ece11"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 n).",
                        "VernacExtend",
                        "43961ab7587626f71fb09b9ee6812d496e9d280f"
                    ]
                },
                {
                    "command": [
                        "now apply H.",
                        "VernacExtend",
                        "e28edffe226486c29d50d204164561fb199b8c97"
                    ]
                },
                {
                    "command": [
                        "now rewrite 2 testbit_neg_r.",
                        "VernacExtend",
                        "82bffb6fcc146aa7283d42652c9967b55aa1fa86"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "bits_inj_iff'",
            "line_nb": 479,
            "steps": [
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "apply bits_inj'.",
                        "VernacExtend",
                        "03f76f7c96f3286ea828adfe9c20da05e7163e15"
                    ]
                },
                {
                    "command": [
                        "intros EQ n Hn; now rewrite EQ.",
                        "VernacExtend",
                        "c4b8b8b41835dd701f837469035254143ff7faaa"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "are_bits",
            "line_nb": 486,
            "steps": [
                {
                    "command": [
                        "intros f Hf.",
                        "VernacExtend",
                        "c19df1812f5aac92c483b278685c4b2ecd58345f"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "intros (a,H).",
                        "VernacExtend",
                        "fda74e9a7d0bed64ac96b67ee15bda0be3e84d36"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 a).",
                        "VernacExtend",
                        "f00865d37855406fa60a2148874e7dd9004e2aa2"
                    ]
                },
                {
                    "command": [
                        "exists (S (log2 a)).",
                        "VernacExtend",
                        "07ac1b1168e90e788cc42770724fe6119b47115a"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "apply le_succ_l in Hm.",
                        "VernacExtend",
                        "f6731fa19e10084fe5d190c248f197d39a8d3d74"
                    ]
                },
                {
                    "command": [
                        "rewrite 2 H, 2 bits_above_log2; trivial using lt_succ_diag_r.",
                        "VernacExtend",
                        "efdfd82f1584951962354bce9cc30210ebc933a7"
                    ]
                },
                {
                    "command": [
                        "order_pos.",
                        "VernacExtend",
                        "c6268b59235568791f1e6d74e66ec6a1a185f15a"
                    ]
                },
                {
                    "command": [
                        "apply le_trans with (log2 a); order_pos.",
                        "VernacExtend",
                        "19aa69f4a5c7af77cb9b7d4638e831a5b57878e3"
                    ]
                },
                {
                    "command": [
                        "exists (S (log2 (P (-a)))).",
                        "VernacExtend",
                        "6956111ac7f79f6faff00e3dc6d9a243b1b738a6"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "apply le_succ_l in Hm.",
                        "VernacExtend",
                        "f6731fa19e10084fe5d190c248f197d39a8d3d74"
                    ]
                },
                {
                    "command": [
                        "rewrite 2 H, 2 bits_above_log2_neg; trivial using lt_succ_diag_r.",
                        "VernacExtend",
                        "517527e889718fcde68f93d378c58ac73c5b151b"
                    ]
                },
                {
                    "command": [
                        "order_pos.",
                        "VernacExtend",
                        "c6268b59235568791f1e6d74e66ec6a1a185f15a"
                    ]
                },
                {
                    "command": [
                        "apply le_trans with (log2 (P (-a))); order_pos.",
                        "VernacExtend",
                        "c4806fe6f51cb3e120509f9cd2da4cdc945de75f"
                    ]
                },
                {
                    "command": [
                        "intros (k,Hk).",
                        "VernacExtend",
                        "11aa19e0c0fd2113e30c87156f2515d513177b51"
                    ]
                },
                {
                    "command": [
                        "destruct (lt_ge_cases k 0) as [LT|LE].",
                        "VernacExtend",
                        "279ead70ab7ec1fbd4d6a9d15296987c20c1db4a"
                    ]
                },
                {
                    "command": [
                        "case_eq (f 0); intros H0.",
                        "VernacExtend",
                        "1d4c7e17f7efa8b849ce2266addfb9de953c7aca"
                    ]
                },
                {
                    "command": [
                        "exists (-1).",
                        "VernacExtend",
                        "10cfb9c5f69f349790dc8e74c7e676b4b9d8ae27"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "rewrite bits_m1, Hk by order.",
                        "VernacExtend",
                        "02dcab1519325488b0809a2803b83fb43cb7375c"
                    ]
                },
                {
                    "command": [
                        "symmetry; rewrite <- H0.",
                        "VernacExtend",
                        "98623deaa61e192f3cda8a632834f398e98b4cde"
                    ]
                },
                {
                    "command": [
                        "apply Hk; order.",
                        "VernacExtend",
                        "cd0b97c8021861ca26702d357981ed2cff475e26"
                    ]
                },
                {
                    "command": [
                        "exists 0.",
                        "VernacExtend",
                        "b12b8acd7a1526ef0683513a127984e4864502d9"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "rewrite bits_0, Hk by order.",
                        "VernacExtend",
                        "7e4fe78e9cc246a6a55099d868f0ffc79d3d5b1d"
                    ]
                },
                {
                    "command": [
                        "symmetry; rewrite <- H0.",
                        "VernacExtend",
                        "98623deaa61e192f3cda8a632834f398e98b4cde"
                    ]
                },
                {
                    "command": [
                        "apply Hk; order.",
                        "VernacExtend",
                        "cd0b97c8021861ca26702d357981ed2cff475e26"
                    ]
                },
                {
                    "command": [
                        "revert f Hf Hk.",
                        "VernacExtend",
                        "4f6c7653da9ff1b1faca5b4794adf4421a24b442"
                    ]
                },
                {
                    "command": [
                        "apply le_ind with (4:=LE).",
                        "VernacExtend",
                        "11d3c4ea70706b6e3d28d17c81c1857a9ef21ac0"
                    ]
                },
                {
                    "command": [
                        "apply proper_sym_impl_iff.",
                        "VernacExtend",
                        "4ad2dfc48bfb6bf233e31ef02330e74552efd0d8"
                    ]
                },
                {
                    "command": [
                        "exact eq_sym.",
                        "VernacExtend",
                        "6c95696783b19c777a90ef97f4e5d433e2a6ccaf"
                    ]
                },
                {
                    "command": [
                        "clear k LE.",
                        "VernacExtend",
                        "cbbfbaeafc925938db719f77b15f5e2f32a384cb"
                    ]
                },
                {
                    "command": [
                        "intros k k' Hk IH f Hf H.",
                        "VernacExtend",
                        "0aaf1053ed45dc42566ddea252385c7cb87c9796"
                    ]
                },
                {
                    "command": [
                        "apply IH; trivial.",
                        "VernacExtend",
                        "d07baf6d5be047e14661f15d99492b83bd716ca7"
                    ]
                },
                {
                    "command": [
                        "now setoid_rewrite Hk.",
                        "VernacExtend",
                        "677f73b5399dd4045d49600205959eb37c288a33"
                    ]
                },
                {
                    "command": [
                        "intros f Hf H0.",
                        "VernacExtend",
                        "2d48db250c44e316b0ee62afe5de9c5b24c91b9d"
                    ]
                },
                {
                    "command": [
                        "destruct (f 0).",
                        "VernacExtend",
                        "97f16cb17e84a44c450368edcea914ac7169f648"
                    ]
                },
                {
                    "command": [
                        "exists (-1).",
                        "VernacExtend",
                        "10cfb9c5f69f349790dc8e74c7e676b4b9d8ae27"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "now rewrite bits_m1, H0.",
                        "VernacExtend",
                        "daf0a0db8e5e6053130d0131949911a02884666c"
                    ]
                },
                {
                    "command": [
                        "exists 0.",
                        "VernacExtend",
                        "b12b8acd7a1526ef0683513a127984e4864502d9"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "now rewrite bits_0, H0.",
                        "VernacExtend",
                        "67db171e020a9c97557ec018aa51b8f366603b05"
                    ]
                },
                {
                    "command": [
                        "clear k LE.",
                        "VernacExtend",
                        "cbbfbaeafc925938db719f77b15f5e2f32a384cb"
                    ]
                },
                {
                    "command": [
                        "intros k LE IH f Hf Hk.",
                        "VernacExtend",
                        "98baac8df4a221f9c411ecd3f45178e464d96017"
                    ]
                },
                {
                    "command": [
                        "destruct (IH (fun m => f (S m))) as (n, Hn).",
                        "VernacExtend",
                        "2ba1aa9cd678a9e8db230fa4f36d7ae3424852af"
                    ]
                },
                {
                    "command": [
                        "solve_proper.",
                        "VernacExtend",
                        "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "apply Hk.",
                        "VernacExtend",
                        "f03ccac3a977e415801a182d83ad50611eb23292"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- succ_le_mono.",
                        "VernacExtend",
                        "d58a04a6d5341f9c2745e891e22f449840ad5236"
                    ]
                },
                {
                    "command": [
                        "exists (f 0 + 2*n).",
                        "VernacExtend",
                        "501b07901d7ae7bf1f00d5d017eabe4a915cfee5"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "le_elim Hm.",
                        "VernacExtend",
                        "e8c31582b3219574364c8c483f86d240447d9e96"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (succ_pred m), Hn, <- div2_bits.",
                        "VernacExtend",
                        "c2f51962ca78375befa72e9feda8c87647f5bf7c"
                    ]
                },
                {
                    "command": [
                        "rewrite mul_comm, div_add, b2z_div2, add_0_l; trivial.",
                        "VernacExtend",
                        "714b2efb18f3e122378d27d9b354cc754868ccc5"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- lt_succ_r, succ_pred.",
                        "VernacExtend",
                        "58a0ce4bf0724274a8eef8d917646e26b1aea5d0"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- lt_succ_r, succ_pred.",
                        "VernacExtend",
                        "58a0ce4bf0724274a8eef8d917646e26b1aea5d0"
                    ]
                },
                {
                    "command": [
                        "rewrite <- Hm.",
                        "VernacExtend",
                        "69ec748689bbf57009285e1da612c01efdea5784"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply add_b2z_double_bit0.",
                        "VernacExtend",
                        "f5f9cf35e9be4b265c7619987d9ee6d0e65f8a1c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_spec",
            "line_nb": 551,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "now apply shiftl_spec_high.",
                        "VernacExtend",
                        "bf1ffa448299c1cc29c13276d7f45f78d24dbbb2"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftl_spec_low, testbit_neg_r; trivial.",
                        "VernacExtend",
                        "48c03baa8f065f52ed959ee4edcfb8830b5f9a7e"
                    ]
                },
                {
                    "command": [
                        "now apply lt_sub_0.",
                        "VernacExtend",
                        "6e6822909ba52d5d3913cd0d0d523cc43aa87175"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_opp_r",
            "line_nb": 558,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite shiftr_spec, shiftl_spec, add_opp_r.",
                        "VernacExtend",
                        "938704bedde460ed4024a783c997186be4e19bc5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_opp_r",
            "line_nb": 563,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite shiftr_spec, shiftl_spec, sub_opp_r.",
                        "VernacExtend",
                        "909f9b455bfeb7f4ee45982550c77c9fcba56641"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_div_pow2",
            "line_nb": 568,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite shiftr_spec, div_pow2_bits.",
                        "VernacExtend",
                        "04b967b7feb167e0d1ac140042a36f2e986b5b33"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_mul_pow2",
            "line_nb": 573,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftr_spec, mul_pow2_bits; trivial.",
                        "VernacExtend",
                        "c29e54bdc7131f09deaa0f8fdabeee5aa00cf3a9"
                    ]
                },
                {
                    "command": [
                        "now rewrite sub_opp_r.",
                        "VernacExtend",
                        "54f25b516f079ad5f49f7144f57277c11217dece"
                    ]
                },
                {
                    "command": [
                        "now apply opp_nonneg_nonpos.",
                        "VernacExtend",
                        "d40fbbe0122930327d0e8d2495776d929139578f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_mul_pow2",
            "line_nb": 580,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite shiftl_spec, mul_pow2_bits.",
                        "VernacExtend",
                        "1b69cce2d2e8f28e12ce0c6c2b5eaa6d16578bba"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_div_pow2",
            "line_nb": 585,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftl_spec, div_pow2_bits; trivial.",
                        "VernacExtend",
                        "1e156c169ca5296d3a7577e129b473b53e2f2c89"
                    ]
                },
                {
                    "command": [
                        "now rewrite add_opp_r.",
                        "VernacExtend",
                        "e94166b68113b0ebcdb603becb20e4d50c5334c6"
                    ]
                },
                {
                    "command": [
                        "now apply opp_nonneg_nonpos.",
                        "VernacExtend",
                        "d40fbbe0122930327d0e8d2495776d929139578f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_wd",
            "line_nb": 592,
            "steps": [
                {
                    "command": [
                        "intros a a' Ha n n' Hn.",
                        "VernacExtend",
                        "53e8629aec0f4ad4b5f10b945b9c6b5a6444f945"
                    ]
                },
                {
                    "command": [
                        "destruct (le_ge_cases n 0) as [H|H]; assert (H':=H); rewrite Hn in H'.",
                        "VernacExtend",
                        "e37785b53edaaa3aa87bd478bce43e2d8e2cc083"
                    ]
                },
                {
                    "command": [
                        "now rewrite 2 shiftr_mul_pow2, Ha, Hn.",
                        "VernacExtend",
                        "38a4899ed7193794f93916b26b246a6996de6dcb"
                    ]
                },
                {
                    "command": [
                        "now rewrite 2 shiftr_div_pow2, Ha, Hn.",
                        "VernacExtend",
                        "a8239e4fc7719822cd0a41755ef92476d8709846"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_wd",
            "line_nb": 598,
            "steps": [
                {
                    "command": [
                        "intros a a' Ha n n' Hn.",
                        "VernacExtend",
                        "53e8629aec0f4ad4b5f10b945b9c6b5a6444f945"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- 2 shiftr_opp_r, Ha, Hn.",
                        "VernacExtend",
                        "960b7b8855792a2ec61d09b8f45da24a17fd75ec"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_spec_alt",
            "line_nb": 602,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite shiftl_mul_pow2, mul_pow2_bits, add_simpl_r.",
                        "VernacExtend",
                        "0cf534948c8d35be12f9d48a4433146337e84f58"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_shiftl",
            "line_nb": 606,
            "steps": [
                {
                    "command": [
                        "intros a n p Hn.",
                        "VernacExtend",
                        "1bc59a2e794e6a2c642d2a21f0d8a6f554d17ef7"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "rewrite 2 (shiftl_spec _ _ m) by trivial.",
                        "VernacExtend",
                        "0b1d47bcbb258af1ab15ee3781694cad4b743522"
                    ]
                },
                {
                    "command": [
                        "rewrite add_comm, sub_add_distr.",
                        "VernacExtend",
                        "67e98eb4aa063a924a38a93344d476375a8ac2bf"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 (m-p)) as [H|H].",
                        "VernacExtend",
                        "150c9ceee04244724dcc03b106b43adae255b7c0"
                    ]
                },
                {
                    "command": [
                        "now rewrite shiftl_spec.",
                        "VernacExtend",
                        "fa8e5e81d5b14d09cb56421acc817b540a916cf5"
                    ]
                },
                {
                    "command": [
                        "rewrite 2 testbit_neg_r; trivial.",
                        "VernacExtend",
                        "bc7001daf6face941639e4412bcc109b146eec94"
                    ]
                },
                {
                    "command": [
                        "apply lt_sub_0.",
                        "VernacExtend",
                        "02bdf1999f05bfbe153c47d2e46b452ccbeea097"
                    ]
                },
                {
                    "command": [
                        "now apply lt_le_trans with 0.",
                        "VernacExtend",
                        "28fdeadf4b12042329ee092e37236a88ade0c204"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_shiftl_l",
            "line_nb": 617,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- shiftl_opp_r, shiftl_shiftl, add_opp_r.",
                        "VernacExtend",
                        "e5d80ef480f57f8b60060216ba7a69b2321469f8"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_shiftl_r",
            "line_nb": 621,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- 2 shiftl_opp_r, shiftl_shiftl, opp_sub_distr, add_comm.",
                        "VernacExtend",
                        "737171e7586d2c3c5f613f8d3c7457017a79f487"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_shiftr",
            "line_nb": 625,
            "steps": [
                {
                    "command": [
                        "intros a n p Hn.",
                        "VernacExtend",
                        "1bc59a2e794e6a2c642d2a21f0d8a6f554d17ef7"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "rewrite 3 shiftr_spec; trivial.",
                        "VernacExtend",
                        "25796b8181c825901cdf6fed66e2fbcf6e0142c9"
                    ]
                },
                {
                    "command": [
                        "now rewrite (add_comm n p), add_assoc.",
                        "VernacExtend",
                        "1625844cbde04fc6d559523be2e28770ed93f4a5"
                    ]
                },
                {
                    "command": [
                        "now apply add_nonneg_nonneg.",
                        "VernacExtend",
                        "d3ae244b24c51ce46f3cccf92c2fef82f4739b85"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_1_l",
            "line_nb": 632,
            "steps": [
                {
                    "command": [
                        "intros n.",
                        "VernacExtend",
                        "9410cc86153539309ee696ae5785ea70534ece11"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 n).",
                        "VernacExtend",
                        "43961ab7587626f71fb09b9ee6812d496e9d280f"
                    ]
                },
                {
                    "command": [
                        "now rewrite shiftl_mul_pow2, mul_1_l.",
                        "VernacExtend",
                        "7969b66feb91ee24a708d76599ee5e4e94e7d322"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftl_div_pow2, div_1_l, pow_neg_r; try order.",
                        "VernacExtend",
                        "3bb15951b8c3af7548f7e898c53fbf90daa3b46a"
                    ]
                },
                {
                    "command": [
                        "apply pow_gt_1.",
                        "VernacExtend",
                        "3a846dc50c141320d49c83e3698d895632d5c802"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "now apply opp_pos_neg.",
                        "VernacExtend",
                        "d38a03b64b28500e3a00166a5000fa6fbdf5a781"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_0_r",
            "line_nb": 641,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftl_mul_pow2 by order.",
                        "VernacExtend",
                        "b271000a3db3b9efd5f317fe7eabbd46c849968e"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_0_r",
            "line_nb": 646,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- shiftl_opp_r, opp_0, shiftl_0_r.",
                        "VernacExtend",
                        "31f3c4322ad8bc8271d51e10c1944907c7cb091f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_0_l",
            "line_nb": 650,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "destruct (le_ge_cases 0 n).",
                        "VernacExtend",
                        "9bd341d27360cca22a02ff99918f1ae78e8fa225"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftl_mul_pow2 by trivial.",
                        "VernacExtend",
                        "ca53ddb8166c01950493866c9b50b368da7fa4d3"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftl_div_pow2 by trivial.",
                        "VernacExtend",
                        "696c5988a24ffe7354e792afaa57873f6a70a035"
                    ]
                },
                {
                    "command": [
                        "rewrite <- opp_nonneg_nonpos in H.",
                        "VernacExtend",
                        "c092413650bc449ba833f1f626760101fe67d33a"
                    ]
                },
                {
                    "command": [
                        "nzsimpl; order_nz.",
                        "VernacExtend",
                        "3fea8b3c7453c499f63cce09e69465a2bcb4c057"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_0_l",
            "line_nb": 659,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- shiftl_opp_r, shiftl_0_l.",
                        "VernacExtend",
                        "5ebb7189131bf14957aa9f3a7922f8ab10e69379"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_eq_0_iff",
            "line_nb": 663,
            "steps": [
                {
                    "command": [
                        "intros a n Hn.",
                        "VernacExtend",
                        "7e15ed11f6dc569f68c470c713818382b4d3def0"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftl_mul_pow2 by trivial.",
                        "VernacExtend",
                        "ca53ddb8166c01950493866c9b50b368da7fa4d3"
                    ]
                },
                {
                    "command": [
                        "rewrite eq_mul_0.",
                        "VernacExtend",
                        "e8caa24749df2429a6c6aef6b90ff64ee85d6723"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "intros [H | H]; trivial.",
                        "VernacExtend",
                        "1e293793adf40f68513705352cbcab8ac09b7348"
                    ]
                },
                {
                    "command": [
                        "contradict H; order_nz.",
                        "VernacExtend",
                        "7daf0ce36607ad0a6a83e58af7f96497eadc5189"
                    ]
                },
                {
                    "command": [
                        "intros H.",
                        "VernacExtend",
                        "5cfae87a34fa7b59a257c9640f1b674f6e6d780b"
                    ]
                },
                {
                    "command": [
                        "now left.",
                        "VernacExtend",
                        "2bd81021638064dbaa3d520cec398253376a1f37"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_eq_0_iff",
            "line_nb": 673,
            "steps": [
                {
                    "command": [
                        "intros a n.",
                        "VernacExtend",
                        "b9e36a42b85b0691956bc6b58ff92046eed02d15"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 n) as [Hn|Hn].",
                        "VernacExtend",
                        "4eca64365b7b1d86dbcfcc97564ec25e7f360fbd"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftr_div_pow2, div_small_iff by order_nz.",
                        "VernacExtend",
                        "ae339ab5db7b68b75da1067f03f6888cb4df9dda"
                    ]
                },
                {
                    "command": [
                        "destruct (lt_trichotomy a 0) as [LT|[EQ|LT]].",
                        "VernacExtend",
                        "5701b9e5c7e0b75608d0c77ec5dea95167fe7e19"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "intros [(H,_)|(H,H')].",
                        "VernacExtend",
                        "75ad06b3ac3ec05f32c301553e7657cde218ec3f"
                    ]
                },
                {
                    "command": [
                        "order.",
                        "VernacExtend",
                        "1befdab9038d1868ab2c465bac8af3e25c5ac3da"
                    ]
                },
                {
                    "command": [
                        "generalize (pow_nonneg 2 n le_0_2); order.",
                        "VernacExtend",
                        "92f6fe01e858043a404f6bb50cf44b7d79f87212"
                    ]
                },
                {
                    "command": [
                        "intros [H|(H,H')]; order.",
                        "VernacExtend",
                        "cfc00c8cd81aabf1b0cae7509fe206a5a1d0fce4"
                    ]
                },
                {
                    "command": [
                        "rewrite EQ.",
                        "VernacExtend",
                        "359c5e196f83a6afbd9ede635bddbf545fd1eb82"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "now left.",
                        "VernacExtend",
                        "2bd81021638064dbaa3d520cec398253376a1f37"
                    ]
                },
                {
                    "command": [
                        "intros _; left.",
                        "VernacExtend",
                        "81d645c31a18a2a79c2d74848d2c880ed2e2888a"
                    ]
                },
                {
                    "command": [
                        "split; order_pos.",
                        "VernacExtend",
                        "406d5b9fa7738c88f310e053f6fe2253c5df31b6"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "intros [(H,H')|(H,H')]; right.",
                        "VernacExtend",
                        "709b80f1c3022bf47e8f887315d9ee25d26f01db"
                    ]
                },
                {
                    "command": [
                        "split; trivial.",
                        "VernacExtend",
                        "51e6eaa57561ac50797e703222408862cfba3b15"
                    ]
                },
                {
                    "command": [
                        "apply log2_lt_pow2; trivial.",
                        "VernacExtend",
                        "4bad2dbe19b88dce11f2b9add565b1203d501175"
                    ]
                },
                {
                    "command": [
                        "generalize (pow_nonneg 2 n le_0_2); order.",
                        "VernacExtend",
                        "92f6fe01e858043a404f6bb50cf44b7d79f87212"
                    ]
                },
                {
                    "command": [
                        "intros [H|(H,H')].",
                        "VernacExtend",
                        "df534725b636287b71a55c0648361ed85dc0e263"
                    ]
                },
                {
                    "command": [
                        "order.",
                        "VernacExtend",
                        "1befdab9038d1868ab2c465bac8af3e25c5ac3da"
                    ]
                },
                {
                    "command": [
                        "left.",
                        "VernacExtend",
                        "06dad9fc5698018f3f1213205145fec906c612b1"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "order.",
                        "VernacExtend",
                        "1befdab9038d1868ab2c465bac8af3e25c5ac3da"
                    ]
                },
                {
                    "command": [
                        "now apply log2_lt_pow2.",
                        "VernacExtend",
                        "36113e11f4be37fabb7376d97043654ea668d284"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftr_mul_pow2 by order.",
                        "VernacExtend",
                        "0cf3b85098cd74b6e1c5f37a9b31c9de1916dfa4"
                    ]
                },
                {
                    "command": [
                        "rewrite eq_mul_0.",
                        "VernacExtend",
                        "e8caa24749df2429a6c6aef6b90ff64ee85d6723"
                    ]
                },
                {
                    "command": [
                        "split; intros [H|H].",
                        "VernacExtend",
                        "c3c00779064f43c70033cc074bd26aee128ec193"
                    ]
                },
                {
                    "command": [
                        "now left.",
                        "VernacExtend",
                        "2bd81021638064dbaa3d520cec398253376a1f37"
                    ]
                },
                {
                    "command": [
                        "elim (pow_nonzero 2 (-n)); try apply opp_nonneg_nonpos; order'.",
                        "VernacExtend",
                        "b7cac41c3a99a75c31e0fea0a191b1c3b103d75d"
                    ]
                },
                {
                    "command": [
                        "now left.",
                        "VernacExtend",
                        "2bd81021638064dbaa3d520cec398253376a1f37"
                    ]
                },
                {
                    "command": [
                        "destruct H.",
                        "VernacExtend",
                        "8b2bca015429da94c456243b461e17a2a0582c40"
                    ]
                },
                {
                    "command": [
                        "generalize (log2_nonneg a); order.",
                        "VernacExtend",
                        "42b6b41d0f3d3a7efffba5564863465328cc4686"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_eq_0",
            "line_nb": 708,
            "steps": [
                {
                    "command": [
                        "intros a n Ha H.",
                        "VernacExtend",
                        "62d4c7a803260763c3f295ff52f7a2c9cb44221a"
                    ]
                },
                {
                    "command": [
                        "apply shiftr_eq_0_iff.",
                        "VernacExtend",
                        "f58972bbdf6e97bdda16a9de1bd95fb1a79711c7"
                    ]
                },
                {
                    "command": [
                        "le_elim Ha.",
                        "VernacExtend",
                        "b4447b973a099c2993cb527cf7be53c5a14299a0"
                    ]
                },
                {
                    "command": [
                        "right.",
                        "VernacExtend",
                        "27e417a3497755767e1a1d6ba87753ecddaee6b7"
                    ]
                },
                {
                    "command": [
                        "now split.",
                        "VernacExtend",
                        "1791b9ff1e86fc70e4ee1a32bce684778be25d40"
                    ]
                },
                {
                    "command": [
                        "now left.",
                        "VernacExtend",
                        "2bd81021638064dbaa3d520cec398253376a1f37"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "div2_div",
            "line_nb": 716,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite div2_spec, shiftr_div_pow2.",
                        "VernacExtend",
                        "15ab3e22246eaf4ab56d568cf6dbe06217507ba1"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "div2_wd",
            "line_nb": 722,
            "steps": [
                {
                    "command": [
                        "intros a a' Ha.",
                        "VernacExtend",
                        "0073d69269c2c72c3be40ae73fc28ccc34485a9e"
                    ]
                },
                {
                    "command": [
                        "now rewrite 2 div2_div, Ha.",
                        "VernacExtend",
                        "56a5c467fc63c03105db1c10d95bb2c885118068"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "div2_odd",
            "line_nb": 726,
            "steps": [
                {
                    "command": [
                        "intros a.",
                        "VernacExtend",
                        "9fef235d1a71132a4c9de7f87ab95d540098d91d"
                    ]
                },
                {
                    "command": [
                        "rewrite div2_div, <- bit0_odd, bit0_mod.",
                        "VernacExtend",
                        "507ab6634e2371514aaa8628c0995fd328eced22"
                    ]
                },
                {
                    "command": [
                        "apply div_mod.",
                        "VernacExtend",
                        "0e64ddcdd2364393478c919c145dccf26471ce87"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_wd",
            "line_nb": 732,
            "steps": [
                {
                    "command": [
                        "intros a a' Ha b b' Hb.",
                        "VernacExtend",
                        "1f2317be29d959fda27791076e132bcd80b96a95"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite Ha, Hb.",
                        "VernacExtend",
                        "33609f09b51aa3b6c57bb317a2d1567ce38f1e2e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_wd",
            "line_nb": 737,
            "steps": [
                {
                    "command": [
                        "intros a a' Ha b b' Hb.",
                        "VernacExtend",
                        "1f2317be29d959fda27791076e132bcd80b96a95"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite Ha, Hb.",
                        "VernacExtend",
                        "33609f09b51aa3b6c57bb317a2d1567ce38f1e2e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_wd",
            "line_nb": 742,
            "steps": [
                {
                    "command": [
                        "intros a a' Ha b b' Hb.",
                        "VernacExtend",
                        "1f2317be29d959fda27791076e132bcd80b96a95"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite Ha, Hb.",
                        "VernacExtend",
                        "33609f09b51aa3b6c57bb317a2d1567ce38f1e2e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_wd",
            "line_nb": 747,
            "steps": [
                {
                    "command": [
                        "intros a a' Ha b b' Hb.",
                        "VernacExtend",
                        "1f2317be29d959fda27791076e132bcd80b96a95"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite Ha, Hb.",
                        "VernacExtend",
                        "33609f09b51aa3b6c57bb317a2d1567ce38f1e2e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_eq",
            "line_nb": 752,
            "steps": [
                {
                    "command": [
                        "intros a a' H.",
                        "VernacExtend",
                        "d27c36a493459a47fa3b5d3f92b7fcb844662b63"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply xorb_eq.",
                        "VernacExtend",
                        "f8a5e0c6594cd59051d835353117a9127f9086b6"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- lxor_spec, H, bits_0.",
                        "VernacExtend",
                        "c5a99c8b28b89a5ad08d035fc5e47c9682fc1776"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_nilpotent",
            "line_nb": 758,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply xorb_nilpotent.",
                        "VernacExtend",
                        "afcbb842254c1e94f74a0666f72095145ab8d689"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_eq_0_iff",
            "line_nb": 763,
            "steps": [
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "apply lxor_eq.",
                        "VernacExtend",
                        "5f199965f78d158d11f5d44905efda6b28da84b7"
                    ]
                },
                {
                    "command": [
                        "intros EQ; rewrite EQ; apply lxor_nilpotent.",
                        "VernacExtend",
                        "90e7e7a2bde7819f34a5c880b98ef1a68a9b0a3c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_0_l",
            "line_nb": 768,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply xorb_false_l.",
                        "VernacExtend",
                        "db3d760526a6679020ab879e6f8755f39b05e7c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_0_r",
            "line_nb": 773,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply xorb_false_r.",
                        "VernacExtend",
                        "e0026587e6aeb55e18e0705b1438cd6ea17a015d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_comm",
            "line_nb": 778,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply xorb_comm.",
                        "VernacExtend",
                        "95a70ded1b93af11da2e8cf472e0b53a66157824"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_assoc",
            "line_nb": 783,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply xorb_assoc.",
                        "VernacExtend",
                        "396f293dffb44558a83e77d5d63dca4c07382ed4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_0_l",
            "line_nb": 788,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_0_r",
            "line_nb": 793,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply orb_false_r.",
                        "VernacExtend",
                        "c0fa87fb1baa1cbcd361805f26554fb59f562524"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_comm",
            "line_nb": 798,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply orb_comm.",
                        "VernacExtend",
                        "5deb2435431e6d443787ae8d12f6c568a131f33f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_assoc",
            "line_nb": 803,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply orb_assoc.",
                        "VernacExtend",
                        "a463d957e0e02b3c87fb284bae02f84755a9e78d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_diag",
            "line_nb": 808,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply orb_diag.",
                        "VernacExtend",
                        "f2a5ffd38fc3508bad37e719a59b08df54e24a40"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_eq_0_l",
            "line_nb": 813,
            "steps": [
                {
                    "command": [
                        "intros a b H.",
                        "VernacExtend",
                        "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply (orb_false_iff a.[m] b.[m]).",
                        "VernacExtend",
                        "cf1f2d5653fe22b418d4110bd290eb30aa26f557"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- lor_spec, H, bits_0.",
                        "VernacExtend",
                        "34c1fe87fbb3adf6da8eada258e728551f0f5828"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_eq_0_iff",
            "line_nb": 819,
            "steps": [
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "now apply lor_eq_0_l in H.",
                        "VernacExtend",
                        "9a88040a7043c347e7e8782447ff9a8ad48f1b5c"
                    ]
                },
                {
                    "command": [
                        "rewrite lor_comm in H.",
                        "VernacExtend",
                        "63efb624bba8475cbe5b495dd2846f790dbf1ee6"
                    ]
                },
                {
                    "command": [
                        "now apply lor_eq_0_l in H.",
                        "VernacExtend",
                        "9a88040a7043c347e7e8782447ff9a8ad48f1b5c"
                    ]
                },
                {
                    "command": [
                        "intros (EQ,EQ').",
                        "VernacExtend",
                        "c46a382741eee30495628e55ebf4235eed7b45fa"
                    ]
                },
                {
                    "command": [
                        "now rewrite EQ, lor_0_l.",
                        "VernacExtend",
                        "6ab8dcf2e503375e4c92f76e09ac7ba88d0250a4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_0_l",
            "line_nb": 829,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_0_r",
            "line_nb": 834,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply andb_false_r.",
                        "VernacExtend",
                        "96acabd8a60f7c2e82c0ec27c34e893436485a16"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_comm",
            "line_nb": 839,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply andb_comm.",
                        "VernacExtend",
                        "88ace9c7c8ff2cac88d17d49e16803c27a0dd4cb"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_assoc",
            "line_nb": 844,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply andb_assoc.",
                        "VernacExtend",
                        "09f63485e93daad4bdfe99b8f33da0af34797189"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_diag",
            "line_nb": 849,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply andb_diag.",
                        "VernacExtend",
                        "6c430ffc29f744bfc767d2fbba2bc3d8ef6e9d24"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_0_l",
            "line_nb": 854,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_0_r",
            "line_nb": 859,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite andb_true_r.",
                        "VernacExtend",
                        "1df3206b09308226b9d7da0f5447fdf0c047edc8"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_diag",
            "line_nb": 864,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply andb_negb_r.",
                        "VernacExtend",
                        "e7932e8c665f0635946d0ad9e61d348bbfeafa6c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_land_distr_l",
            "line_nb": 869,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply orb_andb_distrib_l.",
                        "VernacExtend",
                        "cf49ff6d914ae9a40f1649addd7a6da258ef8ac9"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_land_distr_r",
            "line_nb": 874,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply orb_andb_distrib_r.",
                        "VernacExtend",
                        "554626220a4054fe0ba3760e07a4b08c81e52e90"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_lor_distr_l",
            "line_nb": 879,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply andb_orb_distrib_l.",
                        "VernacExtend",
                        "984135ecf5d288f1f7b160a7ae45f7b1474de88d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_lor_distr_r",
            "line_nb": 884,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply andb_orb_distrib_r.",
                        "VernacExtend",
                        "151901f932b36c65be600b9c3e3abc51a23b15ba"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_ldiff_l",
            "line_nb": 889,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite negb_orb, andb_assoc.",
                        "VernacExtend",
                        "4991eed7649475ff094db3d6ce7ed48148ca6a9e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_ldiff_and",
            "line_nb": 894,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- andb_orb_distrib_r, orb_comm, orb_negb_r, andb_true_r.",
                        "VernacExtend",
                        "e25085519bacffb0ab4a07464265f8de842cee84"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_ldiff",
            "line_nb": 899,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite <-andb_assoc, (andb_comm (negb _)), andb_negb_r, andb_false_r.",
                        "VernacExtend",
                        "df41de5dbecfb287d71ebc624ee3c5757f2353de"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "setbit_spec'",
            "line_nb": 906,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "unfold setbit.",
                        "VernacExtend",
                        "8afb513e6c333a7cb984cba25a29568dad30e2a4"
                    ]
                },
                {
                    "command": [
                        "now rewrite shiftl_1_l.",
                        "VernacExtend",
                        "515ccb7e3be84e0e117ab6910c5655c2d97370f6"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "clearbit_spec'",
            "line_nb": 911,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "unfold clearbit.",
                        "VernacExtend",
                        "7ffc4f4dd03008a0ba415e4ca9c486ccee02f862"
                    ]
                },
                {
                    "command": [
                        "now rewrite shiftl_1_l.",
                        "VernacExtend",
                        "515ccb7e3be84e0e117ab6910c5655c2d97370f6"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "setbit_wd",
            "line_nb": 916,
            "steps": [
                {
                    "command": [
                        "unfold setbit.",
                        "VernacExtend",
                        "8afb513e6c333a7cb984cba25a29568dad30e2a4"
                    ]
                },
                {
                    "command": [
                        "solve_proper.",
                        "VernacExtend",
                        "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "clearbit_wd",
            "line_nb": 920,
            "steps": [
                {
                    "command": [
                        "unfold clearbit.",
                        "VernacExtend",
                        "7ffc4f4dd03008a0ba415e4ca9c486ccee02f862"
                    ]
                },
                {
                    "command": [
                        "solve_proper.",
                        "VernacExtend",
                        "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "pow2_bits_true",
            "line_nb": 924,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (mul_1_l (2^n)).",
                        "VernacExtend",
                        "ce0f0e3269fd8657f11779882aca2cf4bd93304a"
                    ]
                },
                {
                    "command": [
                        "now rewrite mul_pow2_bits, sub_diag, bit0_odd, odd_1.",
                        "VernacExtend",
                        "73250ac93adff987ed7c0674ab0a1ea8a961ad38"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "pow2_bits_false",
            "line_nb": 929,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 n); [|now rewrite pow_neg_r, bits_0].",
                        "VernacExtend",
                        "9393cd18f28b05fbb33032965f0906e846c7f72a"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (mul_1_l (2^n)), mul_pow2_bits; trivial.",
                        "VernacExtend",
                        "ee4cfa2e55d4ce03a00bb8999d32250f9b0927ab"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (succ_pred (m-n)), <- div2_bits.",
                        "VernacExtend",
                        "34b03cba17c5ffc140b49a45ae7547a3452315d4"
                    ]
                },
                {
                    "command": [
                        "now rewrite div_small, bits_0 by (split; order').",
                        "VernacExtend",
                        "eee50b4898e923b82676fd96353ca1d9d0577e8b"
                    ]
                },
                {
                    "command": [
                        "rewrite <- lt_succ_r, succ_pred, lt_0_sub.",
                        "VernacExtend",
                        "274509d63efd60a7bb6d98823e41662a73a20e69"
                    ]
                },
                {
                    "command": [
                        "order.",
                        "VernacExtend",
                        "1befdab9038d1868ab2c465bac8af3e25c5ac3da"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (mul_1_l (2^n)), mul_pow2_bits_low; trivial.",
                        "VernacExtend",
                        "ac110ca5bb3798731399320d1e02d1b279025f57"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "pow2_bits_eqb",
            "line_nb": 940,
            "steps": [
                {
                    "command": [
                        "intros n m Hn.",
                        "VernacExtend",
                        "4ea7964435753d0708d2436cc340541c65cb37f7"
                    ]
                },
                {
                    "command": [
                        "apply eq_true_iff_eq.",
                        "VernacExtend",
                        "07a4346802ec5a58927985ce984a62185d994d5f"
                    ]
                },
                {
                    "command": [
                        "rewrite eqb_eq.",
                        "VernacExtend",
                        "0299264fbd79829700b33816d764c8f3ad6c6ad9"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "destruct (eq_decidable n m) as [H|H].",
                        "VernacExtend",
                        "eba581927363a73c18274c425f85f46a4fc7b2b6"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "now rewrite (pow2_bits_false _ _ H).",
                        "VernacExtend",
                        "14fdef97410a0e01ec2a01846e96105d04627016"
                    ]
                },
                {
                    "command": [
                        "intros EQ.",
                        "VernacExtend",
                        "55ec42483a4ca0813a68f464f2703cf9ccb237d7"
                    ]
                },
                {
                    "command": [
                        "rewrite EQ.",
                        "VernacExtend",
                        "359c5e196f83a6afbd9ede635bddbf545fd1eb82"
                    ]
                },
                {
                    "command": [
                        "apply pow2_bits_true; order.",
                        "VernacExtend",
                        "054acd69698d887b5f39648b64b9620a82f2f036"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "setbit_eqb",
            "line_nb": 952,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite setbit_spec', lor_spec, pow2_bits_eqb, orb_comm.",
                        "VernacExtend",
                        "dbae6be051533a9ac300488ff26a132c186f54b9"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "setbit_iff",
            "line_nb": 956,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite setbit_eqb, orb_true_iff, eqb_eq.",
                        "VernacExtend",
                        "5189e4cb5132d2a102989f89b1c4c54e2c36d521"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "setbit_eq",
            "line_nb": 960,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "apply setbit_iff; trivial.",
                        "VernacExtend",
                        "0dd55838a88fe9a4606dc633fecf6eb6afbd1019"
                    ]
                },
                {
                    "command": [
                        "now left.",
                        "VernacExtend",
                        "2bd81021638064dbaa3d520cec398253376a1f37"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "setbit_neq",
            "line_nb": 965,
            "steps": [
                {
                    "command": [
                        "intros a n m Hn H.",
                        "VernacExtend",
                        "451d3af86f79ffe586abc2fcab822bd1e6dbfcdb"
                    ]
                },
                {
                    "command": [
                        "rewrite setbit_eqb; trivial.",
                        "VernacExtend",
                        "73623de1c999dc491841e2fa8eefa6d79868a6a6"
                    ]
                },
                {
                    "command": [
                        "rewrite <- eqb_eq in H.",
                        "VernacExtend",
                        "c6e94fbcbf30d58cd1b56c2c2925db78cf2694d1"
                    ]
                },
                {
                    "command": [
                        "apply not_true_is_false in H.",
                        "VernacExtend",
                        "85a48a28de7a1d8c6bdd32cef9d9861f14ce95fd"
                    ]
                },
                {
                    "command": [
                        "now rewrite H.",
                        "VernacExtend",
                        "4b48f672d72bdaa3470accf224603b6461e14cf4"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "clearbit_eqb",
            "line_nb": 972,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 m); [| now rewrite 2 testbit_neg_r].",
                        "VernacExtend",
                        "79d93511c68fb4affb81ce2c7d7664383f75ea8a"
                    ]
                },
                {
                    "command": [
                        "rewrite clearbit_spec', ldiff_spec.",
                        "VernacExtend",
                        "6b68a10ccbb594e6ff71f206c93f01cbdc008a9f"
                    ]
                },
                {
                    "command": [
                        "f_equal.",
                        "VernacExtend",
                        "dfce814d1efcef60f8330516ad88155a3a5ec317"
                    ]
                },
                {
                    "command": [
                        "f_equal.",
                        "VernacExtend",
                        "dfce814d1efcef60f8330516ad88155a3a5ec317"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 n) as [Hn|Hn].",
                        "VernacExtend",
                        "4eca64365b7b1d86dbcfcc97564ec25e7f360fbd"
                    ]
                },
                {
                    "command": [
                        "now apply pow2_bits_eqb.",
                        "VernacExtend",
                        "865fcbba4f4f771ef2bfaa1cf4daf6906a41534c"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "rewrite pow_neg_r, bits_0, <- not_true_iff_false, eqb_eq; order.",
                        "VernacExtend",
                        "e0fbe54ff0371c9f2a294dcab188567b7ef108e8"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "clearbit_iff",
            "line_nb": 983,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite clearbit_eqb, andb_true_iff, <- eqb_eq.",
                        "VernacExtend",
                        "2fcb4b14d0278b0066d97a6cd3ee82a10235e5fe"
                    ]
                },
                {
                    "command": [
                        "now rewrite negb_true_iff, not_true_iff_false.",
                        "VernacExtend",
                        "dc0a4030651579f730887598af4d1a827cee0aa7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "clearbit_eq",
            "line_nb": 988,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite clearbit_eqb, (proj2 (eqb_eq _ _) (eq_refl n)).",
                        "VernacExtend",
                        "6f3e4bde397986a4b67b0ce4ae6e7ecac2f54967"
                    ]
                },
                {
                    "command": [
                        "apply andb_false_r.",
                        "VernacExtend",
                        "96acabd8a60f7c2e82c0ec27c34e893436485a16"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "clearbit_neq",
            "line_nb": 993,
            "steps": [
                {
                    "command": [
                        "intros a n m H.",
                        "VernacExtend",
                        "04efc8309184913d127bb88fa92a6c66a836a812"
                    ]
                },
                {
                    "command": [
                        "rewrite clearbit_eqb.",
                        "VernacExtend",
                        "28bc05335f6f2e3ceced99968d5eea1d09be517c"
                    ]
                },
                {
                    "command": [
                        "rewrite <- eqb_eq in H.",
                        "VernacExtend",
                        "c6e94fbcbf30d58cd1b56c2c2925db78cf2694d1"
                    ]
                },
                {
                    "command": [
                        "apply not_true_is_false in H.",
                        "VernacExtend",
                        "85a48a28de7a1d8c6bdd32cef9d9861f14ce95fd"
                    ]
                },
                {
                    "command": [
                        "rewrite H.",
                        "VernacExtend",
                        "6192df8b89486a3ba89a78e26e0d70cae2dc94c2"
                    ]
                },
                {
                    "command": [
                        "apply andb_true_r.",
                        "VernacExtend",
                        "4a85912afed262a7bde708d33768e2926365f6d5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_lxor",
            "line_nb": 1001,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftl_spec, lxor_spec.",
                        "VernacExtend",
                        "cd5874cabf2be7f0573ea1c542e4f7ed64ae5277"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_lxor",
            "line_nb": 1006,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftr_spec, lxor_spec.",
                        "VernacExtend",
                        "4bb330b17eae9bfd90278cf990e20e5d97bc18a6"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_land",
            "line_nb": 1011,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftl_spec, land_spec.",
                        "VernacExtend",
                        "0ec0ade9bc8cb7f6371e4d8889909d68136c037b"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_land",
            "line_nb": 1016,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftr_spec, land_spec.",
                        "VernacExtend",
                        "c4501ce8721238b3d5e762a91be1623f37bc0ce9"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_lor",
            "line_nb": 1021,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftl_spec, lor_spec.",
                        "VernacExtend",
                        "3ff536333cf975f8bfda98126ca4618b9aebf860"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_lor",
            "line_nb": 1026,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftr_spec, lor_spec.",
                        "VernacExtend",
                        "6a3d59b8dd316af0747322279c69f8922b5d1965"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_ldiff",
            "line_nb": 1031,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftl_spec, ldiff_spec.",
                        "VernacExtend",
                        "e3922b61fa0be2e241f77da406ed2e4c74953aa6"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_ldiff",
            "line_nb": 1036,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite !shiftr_spec, ldiff_spec.",
                        "VernacExtend",
                        "6084cbb372769844fd1291f62ff486fbaec17e10"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_wd",
            "line_nb": 1042,
            "steps": [
                {
                    "command": [
                        "unfold lnot.",
                        "VernacExtend",
                        "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
                    ]
                },
                {
                    "command": [
                        "solve_proper.",
                        "VernacExtend",
                        "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_spec",
            "line_nb": 1046,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "unfold lnot.",
                        "VernacExtend",
                        "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (opp_involutive a) at 2.",
                        "VernacExtend",
                        "f5912d2cf102440c758753dbaa68ded1dafdfff8"
                    ]
                },
                {
                    "command": [
                        "rewrite bits_opp, negb_involutive; trivial.",
                        "VernacExtend",
                        "3f140bc4c505924be678aeed75f6bf8e0b3ca441"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_involutive",
            "line_nb": 1052,
            "steps": [
                {
                    "command": [
                        "intros a.",
                        "VernacExtend",
                        "9fef235d1a71132a4c9de7f87ab95d540098d91d"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite 2 lnot_spec, negb_involutive.",
                        "VernacExtend",
                        "b54ebacd86dfc8f703c37d18d9d76c3459fcf3ca"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_0",
            "line_nb": 1057,
            "steps": [
                {
                    "command": [
                        "unfold lnot.",
                        "VernacExtend",
                        "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
                    ]
                },
                {
                    "command": [
                        "now rewrite opp_0, <- sub_1_r, sub_0_l.",
                        "VernacExtend",
                        "73b94faf1cc6e51df597b7330d5e7c187415e4aa"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_m1",
            "line_nb": 1061,
            "steps": [
                {
                    "command": [
                        "unfold lnot.",
                        "VernacExtend",
                        "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
                    ]
                },
                {
                    "command": [
                        "now rewrite opp_involutive, one_succ, pred_succ.",
                        "VernacExtend",
                        "2141d2d4433cd594aee9b92d35b08d4d7ccbae58"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_m1_r",
            "line_nb": 1065,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite bits_m1, orb_true_r.",
                        "VernacExtend",
                        "decc06ee41f23b9519f50053d3862ed60638d7d0"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_m1_l",
            "line_nb": 1070,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite lor_comm, lor_m1_r.",
                        "VernacExtend",
                        "66ab6ef5d4673dac3021d064400e9d846916383b"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_m1_r",
            "line_nb": 1074,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite bits_m1, andb_true_r.",
                        "VernacExtend",
                        "1469bb200dadd6fde78d586a0badf26528a31f0d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_m1_l",
            "line_nb": 1079,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite land_comm, land_m1_r.",
                        "VernacExtend",
                        "79b5252e5c86968cdf889b8f16fcd1b99b498383"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_m1_r",
            "line_nb": 1083,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite bits_m1, andb_false_r.",
                        "VernacExtend",
                        "49ea5d959fa5915e5351f14e4ccceb5ecc07cc00"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_m1_l",
            "line_nb": 1088,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite lnot_spec, bits_m1.",
                        "VernacExtend",
                        "fcfa3d81e6f5a0c44513156c7daa7e02aadc9c06"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_lnot_diag",
            "line_nb": 1093,
            "steps": [
                {
                    "command": [
                        "intros a.",
                        "VernacExtend",
                        "9fef235d1a71132a4c9de7f87ab95d540098d91d"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "rewrite lnot_spec, bits_m1; trivial.",
                        "VernacExtend",
                        "26bd8c1bb649eed81c7e90c6d10642a5ffd54075"
                    ]
                },
                {
                    "command": [
                        "now destruct a.[m].",
                        "VernacExtend",
                        "56ce3aa70ec051be4367a625dc8bb70c163d6462"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_lnot_diag",
            "line_nb": 1099,
            "steps": [
                {
                    "command": [
                        "intros a.",
                        "VernacExtend",
                        "9fef235d1a71132a4c9de7f87ab95d540098d91d"
                    ]
                },
                {
                    "command": [
                        "unfold lnot.",
                        "VernacExtend",
                        "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
                    ]
                },
                {
                    "command": [
                        "now rewrite add_pred_r, add_opp_r, sub_diag, one_succ, opp_succ, opp_0.",
                        "VernacExtend",
                        "e007a04cb1fcc0f5c038010f2ccd24737e5fabef"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_land",
            "line_nb": 1104,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite lnot_spec.",
                        "VernacExtend",
                        "278334b032532ad438b6a6d3e379b0d612a7bf70"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_lnot_diag",
            "line_nb": 1109,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- ldiff_land, ldiff_diag.",
                        "VernacExtend",
                        "3c6a589a70e5243e392c99e85c585c4a61a295d3"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_lor",
            "line_nb": 1113,
            "steps": [
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite !lnot_spec, lor_spec, negb_orb.",
                        "VernacExtend",
                        "bbfc270adbbea9f3d81a3167adad3df6f93ce583"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_land",
            "line_nb": 1118,
            "steps": [
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite !lnot_spec, land_spec, negb_andb.",
                        "VernacExtend",
                        "e23003fd88eed568facc298d889c5911f5cf4455"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_ldiff",
            "line_nb": 1123,
            "steps": [
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite !lnot_spec, ldiff_spec, negb_andb, negb_involutive.",
                        "VernacExtend",
                        "fe3704b46a6c7af0dc5388868b5589cf5cbf0778"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_lnot_lnot",
            "line_nb": 1128,
            "steps": [
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite !lnot_spec, xorb_negb_negb.",
                        "VernacExtend",
                        "16e4b0f0b142379014db7998c4dfb10ea0584b5b"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_lxor_l",
            "line_nb": 1133,
            "steps": [
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite !lnot_spec, !lxor_spec, negb_xorb_l.",
                        "VernacExtend",
                        "f01ff95d2ece840abf6491a35d76a94118a19404"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_lxor_r",
            "line_nb": 1138,
            "steps": [
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite !lnot_spec, !lxor_spec, negb_xorb_r.",
                        "VernacExtend",
                        "bc0a32b38ee87fc95aba5614e33823f11ecf972a"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_m1_r",
            "line_nb": 1143,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- (lxor_0_r (lnot a)), <- lnot_m1, lxor_lnot_lnot.",
                        "VernacExtend",
                        "475cdf992813f1aa6f3c730214af9c96266ea1e2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_m1_l",
            "line_nb": 1147,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite lxor_comm, lxor_m1_r.",
                        "VernacExtend",
                        "84916c3565486b5d6afa8b4564dcfe84c7713c32"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_lor",
            "line_nb": 1151,
            "steps": [
                {
                    "command": [
                        "intros a b H.",
                        "VernacExtend",
                        "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "assert (a.[m] && b.[m] = false) by now rewrite <- land_spec, H, bits_0.",
                        "VernacExtend",
                        "419389c75b93a9dad62624d1cce1e7ca6d81ed9b"
                    ]
                },
                {
                    "command": [
                        "now destruct a.[m], b.[m].",
                        "VernacExtend",
                        "b3cf0e358aa4e53cf7396c9db2e901b9c9ae2de3"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_shiftr",
            "line_nb": 1157,
            "steps": [
                {
                    "command": [
                        "intros a n Hn.",
                        "VernacExtend",
                        "7e15ed11f6dc569f68c470c713818382b4d3def0"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "now rewrite lnot_spec, 2 shiftr_spec, lnot_spec by order_pos.",
                        "VernacExtend",
                        "bebfc9387056ad3079f716644a6900f75e4cd4c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ones_wd",
            "line_nb": 1163,
            "steps": [
                {
                    "command": [
                        "unfold ones.",
                        "VernacExtend",
                        "9d4e4a10751eb4f782be83401aaa332fad2a6ccd"
                    ]
                },
                {
                    "command": [
                        "solve_proper.",
                        "VernacExtend",
                        "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ones_equiv",
            "line_nb": 1167,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "unfold ones.",
                        "VernacExtend",
                        "9d4e4a10751eb4f782be83401aaa332fad2a6ccd"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 n).",
                        "VernacExtend",
                        "43961ab7587626f71fb09b9ee6812d496e9d280f"
                    ]
                },
                {
                    "command": [
                        "now rewrite shiftl_mul_pow2, mul_1_l.",
                        "VernacExtend",
                        "7969b66feb91ee24a708d76599ee5e4e94e7d322"
                    ]
                },
                {
                    "command": [
                        "f_equiv.",
                        "VernacExtend",
                        "ed0db7be627cb3834790ae805a13139db94a9012"
                    ]
                },
                {
                    "command": [
                        "rewrite pow_neg_r; trivial.",
                        "VernacExtend",
                        "976448c847e97ca534bfcf6c3c6303c261ddeb00"
                    ]
                },
                {
                    "command": [
                        "rewrite <- shiftr_opp_r.",
                        "VernacExtend",
                        "6d84bd69a2a1bb34dd411eba3ae190a360f07d34"
                    ]
                },
                {
                    "command": [
                        "apply shiftr_eq_0_iff.",
                        "VernacExtend",
                        "f58972bbdf6e97bdda16a9de1bd95fb1a79711c7"
                    ]
                },
                {
                    "command": [
                        "right; split.",
                        "VernacExtend",
                        "7f40e6faa2e8d6f2ee2a39b745aa28054e5d87de"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "rewrite log2_1.",
                        "VernacExtend",
                        "e0b287fb1f26d87e26b6085d560c0e7df6d31d31"
                    ]
                },
                {
                    "command": [
                        "now apply opp_pos_neg.",
                        "VernacExtend",
                        "d38a03b64b28500e3a00166a5000fa6fbdf5a781"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ones_add",
            "line_nb": 1181,
            "steps": [
                {
                    "command": [
                        "intros n m Hn Hm.",
                        "VernacExtend",
                        "c015ffe457193f0270ea4e3a78379b6375abe752"
                    ]
                },
                {
                    "command": [
                        "rewrite !ones_equiv.",
                        "VernacExtend",
                        "20e98b23ddc82f55fd2bb71e1b6f3abd477cb542"
                    ]
                },
                {
                    "command": [
                        "rewrite <- !sub_1_r, mul_sub_distr_l, mul_1_r, <- pow_add_r by trivial.",
                        "VernacExtend",
                        "08b9ab9d7f3d244b2223b8fd796d8fa08b22bcce"
                    ]
                },
                {
                    "command": [
                        "rewrite add_sub_assoc, sub_add.",
                        "VernacExtend",
                        "d8e0d306cd7c6b3d96eed60acb18ee40fe6fbe71"
                    ]
                },
                {
                    "command": [
                        "reflexivity.",
                        "VernacExtend",
                        "5cd1ae044f26cd6d89a5a5147c1d4fc5fc719d83"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ones_div_pow2",
            "line_nb": 1188,
            "steps": [
                {
                    "command": [
                        "intros n m (Hm,H).",
                        "VernacExtend",
                        "0860adf2fe2a2e130fb1ad98f18f3b6471eef2ee"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply div_unique with (ones m).",
                        "VernacExtend",
                        "ac988564d6cddc448fe780052c4598b07c16a7e2"
                    ]
                },
                {
                    "command": [
                        "left.",
                        "VernacExtend",
                        "06dad9fc5698018f3f1213205145fec906c612b1"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_equiv.",
                        "VernacExtend",
                        "904b646718f9d2a758f8163f63d03ff9b2af6764"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "rewrite <- lt_succ_r, succ_pred.",
                        "VernacExtend",
                        "e31a8fa3c06a998f946817a53c907afcc5cb1a7d"
                    ]
                },
                {
                    "command": [
                        "order_pos.",
                        "VernacExtend",
                        "c6268b59235568791f1e6d74e66ec6a1a185f15a"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- le_succ_l, succ_pred.",
                        "VernacExtend",
                        "5cf857915d9541888f70f46d58671e71bde09562"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (sub_add m n) at 1.",
                        "VernacExtend",
                        "d161f42bcfb61ca3a0db90154d3a50b3d0700e85"
                    ]
                },
                {
                    "command": [
                        "rewrite (add_comm _ m).",
                        "VernacExtend",
                        "de8c8e5aeaa9e46223513666da8fbe11e46baaf5"
                    ]
                },
                {
                    "command": [
                        "apply ones_add; trivial.",
                        "VernacExtend",
                        "25f474a1f4e812deb29d92571c7bcf892bb8d1be"
                    ]
                },
                {
                    "command": [
                        "now apply le_0_sub.",
                        "VernacExtend",
                        "7608df615e622970fcf9da513e061f975cec835c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ones_mod_pow2",
            "line_nb": 1203,
            "steps": [
                {
                    "command": [
                        "intros n m (Hm,H).",
                        "VernacExtend",
                        "0860adf2fe2a2e130fb1ad98f18f3b6471eef2ee"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply mod_unique with (ones (n-m)).",
                        "VernacExtend",
                        "486d5beb46da5ea6cabc7f4b820e4e8533c56567"
                    ]
                },
                {
                    "command": [
                        "left.",
                        "VernacExtend",
                        "06dad9fc5698018f3f1213205145fec906c612b1"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_equiv.",
                        "VernacExtend",
                        "904b646718f9d2a758f8163f63d03ff9b2af6764"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "rewrite <- lt_succ_r, succ_pred.",
                        "VernacExtend",
                        "e31a8fa3c06a998f946817a53c907afcc5cb1a7d"
                    ]
                },
                {
                    "command": [
                        "order_pos.",
                        "VernacExtend",
                        "c6268b59235568791f1e6d74e66ec6a1a185f15a"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- le_succ_l, succ_pred.",
                        "VernacExtend",
                        "5cf857915d9541888f70f46d58671e71bde09562"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (sub_add m n) at 1.",
                        "VernacExtend",
                        "d161f42bcfb61ca3a0db90154d3a50b3d0700e85"
                    ]
                },
                {
                    "command": [
                        "rewrite (add_comm _ m).",
                        "VernacExtend",
                        "de8c8e5aeaa9e46223513666da8fbe11e46baaf5"
                    ]
                },
                {
                    "command": [
                        "apply ones_add; trivial.",
                        "VernacExtend",
                        "25f474a1f4e812deb29d92571c7bcf892bb8d1be"
                    ]
                },
                {
                    "command": [
                        "now apply le_0_sub.",
                        "VernacExtend",
                        "7608df615e622970fcf9da513e061f975cec835c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ones_spec_low",
            "line_nb": 1218,
            "steps": [
                {
                    "command": [
                        "intros n m (Hm,H).",
                        "VernacExtend",
                        "0860adf2fe2a2e130fb1ad98f18f3b6471eef2ee"
                    ]
                },
                {
                    "command": [
                        "apply testbit_true; trivial.",
                        "VernacExtend",
                        "22e0b53bccd3b8d361bb8c2e3a538a7585ec61dd"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_div_pow2 by (split; order).",
                        "VernacExtend",
                        "d8b628517d4629296cd8d0b1a26238559a4246b5"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (pow_1_r 2).",
                        "VernacExtend",
                        "a40cd2d684a0dd957030553775b9648d180ee93a"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_mod_pow2.",
                        "VernacExtend",
                        "08b4d21afade9516b17df6e8cf7fdb532013276d"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_equiv.",
                        "VernacExtend",
                        "904b646718f9d2a758f8163f63d03ff9b2af6764"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl'.",
                        "VernacExtend",
                        "7c9a3b39ed2b376414aa623dd77af64f7690380f"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "apply le_add_le_sub_r.",
                        "VernacExtend",
                        "d6f179ad4c91c5ec9f041fe5a57cf60c7ac046cd"
                    ]
                },
                {
                    "command": [
                        "nzsimpl.",
                        "VernacExtend",
                        "32a0da57fa9b6fef77a1ba15d7ad314a88420ca3"
                    ]
                },
                {
                    "command": [
                        "now apply le_succ_l.",
                        "VernacExtend",
                        "244c34558e9f448524071f26943611ce00fb4ec6"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ones_spec_high",
            "line_nb": 1232,
            "steps": [
                {
                    "command": [
                        "intros n m (Hn,H).",
                        "VernacExtend",
                        "4113c42b444197a2e4a78b079fb9adf42606ea18"
                    ]
                },
                {
                    "command": [
                        "le_elim Hn.",
                        "VernacExtend",
                        "b7b430abc6c6db5b64bb9425ec62d1ef96af8f94"
                    ]
                },
                {
                    "command": [
                        "apply bits_above_log2; rewrite ones_equiv.",
                        "VernacExtend",
                        "14b76fcc25cc71cd40202f76d6a07e74632ba46e"
                    ]
                },
                {
                    "command": [
                        "rewrite <-lt_succ_r, succ_pred; order_pos.",
                        "VernacExtend",
                        "d9d0ed4e381e57fdfda8380e78a4b683458ffd72"
                    ]
                },
                {
                    "command": [
                        "rewrite log2_pred_pow2; trivial.",
                        "VernacExtend",
                        "ef2971256e199b8ab5dd2cb30178fc795bf3f93e"
                    ]
                },
                {
                    "command": [
                        "now rewrite <-le_succ_l, succ_pred.",
                        "VernacExtend",
                        "5cf857915d9541888f70f46d58671e71bde09562"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_equiv.",
                        "VernacExtend",
                        "904b646718f9d2a758f8163f63d03ff9b2af6764"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- Hn, pow_0_r, one_succ, pred_succ, bits_0.",
                        "VernacExtend",
                        "94feb949f645f8d42957634a65387b783cf7eb3e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ones_spec_iff",
            "line_nb": 1242,
            "steps": [
                {
                    "command": [
                        "intros n m Hn.",
                        "VernacExtend",
                        "4ea7964435753d0708d2436cc340541c65cb37f7"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "intros H.",
                        "VernacExtend",
                        "5cfae87a34fa7b59a257c9640f1b674f6e6d780b"
                    ]
                },
                {
                    "command": [
                        "destruct (lt_ge_cases m 0) as [Hm|Hm].",
                        "VernacExtend",
                        "50fcd90b69e266de224f8a61acf924678e4ed623"
                    ]
                },
                {
                    "command": [
                        "now rewrite testbit_neg_r in H.",
                        "VernacExtend",
                        "879ec85b5839accac0d2f8ee3a9da6c9f4293ad3"
                    ]
                },
                {
                    "command": [
                        "split; trivial.",
                        "VernacExtend",
                        "51e6eaa57561ac50797e703222408862cfba3b15"
                    ]
                },
                {
                    "command": [
                        "apply lt_nge.",
                        "VernacExtend",
                        "f6e8380c2e724f808a634a456c2e22a5c26fe738"
                    ]
                },
                {
                    "command": [
                        "intro H'.",
                        "VernacExtend",
                        "3160ba192fa58e5db60b3e67645ce925759bb788"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_spec_high in H.",
                        "VernacExtend",
                        "6b0822569d3935a8000cc45397166a8662c4b38f"
                    ]
                },
                {
                    "command": [
                        "discriminate.",
                        "VernacExtend",
                        "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
                    ]
                },
                {
                    "command": [
                        "now split.",
                        "VernacExtend",
                        "1791b9ff1e86fc70e4ee1a32bce684778be25d40"
                    ]
                },
                {
                    "command": [
                        "apply ones_spec_low.",
                        "VernacExtend",
                        "123f1c9646ce2481a9369ed71fda9fa16928e2a7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_ones_low",
            "line_nb": 1256,
            "steps": [
                {
                    "command": [
                        "intros a n Ha H.",
                        "VernacExtend",
                        "62d4c7a803260763c3f295ff52f7a2c9cb44221a"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_spec_high, bits_above_log2; try split; trivial.",
                        "VernacExtend",
                        "a6b661d97ad6352e2692d95c3fbb072033b16bf8"
                    ]
                },
                {
                    "command": [
                        "now apply lt_le_trans with n.",
                        "VernacExtend",
                        "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
                    ]
                },
                {
                    "command": [
                        "apply le_trans with (log2 a); order_pos.",
                        "VernacExtend",
                        "19aa69f4a5c7af77cb9b7d4638e831a5b57878e3"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_spec_low, orb_true_r; try split; trivial.",
                        "VernacExtend",
                        "f01006371f0db995a866afad5bd2357deabb45fb"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_ones",
            "line_nb": 1265,
            "steps": [
                {
                    "command": [
                        "intros a n Hn.",
                        "VernacExtend",
                        "7e15ed11f6dc569f68c470c713818382b4d3def0"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_spec_high, mod_pow2_bits_high, andb_false_r; try split; trivial.",
                        "VernacExtend",
                        "5b1686c3a7470372219ea14525888673bb853f67"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_spec_low, mod_pow2_bits_low, andb_true_r; try split; trivial.",
                        "VernacExtend",
                        "1520fd7ac6f0fa6549df2498ed5d4ca94b21825c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_ones_low",
            "line_nb": 1272,
            "steps": [
                {
                    "command": [
                        "intros a n Ha H.",
                        "VernacExtend",
                        "62d4c7a803260763c3f295ff52f7a2c9cb44221a"
                    ]
                },
                {
                    "command": [
                        "assert (Hn : 0<=n) by (generalize (log2_nonneg a); order).",
                        "VernacExtend",
                        "a078d756abc044be3ca788722816d2a7f5e071eb"
                    ]
                },
                {
                    "command": [
                        "rewrite land_ones; trivial.",
                        "VernacExtend",
                        "808a61711ee293339c1c20b16a8ac7252f6b469c"
                    ]
                },
                {
                    "command": [
                        "apply mod_small.",
                        "VernacExtend",
                        "02af0164545849947b8ea29beaae85f0d39f1223"
                    ]
                },
                {
                    "command": [
                        "split; trivial.",
                        "VernacExtend",
                        "51e6eaa57561ac50797e703222408862cfba3b15"
                    ]
                },
                {
                    "command": [
                        "apply log2_lt_cancel.",
                        "VernacExtend",
                        "a275bd72837177b261847061972d00231f9411bc"
                    ]
                },
                {
                    "command": [
                        "now rewrite log2_pow2.",
                        "VernacExtend",
                        "f4cadd235ff4a2e028604c150601aabb6f9e8653"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_ones_r",
            "line_nb": 1281,
            "steps": [
                {
                    "command": [
                        "intros a n Hn.",
                        "VernacExtend",
                        "7e15ed11f6dc569f68c470c713818382b4d3def0"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_spec_high, shiftl_spec_high, shiftr_spec; trivial.",
                        "VernacExtend",
                        "75f410185fa31c6c8d6fa8eb1be3727ea4cd03f3"
                    ]
                },
                {
                    "command": [
                        "rewrite sub_add; trivial.",
                        "VernacExtend",
                        "7df7f8caf8dcd3aec81ce09b9d966f9f2dc8f9ac"
                    ]
                },
                {
                    "command": [
                        "apply andb_true_r.",
                        "VernacExtend",
                        "4a85912afed262a7bde708d33768e2926365f6d5"
                    ]
                },
                {
                    "command": [
                        "now apply le_0_sub.",
                        "VernacExtend",
                        "7608df615e622970fcf9da513e061f975cec835c"
                    ]
                },
                {
                    "command": [
                        "now split.",
                        "VernacExtend",
                        "1791b9ff1e86fc70e4ee1a32bce684778be25d40"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_spec_low, shiftl_spec_low, andb_false_r; try split; trivial.",
                        "VernacExtend",
                        "0501a73153736ea6f30918fc97d33094a0cdb5f9"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_ones_r_low",
            "line_nb": 1292,
            "steps": [
                {
                    "command": [
                        "intros a n Ha H.",
                        "VernacExtend",
                        "62d4c7a803260763c3f295ff52f7a2c9cb44221a"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_spec_high, bits_above_log2; trivial.",
                        "VernacExtend",
                        "568ec2f5d7eeab1e19c022a4b32094082373dc03"
                    ]
                },
                {
                    "command": [
                        "now apply lt_le_trans with n.",
                        "VernacExtend",
                        "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
                    ]
                },
                {
                    "command": [
                        "split; trivial.",
                        "VernacExtend",
                        "51e6eaa57561ac50797e703222408862cfba3b15"
                    ]
                },
                {
                    "command": [
                        "now apply le_trans with (log2 a); order_pos.",
                        "VernacExtend",
                        "fd6ee7e3d603d49253cb1cf0db5ed63d17543030"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_spec_low, andb_false_r; try split; trivial.",
                        "VernacExtend",
                        "29e34c8b865603a0e384a2d637c9912889f054c2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_ones_l_low",
            "line_nb": 1302,
            "steps": [
                {
                    "command": [
                        "intros a n Ha H.",
                        "VernacExtend",
                        "62d4c7a803260763c3f295ff52f7a2c9cb44221a"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_spec_high, bits_above_log2; trivial.",
                        "VernacExtend",
                        "568ec2f5d7eeab1e19c022a4b32094082373dc03"
                    ]
                },
                {
                    "command": [
                        "now apply lt_le_trans with n.",
                        "VernacExtend",
                        "5fe0f66f603bd9ca640e91562420c5f9fa7c30b5"
                    ]
                },
                {
                    "command": [
                        "split; trivial.",
                        "VernacExtend",
                        "51e6eaa57561ac50797e703222408862cfba3b15"
                    ]
                },
                {
                    "command": [
                        "now apply le_trans with (log2 a); order_pos.",
                        "VernacExtend",
                        "fd6ee7e3d603d49253cb1cf0db5ed63d17543030"
                    ]
                },
                {
                    "command": [
                        "rewrite ones_spec_low, xorb_true_r; try split; trivial.",
                        "VernacExtend",
                        "c42307d13780b6db51c4a704a6c9304a571ed022"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_nonneg",
            "line_nb": 1312,
            "steps": [
                {
                    "command": [
                        "intros a n.",
                        "VernacExtend",
                        "b9e36a42b85b0691956bc6b58ff92046eed02d15"
                    ]
                },
                {
                    "command": [
                        "destruct (le_ge_cases 0 n) as [Hn|Hn].",
                        "VernacExtend",
                        "3b8a703f6de8677c80835cf6314e3b5f9997b01c"
                    ]
                },
                {
                    "command": [
                        "rewrite 2 bits_iff_nonneg_ex.",
                        "VernacExtend",
                        "ffd5acc454993dbcad56cfa78baa420ff73da239"
                    ]
                },
                {
                    "command": [
                        "split; intros (k,Hk).",
                        "VernacExtend",
                        "29b35b0fe56933b91bbde1099e108e40da8ab882"
                    ]
                },
                {
                    "command": [
                        "exists (k-n).",
                        "VernacExtend",
                        "c5743ddee936c15d04ea8c09c1f70295baa6e3c1"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 m); [|now rewrite testbit_neg_r].",
                        "VernacExtend",
                        "ae08c0dc521ac77a8042e919cbb57ce71375e01b"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (add_simpl_r m n), <- (shiftl_spec a n) by order_pos.",
                        "VernacExtend",
                        "2a224f03611d754394fc2a78f90f615607137c40"
                    ]
                },
                {
                    "command": [
                        "apply Hk.",
                        "VernacExtend",
                        "f03ccac3a977e415801a182d83ad50611eb23292"
                    ]
                },
                {
                    "command": [
                        "now apply lt_sub_lt_add_r.",
                        "VernacExtend",
                        "8464a021270f4e632ffeffa5d445f4c1091194a7"
                    ]
                },
                {
                    "command": [
                        "exists (k+n).",
                        "VernacExtend",
                        "1488c5711d6142adba35641a6b48bf87efc6d24a"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 m); [|now rewrite testbit_neg_r].",
                        "VernacExtend",
                        "ae08c0dc521ac77a8042e919cbb57ce71375e01b"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftl_spec by trivial.",
                        "VernacExtend",
                        "2aa0f612a9805b07941dd4f5ef7ac4fe14400091"
                    ]
                },
                {
                    "command": [
                        "apply Hk.",
                        "VernacExtend",
                        "f03ccac3a977e415801a182d83ad50611eb23292"
                    ]
                },
                {
                    "command": [
                        "now apply lt_add_lt_sub_r.",
                        "VernacExtend",
                        "9e5583a34f9097f860d6eff9a6ab5d0e1cf29fa2"
                    ]
                },
                {
                    "command": [
                        "rewrite <- shiftr_opp_r, 2 bits_iff_nonneg_ex.",
                        "VernacExtend",
                        "75b465eac6b4a50e52c75d934e7520c47a7b7da7"
                    ]
                },
                {
                    "command": [
                        "split; intros (k,Hk).",
                        "VernacExtend",
                        "29b35b0fe56933b91bbde1099e108e40da8ab882"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 k).",
                        "VernacExtend",
                        "3b485f1d5e0bee9ec096f3ac90b7d96097e871f3"
                    ]
                },
                {
                    "command": [
                        "exists (k-n).",
                        "VernacExtend",
                        "c5743ddee936c15d04ea8c09c1f70295baa6e3c1"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "apply lt_sub_lt_add_r in Hm.",
                        "VernacExtend",
                        "a201139ffcc1a3c402681147048425146f833d72"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (add_simpl_r m n), <- add_opp_r, <- (shiftr_spec a (-n)).",
                        "VernacExtend",
                        "33366f039d2ea82e551540cb64b43d16ecbd53d3"
                    ]
                },
                {
                    "command": [
                        "now apply Hk.",
                        "VernacExtend",
                        "369e7625991640f3b844b495e03bb4b6f0f192a2"
                    ]
                },
                {
                    "command": [
                        "order.",
                        "VernacExtend",
                        "1befdab9038d1868ab2c465bac8af3e25c5ac3da"
                    ]
                },
                {
                    "command": [
                        "assert (EQ : a >> (-n) == 0).",
                        "VernacExtend",
                        "c3a94269355ba9a9293efa858291099059aaa82c"
                    ]
                },
                {
                    "command": [
                        "apply bits_inj'.",
                        "VernacExtend",
                        "03f76f7c96f3286ea828adfe9c20da05e7163e15"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "rewrite bits_0.",
                        "VernacExtend",
                        "74b580cb4cf657a9673cf07a73276cee95d0eda5"
                    ]
                },
                {
                    "command": [
                        "apply Hk; order.",
                        "VernacExtend",
                        "cd0b97c8021861ca26702d357981ed2cff475e26"
                    ]
                },
                {
                    "command": [
                        "apply shiftr_eq_0_iff in EQ.",
                        "VernacExtend",
                        "bae3fedcd3169aa5eb6c53267d8c4d965c1c9b9c"
                    ]
                },
                {
                    "command": [
                        "rewrite <- bits_iff_nonneg_ex.",
                        "VernacExtend",
                        "e2f8d65723143b9cc4cb67ba7db871b8514d32bc"
                    ]
                },
                {
                    "command": [
                        "destruct EQ as [EQ|[LT _]]; order.",
                        "VernacExtend",
                        "6f6f05752375a6ba0d4d4814736efaed94d4147f"
                    ]
                },
                {
                    "command": [
                        "exists (k+n).",
                        "VernacExtend",
                        "1488c5711d6142adba35641a6b48bf87efc6d24a"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 m); [|now rewrite testbit_neg_r].",
                        "VernacExtend",
                        "ae08c0dc521ac77a8042e919cbb57ce71375e01b"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftr_spec by trivial.",
                        "VernacExtend",
                        "472e2a86b4ed0c48c837c923d6e300351f8eaddc"
                    ]
                },
                {
                    "command": [
                        "apply Hk.",
                        "VernacExtend",
                        "f03ccac3a977e415801a182d83ad50611eb23292"
                    ]
                },
                {
                    "command": [
                        "rewrite add_opp_r.",
                        "VernacExtend",
                        "145f466622e7e61ce41bfeb44a0f43fb6f0e0761"
                    ]
                },
                {
                    "command": [
                        "now apply lt_add_lt_sub_r.",
                        "VernacExtend",
                        "9e5583a34f9097f860d6eff9a6ab5d0e1cf29fa2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftl_neg",
            "line_nb": 1354,
            "steps": [
                {
                    "command": [
                        "intros a n.",
                        "VernacExtend",
                        "b9e36a42b85b0691956bc6b58ff92046eed02d15"
                    ]
                },
                {
                    "command": [
                        "now rewrite 2 lt_nge, shiftl_nonneg.",
                        "VernacExtend",
                        "d7bc4df979e69b9c3c86a0e549b50c6897dada43"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_nonneg",
            "line_nb": 1358,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite <- shiftl_opp_r.",
                        "VernacExtend",
                        "f756fbcc8e2be070a3ab1585c8d9416946002cd5"
                    ]
                },
                {
                    "command": [
                        "apply shiftl_nonneg.",
                        "VernacExtend",
                        "70783648fa19be29a70c07509c3c7d5046411184"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "shiftr_neg",
            "line_nb": 1363,
            "steps": [
                {
                    "command": [
                        "intros a n.",
                        "VernacExtend",
                        "b9e36a42b85b0691956bc6b58ff92046eed02d15"
                    ]
                },
                {
                    "command": [
                        "now rewrite 2 lt_nge, shiftr_nonneg.",
                        "VernacExtend",
                        "9393c283c924c8d4aa701d99056a58ff84bf9b64"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "div2_nonneg",
            "line_nb": 1367,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite div2_spec.",
                        "VernacExtend",
                        "fec5764bc3e5276ce7735fc23a672070d7a236ae"
                    ]
                },
                {
                    "command": [
                        "apply shiftr_nonneg.",
                        "VernacExtend",
                        "a4ee1e88c258551257d6d6be5dd2bb825c40d988"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "div2_neg",
            "line_nb": 1372,
            "steps": [
                {
                    "command": [
                        "intros a.",
                        "VernacExtend",
                        "9fef235d1a71132a4c9de7f87ab95d540098d91d"
                    ]
                },
                {
                    "command": [
                        "now rewrite 2 lt_nge, div2_nonneg.",
                        "VernacExtend",
                        "e6eebe502357428d982bb2dbf6dacad732801031"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_nonneg",
            "line_nb": 1376,
            "steps": [
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "rewrite 3 bits_iff_nonneg_ex.",
                        "VernacExtend",
                        "0b12d4ac69899836df6f6f8b35915a4f1fa48b56"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "intros (k,Hk).",
                        "VernacExtend",
                        "11aa19e0c0fd2113e30c87156f2515d513177b51"
                    ]
                },
                {
                    "command": [
                        "split; exists k; intros m Hm; apply (orb_false_elim a.[m] b.[m]); rewrite <- lor_spec; now apply Hk.",
                        "VernacExtend",
                        "c44afd0dab7ba26a70f3558c8ce622aa2665ac0b"
                    ]
                },
                {
                    "command": [
                        "intros ((k,Hk),(k',Hk')).",
                        "VernacExtend",
                        "26eb3c8128b0856f2c667b106d9a8db944e14449"
                    ]
                },
                {
                    "command": [
                        "destruct (le_ge_cases k k'); [ exists k' | exists k ]; intros m Hm; rewrite lor_spec, Hk, Hk'; trivial; order.",
                        "VernacExtend",
                        "1e52c4685a7d09e5f727c552c1fd79f3a962c562"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lor_neg",
            "line_nb": 1385,
            "steps": [
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "rewrite 3 lt_nge, lor_nonneg.",
                        "VernacExtend",
                        "c5498d2264a656e8a5a13b46bbf852814e390fd2"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "apply not_and.",
                        "VernacExtend",
                        "6a9ae315ac38eb6b7497057166891f8f6eee161f"
                    ]
                },
                {
                    "command": [
                        "apply le_decidable.",
                        "VernacExtend",
                        "5d5645b45cc490c3f3d06669c1c69df79cf652e5"
                    ]
                },
                {
                    "command": [
                        "now intros [H|H] (H',H'').",
                        "VernacExtend",
                        "84306abc49f63caf3154e389a4e8aa95a344b3ea"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_nonneg",
            "line_nb": 1393,
            "steps": [
                {
                    "command": [
                        "intros a; unfold lnot.",
                        "VernacExtend",
                        "96a2ec582568e927fa3fa1e34d7a575480e70f57"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- opp_succ, opp_nonneg_nonpos, le_succ_l.",
                        "VernacExtend",
                        "d7a71795df8c90096de79230b39678aaee1fd011"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lnot_neg",
            "line_nb": 1397,
            "steps": [
                {
                    "command": [
                        "intros a.",
                        "VernacExtend",
                        "9fef235d1a71132a4c9de7f87ab95d540098d91d"
                    ]
                },
                {
                    "command": [
                        "now rewrite le_ngt, lt_nge, lnot_nonneg.",
                        "VernacExtend",
                        "4504b50dd9640e8ebee48541a8fc9bf629b8ff99"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_nonneg",
            "line_nb": 1401,
            "steps": [
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- (lnot_involutive (land a b)), lnot_land, lnot_nonneg, lor_neg, !lnot_neg.",
                        "VernacExtend",
                        "93f284df74cec0b5b7f1b2f853fcb062771a0d51"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "land_neg",
            "line_nb": 1405,
            "steps": [
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- (lnot_involutive (land a b)), lnot_land, lnot_neg, lor_nonneg, !lnot_nonneg.",
                        "VernacExtend",
                        "73fc5790cad1ba27d29dea26036e0238d7e338dd"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_nonneg",
            "line_nb": 1409,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite ldiff_land, land_nonneg, lnot_nonneg.",
                        "VernacExtend",
                        "fadf359a10122f3555620c0e36cd49aa98d8ace2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_neg",
            "line_nb": 1413,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite ldiff_land, land_neg, lnot_neg.",
                        "VernacExtend",
                        "f9b3bc5c56b0f0200a092fd47bad9feeefecc3c8"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "lxor_nonneg",
            "line_nb": 1417,
            "steps": [
                {
                    "command": [
                        "assert (H : forall a b, 0<=a -> 0<=b -> 0<=lxor a b).",
                        "VernacExtend",
                        "4b9a417b2d5bb53fbf0e0fd454ade7b2c70af9d2"
                    ]
                },
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "rewrite 3 bits_iff_nonneg_ex.",
                        "VernacExtend",
                        "0b12d4ac69899836df6f6f8b35915a4f1fa48b56"
                    ]
                },
                {
                    "command": [
                        "intros (k,Hk) (k', Hk').",
                        "VernacExtend",
                        "6f7b3e4e385c427eeac81dd54b3c939e8ec7000e"
                    ]
                },
                {
                    "command": [
                        "destruct (le_ge_cases k k'); [ exists k' | exists k]; intros m Hm; rewrite lxor_spec, Hk, Hk'; trivial; order.",
                        "VernacExtend",
                        "22ef87b602694d606a860036b0e4423809d57558"
                    ]
                },
                {
                    "command": [
                        "assert (H' : forall a b, 0<=a -> b<0 -> lxor a b<0).",
                        "VernacExtend",
                        "d0d69051a405e219c44623c6a3b8b39f0e634c68"
                    ]
                },
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "rewrite bits_iff_nonneg_ex, 2 bits_iff_neg_ex.",
                        "VernacExtend",
                        "ff38a12206903607523d70937517a1fc128198b5"
                    ]
                },
                {
                    "command": [
                        "intros (k,Hk) (k', Hk').",
                        "VernacExtend",
                        "6f7b3e4e385c427eeac81dd54b3c939e8ec7000e"
                    ]
                },
                {
                    "command": [
                        "destruct (le_ge_cases k k'); [ exists k' | exists k]; intros m Hm; rewrite lxor_spec, Hk, Hk'; trivial; order.",
                        "VernacExtend",
                        "22ef87b602694d606a860036b0e4423809d57558"
                    ]
                },
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "intros Hab.",
                        "VernacExtend",
                        "971000144c97ecedc2e60fc3637ddb1d2a64ab90"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "intros Ha.",
                        "VernacExtend",
                        "6ecded848bba79cd3aa9b3381ee26c94c3ca8775"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 b) as [Hb|Hb]; trivial.",
                        "VernacExtend",
                        "94e4e820c7a529b454ba88337973b7be2e17a63f"
                    ]
                },
                {
                    "command": [
                        "generalize (H' _ _ Ha Hb).",
                        "VernacExtend",
                        "18c18484a15315bf0cde49bf072fdac728778009"
                    ]
                },
                {
                    "command": [
                        "order.",
                        "VernacExtend",
                        "1befdab9038d1868ab2c465bac8af3e25c5ac3da"
                    ]
                },
                {
                    "command": [
                        "intros Hb.",
                        "VernacExtend",
                        "bf28ce675f0c35f7a6ee80ebcc4714ae6cf11f4b"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 a) as [Ha|Ha]; trivial.",
                        "VernacExtend",
                        "544a5fd5bff364d8f8bb0c45668f5ba7e1e0d396"
                    ]
                },
                {
                    "command": [
                        "generalize (H' _ _ Hb Ha).",
                        "VernacExtend",
                        "5ac3b80517dab853e56a4b5af3efd225cb986d2f"
                    ]
                },
                {
                    "command": [
                        "rewrite lxor_comm.",
                        "VernacExtend",
                        "7f47314bff513a0781807ef1fc825c31ad63f300"
                    ]
                },
                {
                    "command": [
                        "order.",
                        "VernacExtend",
                        "1befdab9038d1868ab2c465bac8af3e25c5ac3da"
                    ]
                },
                {
                    "command": [
                        "intros E.",
                        "VernacExtend",
                        "7ecb6d4dc9a9ce53bbd861c2f62e95916583a3a9"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 a) as [Ha|Ha].",
                        "VernacExtend",
                        "c486685a9e8e304fc21525676878de4ec23073da"
                    ]
                },
                {
                    "command": [
                        "apply H; trivial.",
                        "VernacExtend",
                        "2a60de8b8e6fbb9b42656d3eefbf1ae6284bbdbf"
                    ]
                },
                {
                    "command": [
                        "apply E; trivial.",
                        "VernacExtend",
                        "23fa6d8ddcb11ccdaeec60b408f0e359ce151280"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 b) as [Hb|Hb].",
                        "VernacExtend",
                        "67622fe80f514a08b536a7c680ba422663bf762d"
                    ]
                },
                {
                    "command": [
                        "apply H; trivial.",
                        "VernacExtend",
                        "2a60de8b8e6fbb9b42656d3eefbf1ae6284bbdbf"
                    ]
                },
                {
                    "command": [
                        "apply E; trivial.",
                        "VernacExtend",
                        "23fa6d8ddcb11ccdaeec60b408f0e359ce151280"
                    ]
                },
                {
                    "command": [
                        "rewrite <- lxor_lnot_lnot.",
                        "VernacExtend",
                        "be3e4f376782e59a568d3a3cd47ece6a5388ac9a"
                    ]
                },
                {
                    "command": [
                        "apply H; now apply lnot_nonneg.",
                        "VernacExtend",
                        "ed9813abbd7cbd1abe86bec72fbd3229ea19d87a"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "log2_bits_unique",
            "line_nb": 1451,
            "steps": [
                {
                    "command": [
                        "intros a n H H'.",
                        "VernacExtend",
                        "b3e664d686405bd02d05c99639bd6cdc75400e65"
                    ]
                },
                {
                    "command": [
                        "destruct (lt_trichotomy a 0) as [Ha|[Ha|Ha]].",
                        "VernacExtend",
                        "fd740f10eaafb51336795a0030fb8d2e6b27141a"
                    ]
                },
                {
                    "command": [
                        "destruct (proj1 (bits_iff_neg_ex a) Ha) as (k,Hk).",
                        "VernacExtend",
                        "60c23fb578fe95799316b558bd3652e3607da14e"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n k).",
                        "VernacExtend",
                        "82a5a8f070649b345ee54d7980c594d58f7f2ef9"
                    ]
                },
                {
                    "command": [
                        "specialize (Hk (S k) (lt_succ_diag_r _)).",
                        "VernacExtend",
                        "7236bfa64b03cca42ed4191c2e9b15ad8f818d02"
                    ]
                },
                {
                    "command": [
                        "rewrite H' in Hk.",
                        "VernacExtend",
                        "b24d9fefad5b6060bee32259549444d7a3550e96"
                    ]
                },
                {
                    "command": [
                        "discriminate.",
                        "VernacExtend",
                        "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
                    ]
                },
                {
                    "command": [
                        "apply lt_succ_r; order.",
                        "VernacExtend",
                        "1709488f83353de176f3be332014a983b0d70bd7"
                    ]
                },
                {
                    "command": [
                        "specialize (H' (S n) (lt_succ_diag_r _)).",
                        "VernacExtend",
                        "9b9a8283cad8495d7cd6d8667733ebe2d785ef6b"
                    ]
                },
                {
                    "command": [
                        "rewrite Hk in H'.",
                        "VernacExtend",
                        "7850bcf116f7e1c61e77ad7987889fde66b9c64f"
                    ]
                },
                {
                    "command": [
                        "discriminate.",
                        "VernacExtend",
                        "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
                    ]
                },
                {
                    "command": [
                        "apply lt_succ_r; order.",
                        "VernacExtend",
                        "1709488f83353de176f3be332014a983b0d70bd7"
                    ]
                },
                {
                    "command": [
                        "now rewrite Ha, bits_0 in H.",
                        "VernacExtend",
                        "d4e5dad1d248cb776076548d08f2ff4294909fc2"
                    ]
                },
                {
                    "command": [
                        "apply le_antisymm; apply le_ngt; intros LT.",
                        "VernacExtend",
                        "83453e5e165aef5a92635dfe4294b24ea023d555"
                    ]
                },
                {
                    "command": [
                        "specialize (H' _ LT).",
                        "VernacExtend",
                        "6dfc6b573593c7de2afcbb71d3c85e2e0883f899"
                    ]
                },
                {
                    "command": [
                        "now rewrite bit_log2 in H'.",
                        "VernacExtend",
                        "b920c54e99d82a7cf78c9a9c5d197896ae19cd1e"
                    ]
                },
                {
                    "command": [
                        "now rewrite bits_above_log2 in H by order.",
                        "VernacExtend",
                        "e6e0a5f1a70ffa0ab5f94df073e70604cead8973"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "log2_shiftr",
            "line_nb": 1470,
            "steps": [
                {
                    "command": [
                        "intros a n Ha.",
                        "VernacExtend",
                        "d6ba77e1f95ba08a919fa5f24a079ddce9e4e348"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 (log2 a - n)); [rewrite max_r | rewrite max_l]; try order.",
                        "VernacExtend",
                        "7e199e3605a825efadfcbc50e002fa792494e016"
                    ]
                },
                {
                    "command": [
                        "apply log2_bits_unique.",
                        "VernacExtend",
                        "b99c5aaea3786f9dfbb22b6f9dc632c0312390ba"
                    ]
                },
                {
                    "command": [
                        "now rewrite shiftr_spec, sub_add, bit_log2.",
                        "VernacExtend",
                        "cb8c9199c83121c0abefbe48961cd2672e432d8f"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 m); [|now rewrite testbit_neg_r].",
                        "VernacExtend",
                        "ae08c0dc521ac77a8042e919cbb57ce71375e01b"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftr_spec; trivial.",
                        "VernacExtend",
                        "9c3ed9d9d2e41d319c11a7a10945b753d2c3c118"
                    ]
                },
                {
                    "command": [
                        "apply bits_above_log2; try order.",
                        "VernacExtend",
                        "a716c581775e601af355c50b441cd9563b651a59"
                    ]
                },
                {
                    "command": [
                        "now apply lt_sub_lt_add_r.",
                        "VernacExtend",
                        "8464a021270f4e632ffeffa5d445f4c1091194a7"
                    ]
                },
                {
                    "command": [
                        "rewrite lt_sub_lt_add_r, add_0_l in H.",
                        "VernacExtend",
                        "8b31838032c826c8bd221825847e046865be235e"
                    ]
                },
                {
                    "command": [
                        "apply log2_nonpos.",
                        "VernacExtend",
                        "577fd40ec73552ece850a3b864405cfd4c8aa601"
                    ]
                },
                {
                    "command": [
                        "apply le_lteq; right.",
                        "VernacExtend",
                        "18fcd3340e7a6717e482bec04b1557461e132d79"
                    ]
                },
                {
                    "command": [
                        "apply shiftr_eq_0_iff.",
                        "VernacExtend",
                        "f58972bbdf6e97bdda16a9de1bd95fb1a79711c7"
                    ]
                },
                {
                    "command": [
                        "right.",
                        "VernacExtend",
                        "27e417a3497755767e1a1d6ba87753ecddaee6b7"
                    ]
                },
                {
                    "command": [
                        "now split.",
                        "VernacExtend",
                        "1791b9ff1e86fc70e4ee1a32bce684778be25d40"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "log2_shiftl",
            "line_nb": 1487,
            "steps": [
                {
                    "command": [
                        "intros a n Ha Hn.",
                        "VernacExtend",
                        "96e5082832e34951b26fa7ee4f542f5ed26f00a4"
                    ]
                },
                {
                    "command": [
                        "rewrite shiftl_mul_pow2, add_comm by trivial.",
                        "VernacExtend",
                        "1851e9741c49cd1ad8cbb73d17966367abf74b8a"
                    ]
                },
                {
                    "command": [
                        "now apply log2_mul_pow2.",
                        "VernacExtend",
                        "97aa6f5681cef7787b7804761544d98a4f203057"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "log2_shiftl'",
            "line_nb": 1492,
            "steps": [
                {
                    "command": [
                        "intros a n Ha.",
                        "VernacExtend",
                        "d6ba77e1f95ba08a919fa5f24a079ddce9e4e348"
                    ]
                },
                {
                    "command": [
                        "rewrite <- shiftr_opp_r, log2_shiftr by trivial.",
                        "VernacExtend",
                        "2ed1afeecc33fa16caa82b666433aec896fef2ca"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases 0 (log2 a + n)); [rewrite 2 max_r | rewrite 2 max_l]; rewrite ?sub_opp_r; try order.",
                        "VernacExtend",
                        "5e9930772dff844f8afd4246b1a0b8d85d452b09"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "log2_lor",
            "line_nb": 1497,
            "steps": [
                {
                    "command": [
                        "assert (AUX : forall a b, 0<=a -> a<=b -> log2 (lor a b) == log2 b).",
                        "VernacExtend",
                        "7089e1c31fa0f0544b03f8d6aee60caf5fd0bbcc"
                    ]
                },
                {
                    "command": [
                        "intros a b Ha H.",
                        "VernacExtend",
                        "8cfb76b62051596d42ade7cb3239eca7337aa8ce"
                    ]
                },
                {
                    "command": [
                        "le_elim Ha; [|now rewrite <- Ha, lor_0_l].",
                        "VernacExtend",
                        "9201f47a00a5c50f2b809f08f1572662a0a435c9"
                    ]
                },
                {
                    "command": [
                        "apply log2_bits_unique.",
                        "VernacExtend",
                        "b99c5aaea3786f9dfbb22b6f9dc632c0312390ba"
                    ]
                },
                {
                    "command": [
                        "now rewrite lor_spec, bit_log2, orb_true_r by order.",
                        "VernacExtend",
                        "95b3c0b0f3b62a4d54b2500fd98d22db1c334f29"
                    ]
                },
                {
                    "command": [
                        "intros m Hm.",
                        "VernacExtend",
                        "34a21a1070c8e8d8f861a30c87e3cd7909e131c5"
                    ]
                },
                {
                    "command": [
                        "assert (H' := log2_le_mono _ _ H).",
                        "VernacExtend",
                        "4d4e4026aef18ea0b2ddf98c22b386acb82fe3de"
                    ]
                },
                {
                    "command": [
                        "now rewrite lor_spec, 2 bits_above_log2 by order.",
                        "VernacExtend",
                        "e0ebfe7a991eb4bd07f22c7a7813bfc6f61533bc"
                    ]
                },
                {
                    "command": [
                        "intros a b Ha Hb.",
                        "VernacExtend",
                        "66806e238a444cf46d8b4db167ceff52729a7bf9"
                    ]
                },
                {
                    "command": [
                        "destruct (le_ge_cases a b) as [H|H].",
                        "VernacExtend",
                        "d31351f18128aa7842cd334fe759f1a7d3b5bba2"
                    ]
                },
                {
                    "command": [
                        "rewrite max_r by now apply log2_le_mono.",
                        "VernacExtend",
                        "b14a35a7edbe7eb03d357fb06ecc3ff6c14d4ce3"
                    ]
                },
                {
                    "command": [
                        "now apply AUX.",
                        "VernacExtend",
                        "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
                    ]
                },
                {
                    "command": [
                        "rewrite max_l by now apply log2_le_mono.",
                        "VernacExtend",
                        "a6897d589d64a8bf45284eab59d4dfcd1071ae45"
                    ]
                },
                {
                    "command": [
                        "rewrite lor_comm.",
                        "VernacExtend",
                        "4c2f461feb6c513d472a6d4b13cf48331d73e883"
                    ]
                },
                {
                    "command": [
                        "now apply AUX.",
                        "VernacExtend",
                        "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "log2_land",
            "line_nb": 1514,
            "steps": [
                {
                    "command": [
                        "assert (AUX : forall a b, 0<=a -> a<=b -> log2 (land a b) <= log2 a).",
                        "VernacExtend",
                        "375cef99a31f69b2218a15e6ad11ce8eee696236"
                    ]
                },
                {
                    "command": [
                        "intros a b Ha Hb.",
                        "VernacExtend",
                        "66806e238a444cf46d8b4db167ceff52729a7bf9"
                    ]
                },
                {
                    "command": [
                        "apply le_ngt.",
                        "VernacExtend",
                        "b888642724b5334a161c342c1f1704e27e04178b"
                    ]
                },
                {
                    "command": [
                        "intros LT.",
                        "VernacExtend",
                        "94a19360e75213e653958fa035a08a6c1c256fd1"
                    ]
                },
                {
                    "command": [
                        "assert (H : 0 <= land a b) by (apply land_nonneg; now left).",
                        "VernacExtend",
                        "8cab9e8e03f13d8898fc46d2476108da8b717d10"
                    ]
                },
                {
                    "command": [
                        "le_elim H.",
                        "VernacExtend",
                        "db43138cfb7ae704d8ff4b5bdd54e40c162f70db"
                    ]
                },
                {
                    "command": [
                        "generalize (bit_log2 (land a b) H).",
                        "VernacExtend",
                        "a7b37acd9f26b2b7e512802988b904601197d923"
                    ]
                },
                {
                    "command": [
                        "now rewrite land_spec, bits_above_log2.",
                        "VernacExtend",
                        "2c3a3ddd1aee9793db927bf21b30fa9a27d96375"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H in LT.",
                        "VernacExtend",
                        "3b80ac6aeef0f73f5a7fe812e27c990cb9b23cc3"
                    ]
                },
                {
                    "command": [
                        "apply log2_lt_cancel in LT; order.",
                        "VernacExtend",
                        "c0d0642ea4eee6bdaa8238fd74277052c2d678ab"
                    ]
                },
                {
                    "command": [
                        "intros a b Ha Hb.",
                        "VernacExtend",
                        "66806e238a444cf46d8b4db167ceff52729a7bf9"
                    ]
                },
                {
                    "command": [
                        "destruct (le_ge_cases a b) as [H|H].",
                        "VernacExtend",
                        "d31351f18128aa7842cd334fe759f1a7d3b5bba2"
                    ]
                },
                {
                    "command": [
                        "rewrite min_l by now apply log2_le_mono.",
                        "VernacExtend",
                        "5cdf5f4f3bd226f0ab7df767f85889200494d5cf"
                    ]
                },
                {
                    "command": [
                        "now apply AUX.",
                        "VernacExtend",
                        "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
                    ]
                },
                {
                    "command": [
                        "rewrite min_r by now apply log2_le_mono.",
                        "VernacExtend",
                        "327ca3e464ea0823bd04bb549e286768acbff66d"
                    ]
                },
                {
                    "command": [
                        "rewrite land_comm.",
                        "VernacExtend",
                        "f732c31190809e3ea2440954f59f54f341d97e6c"
                    ]
                },
                {
                    "command": [
                        "now apply AUX.",
                        "VernacExtend",
                        "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "log2_lxor",
            "line_nb": 1533,
            "steps": [
                {
                    "command": [
                        "assert (AUX : forall a b, 0<=a -> a<=b -> log2 (lxor a b) <= log2 b).",
                        "VernacExtend",
                        "3f20cd479418473d8bba776eab4944398c4892a0"
                    ]
                },
                {
                    "command": [
                        "intros a b Ha Hb.",
                        "VernacExtend",
                        "66806e238a444cf46d8b4db167ceff52729a7bf9"
                    ]
                },
                {
                    "command": [
                        "apply le_ngt.",
                        "VernacExtend",
                        "b888642724b5334a161c342c1f1704e27e04178b"
                    ]
                },
                {
                    "command": [
                        "intros LT.",
                        "VernacExtend",
                        "94a19360e75213e653958fa035a08a6c1c256fd1"
                    ]
                },
                {
                    "command": [
                        "assert (H : 0 <= lxor a b) by (apply lxor_nonneg; split; order).",
                        "VernacExtend",
                        "5c5976d2a82a24169b9b22e4ab21a1e09d3a1522"
                    ]
                },
                {
                    "command": [
                        "le_elim H.",
                        "VernacExtend",
                        "db43138cfb7ae704d8ff4b5bdd54e40c162f70db"
                    ]
                },
                {
                    "command": [
                        "generalize (bit_log2 (lxor a b) H).",
                        "VernacExtend",
                        "6459afbb2498d6fc3b4022b0005cc586342e2d57"
                    ]
                },
                {
                    "command": [
                        "rewrite lxor_spec, 2 bits_above_log2; try order.",
                        "VernacExtend",
                        "116a488234e374d361e46a46d2b9f92f0fe04124"
                    ]
                },
                {
                    "command": [
                        "discriminate.",
                        "VernacExtend",
                        "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
                    ]
                },
                {
                    "command": [
                        "apply le_lt_trans with (log2 b); trivial.",
                        "VernacExtend",
                        "ac3d9de61463e95b6077b672c8e98bd9f80b82c1"
                    ]
                },
                {
                    "command": [
                        "now apply log2_le_mono.",
                        "VernacExtend",
                        "4b96f1974b296b0ba538c64667593a2e64e1940b"
                    ]
                },
                {
                    "command": [
                        "rewrite <- H in LT.",
                        "VernacExtend",
                        "3b80ac6aeef0f73f5a7fe812e27c990cb9b23cc3"
                    ]
                },
                {
                    "command": [
                        "apply log2_lt_cancel in LT; order.",
                        "VernacExtend",
                        "c0d0642ea4eee6bdaa8238fd74277052c2d678ab"
                    ]
                },
                {
                    "command": [
                        "intros a b Ha Hb.",
                        "VernacExtend",
                        "66806e238a444cf46d8b4db167ceff52729a7bf9"
                    ]
                },
                {
                    "command": [
                        "destruct (le_ge_cases a b) as [H|H].",
                        "VernacExtend",
                        "d31351f18128aa7842cd334fe759f1a7d3b5bba2"
                    ]
                },
                {
                    "command": [
                        "rewrite max_r by now apply log2_le_mono.",
                        "VernacExtend",
                        "b14a35a7edbe7eb03d357fb06ecc3ff6c14d4ce3"
                    ]
                },
                {
                    "command": [
                        "now apply AUX.",
                        "VernacExtend",
                        "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
                    ]
                },
                {
                    "command": [
                        "rewrite max_l by now apply log2_le_mono.",
                        "VernacExtend",
                        "a6897d589d64a8bf45284eab59d4dfcd1071ae45"
                    ]
                },
                {
                    "command": [
                        "rewrite lxor_comm.",
                        "VernacExtend",
                        "7f47314bff513a0781807ef1fc825c31ad63f300"
                    ]
                },
                {
                    "command": [
                        "now apply AUX.",
                        "VernacExtend",
                        "13be10b84dd55b8017de478f7dcc6cd2f9fc55b7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_bit0",
            "line_nb": 1559,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite !bit0_odd, odd_add.",
                        "VernacExtend",
                        "d1e775aa95c86803458a3cc2bb323bd86610e635"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add3_bit0",
            "line_nb": 1563,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "now rewrite !add_bit0.",
                        "VernacExtend",
                        "1ba5ed33ff16a472a1be759076d02801174d1fe5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add3_bits_div2",
            "line_nb": 1567,
            "steps": [
                {
                    "command": [
                        "assert (H : 1+1 == 2) by now nzsimpl'.",
                        "VernacExtend",
                        "00e34f7f5316478c971c28d6bb0d3ea571bc57f5"
                    ]
                },
                {
                    "command": [
                        "intros [|] [|] [|]; simpl; rewrite ?add_0_l, ?add_0_r, ?H; (apply div_same; order') || (apply div_small; split; order') || idtac.",
                        "VernacExtend",
                        "4d44d19b82f9058d81e3598cf67840a26dae97a0"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply div_unique with 1.",
                        "VernacExtend",
                        "fa7cbe03080cad8e8d2490444d92ad533191da52"
                    ]
                },
                {
                    "command": [
                        "left; split; order'.",
                        "VernacExtend",
                        "23b83f0cbc2ebf9ba434b06c4eaf712125594d4a"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl'.",
                        "VernacExtend",
                        "7c9a3b39ed2b376414aa623dd77af64f7690380f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_carry_div2",
            "line_nb": 1575,
            "steps": [
                {
                    "command": [
                        "intros.",
                        "VernacExtend",
                        "1b4df911c5412d25278e46f48402870ba987996b"
                    ]
                },
                {
                    "command": [
                        "rewrite <- add3_bits_div2.",
                        "VernacExtend",
                        "4e66cbc35f7e6ef7d05ab6561ac03e74c44c3bf6"
                    ]
                },
                {
                    "command": [
                        "rewrite (add_comm ((a/2)+_)).",
                        "VernacExtend",
                        "11ab02ebe67129672f132b607d78f49904536e1a"
                    ]
                },
                {
                    "command": [
                        "rewrite <- div_add by order'.",
                        "VernacExtend",
                        "2d069085cfa645060d4267fe32d1248767167c1e"
                    ]
                },
                {
                    "command": [
                        "f_equiv.",
                        "VernacExtend",
                        "ed0db7be627cb3834790ae805a13139db94a9012"
                    ]
                },
                {
                    "command": [
                        "rewrite <- !div2_div, mul_comm, mul_add_distr_l.",
                        "VernacExtend",
                        "7947ba224a9e02d5497643ab7492b30df3140c52"
                    ]
                },
                {
                    "command": [
                        "rewrite (div2_odd a), <- bit0_odd at 1.",
                        "VernacExtend",
                        "32a47d105fc5ed8ed19ac651e4afc17ac8953308"
                    ]
                },
                {
                    "command": [
                        "rewrite (div2_odd b), <- bit0_odd at 1.",
                        "VernacExtend",
                        "0032bf843788deea3d8b2f9a351f7b7694a7a577"
                    ]
                },
                {
                    "command": [
                        "rewrite add_shuffle1.",
                        "VernacExtend",
                        "c8390847bd7b378d69f69704430aa5b2052b2926"
                    ]
                },
                {
                    "command": [
                        "rewrite <-(add_assoc _ _ c0).",
                        "VernacExtend",
                        "e7c60e7421d4307a3bca3089481a7c69fcae6e72"
                    ]
                },
                {
                    "command": [
                        "apply add_comm.",
                        "VernacExtend",
                        "432c5d4cf69fbe3dde2979438ab90d88539f0993"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_carry_bits_aux",
            "line_nb": 1588,
            "steps": [
                {
                    "command": [
                        "intros n Hn.",
                        "VernacExtend",
                        "4a15d287eb245c84eabfb58cba2e377ac025029a"
                    ]
                },
                {
                    "command": [
                        "apply le_ind with (4:=Hn).",
                        "VernacExtend",
                        "b10bf56177b18b3864f34135ff8612c5eb62f941"
                    ]
                },
                {
                    "command": [
                        "solve_proper.",
                        "VernacExtend",
                        "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
                    ]
                },
                {
                    "command": [
                        "intros a b c0.",
                        "VernacExtend",
                        "407b376272a2dbd6b9fa1a1165d568cefd85f086"
                    ]
                },
                {
                    "command": [
                        "rewrite !pow_0_r, !one_succ, !lt_succ_r, <- !one_succ.",
                        "VernacExtend",
                        "83fae924a010ae301356a32c094daaeedd8da900"
                    ]
                },
                {
                    "command": [
                        "intros (Ha1,Ha2) (Hb1,Hb2).",
                        "VernacExtend",
                        "787bf210534df6e4bce1fb40412a3572a0ca8b11"
                    ]
                },
                {
                    "command": [
                        "le_elim Ha1; rewrite <- ?le_succ_l, ?succ_m1 in Ha1; le_elim Hb1; rewrite <- ?le_succ_l, ?succ_m1 in Hb1.",
                        "VernacExtend",
                        "d33b2674bd3e93c7ac527711b82539ea4dc6e355"
                    ]
                },
                {
                    "command": [
                        "exists c0.",
                        "VernacExtend",
                        "bfb656b98625019ff0f93ca16b02871e551a2f2f"
                    ]
                },
                {
                    "command": [
                        "rewrite (le_antisymm _ _ Ha2 Ha1), (le_antisymm _ _ Hb2 Hb1).",
                        "VernacExtend",
                        "0e41f0cc0307f3af293bb4be2bf5a8e9e916c37f"
                    ]
                },
                {
                    "command": [
                        "rewrite !add_0_l, !lxor_0_l, !lor_0_r, !land_0_r, !lor_0_r.",
                        "VernacExtend",
                        "8031e13fde9da3bf7d9a48fff3e60004467ee645"
                    ]
                },
                {
                    "command": [
                        "rewrite b2z_div2, b2z_bit0; now repeat split.",
                        "VernacExtend",
                        "0d777abb357392c6e748a8d942570cfde6aa8248"
                    ]
                },
                {
                    "command": [
                        "exists (-c0).",
                        "VernacExtend",
                        "d8bb91ceee1b239cfaf9ab885d0fc1b9412c242a"
                    ]
                },
                {
                    "command": [
                        "rewrite <- Hb1, (le_antisymm _ _ Ha2 Ha1).",
                        "VernacExtend",
                        "ff937d5efe77b5cdadc42518e0a76ad74e7b192c"
                    ]
                },
                {
                    "command": [
                        "repeat split.",
                        "VernacExtend",
                        "7968f2448e3e51b1de42f5c433248f4a827b4da2"
                    ]
                },
                {
                    "command": [
                        "rewrite add_0_l, lxor_0_l, lxor_m1_l.",
                        "VernacExtend",
                        "f107ef67efade31558dd1d7632062684b30295dc"
                    ]
                },
                {
                    "command": [
                        "unfold lnot.",
                        "VernacExtend",
                        "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
                    ]
                },
                {
                    "command": [
                        "now rewrite opp_involutive, add_comm, add_opp_r, sub_1_r.",
                        "VernacExtend",
                        "9be3a1149eebeee8834d3d7f7c84d6282afff60b"
                    ]
                },
                {
                    "command": [
                        "rewrite land_0_l, !lor_0_l, land_m1_r.",
                        "VernacExtend",
                        "1c4b4cc37756da6df798a87a774c23e29fdcd613"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply div_unique with c0.",
                        "VernacExtend",
                        "f9e102deb42fd55be32fde7be96a305253ebafbe"
                    ]
                },
                {
                    "command": [
                        "left; destruct c0; simpl; split; order'.",
                        "VernacExtend",
                        "9e256cad1f5900964de4d49a75971d464ab0bf7f"
                    ]
                },
                {
                    "command": [
                        "now rewrite two_succ, mul_succ_l, mul_1_l, add_opp_r, sub_add.",
                        "VernacExtend",
                        "0e8a4f435a9d4ff883c2c356fc2c745981421ecf"
                    ]
                },
                {
                    "command": [
                        "rewrite bit0_odd, odd_opp; destruct c0; simpl; apply odd_1 || apply odd_0.",
                        "VernacExtend",
                        "da41f9bcea85c44d12d96f49e932a3f934613d4c"
                    ]
                },
                {
                    "command": [
                        "exists (-c0).",
                        "VernacExtend",
                        "d8bb91ceee1b239cfaf9ab885d0fc1b9412c242a"
                    ]
                },
                {
                    "command": [
                        "rewrite <- Ha1, (le_antisymm _ _ Hb2 Hb1).",
                        "VernacExtend",
                        "e7651ed19ea219ff2fcb2f82460736c6aa456d51"
                    ]
                },
                {
                    "command": [
                        "repeat split.",
                        "VernacExtend",
                        "7968f2448e3e51b1de42f5c433248f4a827b4da2"
                    ]
                },
                {
                    "command": [
                        "rewrite add_0_r, lxor_0_r, lxor_m1_l.",
                        "VernacExtend",
                        "cc1f664e95a028a78d28fdc57e4eb4fd4469c2ef"
                    ]
                },
                {
                    "command": [
                        "unfold lnot.",
                        "VernacExtend",
                        "9f89ba5f03b4f6d2828128bb19453d82e2d8bb50"
                    ]
                },
                {
                    "command": [
                        "now rewrite opp_involutive, add_comm, add_opp_r, sub_1_r.",
                        "VernacExtend",
                        "9be3a1149eebeee8834d3d7f7c84d6282afff60b"
                    ]
                },
                {
                    "command": [
                        "rewrite land_0_r, lor_0_r, lor_0_l, land_m1_r.",
                        "VernacExtend",
                        "92d65a68bb53c5ec0ab03332fed8f666aab1c3b6"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "apply div_unique with c0.",
                        "VernacExtend",
                        "f9e102deb42fd55be32fde7be96a305253ebafbe"
                    ]
                },
                {
                    "command": [
                        "left; destruct c0; simpl; split; order'.",
                        "VernacExtend",
                        "9e256cad1f5900964de4d49a75971d464ab0bf7f"
                    ]
                },
                {
                    "command": [
                        "now rewrite two_succ, mul_succ_l, mul_1_l, add_opp_r, sub_add.",
                        "VernacExtend",
                        "0e8a4f435a9d4ff883c2c356fc2c745981421ecf"
                    ]
                },
                {
                    "command": [
                        "rewrite bit0_odd, odd_opp; destruct c0; simpl; apply odd_1 || apply odd_0.",
                        "VernacExtend",
                        "da41f9bcea85c44d12d96f49e932a3f934613d4c"
                    ]
                },
                {
                    "command": [
                        "exists (c0 + 2*(-1)).",
                        "VernacExtend",
                        "ccb7d4732e61ca0bd4a8cce55a94a252f98cecd0"
                    ]
                },
                {
                    "command": [
                        "rewrite <- Ha1, <- Hb1.",
                        "VernacExtend",
                        "1215fb87e248e61590c9288f3fbc53627a03966f"
                    ]
                },
                {
                    "command": [
                        "repeat split.",
                        "VernacExtend",
                        "7968f2448e3e51b1de42f5c433248f4a827b4da2"
                    ]
                },
                {
                    "command": [
                        "rewrite lxor_m1_l, lnot_m1, lxor_0_l.",
                        "VernacExtend",
                        "1ec172dbe398680cea7e80e6430adc672e20815d"
                    ]
                },
                {
                    "command": [
                        "now rewrite two_succ, mul_succ_l, mul_1_l, add_comm, add_assoc.",
                        "VernacExtend",
                        "472212ff1528acd1a8a76d56ec49af13769b12b9"
                    ]
                },
                {
                    "command": [
                        "rewrite land_m1_l, lor_m1_l.",
                        "VernacExtend",
                        "16e1d367dcbf49b5c0f8ee72a6d320b9122702ca"
                    ]
                },
                {
                    "command": [
                        "apply add_b2z_double_div2.",
                        "VernacExtend",
                        "0c717dc15301a4aa7a17530b1a816d34200f4444"
                    ]
                },
                {
                    "command": [
                        "apply add_b2z_double_bit0.",
                        "VernacExtend",
                        "f5f9cf35e9be4b265c7619987d9ee6d0e65f8a1c"
                    ]
                },
                {
                    "command": [
                        "clear n Hn.",
                        "VernacExtend",
                        "4816a25feb4b411159f5c0966c1e7caf220a499e"
                    ]
                },
                {
                    "command": [
                        "intros n Hn IH a b c0 Ha Hb.",
                        "VernacExtend",
                        "947ddac066992f7fb8fe5a3e7540b7b0fa88a82c"
                    ]
                },
                {
                    "command": [
                        "set (c1:=nextcarry a.[0] b.[0] c0).",
                        "VernacExtend",
                        "3780c57e2ea6ff6c1e24b0c77076e0bf5be8058d"
                    ]
                },
                {
                    "command": [
                        "destruct (IH (a/2) (b/2) c1) as (c & IH1 & IH2 & Hc); clear IH.",
                        "VernacExtend",
                        "cd2ad205be6ebd0ef7406312f4bb759460de2262"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "apply div_le_lower_bound.",
                        "VernacExtend",
                        "3a8af823eeeb0b711a6c350567a3cbeb5d6a4cb8"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "now rewrite mul_opp_r, <- pow_succ_r.",
                        "VernacExtend",
                        "ac7dce3a6b85e59113faca0278dd7ee442085e98"
                    ]
                },
                {
                    "command": [
                        "apply div_lt_upper_bound.",
                        "VernacExtend",
                        "ae43ff00025c0c34cf1bf091a9ca19a5906a1664"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- pow_succ_r.",
                        "VernacExtend",
                        "27e6bf0b8f301dea8e87222be61385cd18120e48"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "apply div_le_lower_bound.",
                        "VernacExtend",
                        "3a8af823eeeb0b711a6c350567a3cbeb5d6a4cb8"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "now rewrite mul_opp_r, <- pow_succ_r.",
                        "VernacExtend",
                        "ac7dce3a6b85e59113faca0278dd7ee442085e98"
                    ]
                },
                {
                    "command": [
                        "apply div_lt_upper_bound.",
                        "VernacExtend",
                        "ae43ff00025c0c34cf1bf091a9ca19a5906a1664"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- pow_succ_r.",
                        "VernacExtend",
                        "27e6bf0b8f301dea8e87222be61385cd18120e48"
                    ]
                },
                {
                    "command": [
                        "exists (c0 + 2*c).",
                        "VernacExtend",
                        "d1d82016be5e55061823ec17268c3169dbcad62e"
                    ]
                },
                {
                    "command": [
                        "repeat split.",
                        "VernacExtend",
                        "7968f2448e3e51b1de42f5c433248f4a827b4da2"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "le_elim Hm.",
                        "VernacExtend",
                        "e8c31582b3219574364c8c483f86d240447d9e96"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (succ_pred m), lt_succ_r in Hm.",
                        "VernacExtend",
                        "07ead6eca25afde51a81b2e0a06028d8ffbb3e56"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (succ_pred m), <- !div2_bits, <- 2 lxor_spec by trivial.",
                        "VernacExtend",
                        "40ac5eda9f86b3a23646e337b4a8c30e40523154"
                    ]
                },
                {
                    "command": [
                        "f_equiv.",
                        "VernacExtend",
                        "ed0db7be627cb3834790ae805a13139db94a9012"
                    ]
                },
                {
                    "command": [
                        "rewrite add_b2z_double_div2, <- IH1.",
                        "VernacExtend",
                        "541f9e22dc2087285ecbac1d205d0044fc2d5cfe"
                    ]
                },
                {
                    "command": [
                        "apply add_carry_div2.",
                        "VernacExtend",
                        "5076c29456b4922eb480da99250f4fe823396a41"
                    ]
                },
                {
                    "command": [
                        "rewrite <- Hm.",
                        "VernacExtend",
                        "69ec748689bbf57009285e1da612c01efdea5784"
                    ]
                },
                {
                    "command": [
                        "now rewrite add_b2z_double_bit0, add3_bit0, b2z_bit0.",
                        "VernacExtend",
                        "12e25041cd89b4b1ce4799504974ece81564e75b"
                    ]
                },
                {
                    "command": [
                        "rewrite add_b2z_double_div2.",
                        "VernacExtend",
                        "bfb46d1abe797b10da34d98f459618aa599515fc"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "le_elim Hm.",
                        "VernacExtend",
                        "e8c31582b3219574364c8c483f86d240447d9e96"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (succ_pred m), lt_succ_r in Hm.",
                        "VernacExtend",
                        "07ead6eca25afde51a81b2e0a06028d8ffbb3e56"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (succ_pred m), <- !div2_bits, IH2 by trivial.",
                        "VernacExtend",
                        "a9f402d6d2efd062772db5f54c44dec370dce70e"
                    ]
                },
                {
                    "command": [
                        "autorewrite with bitwise.",
                        "VernacExtend",
                        "51312368aa86f33a1442158e46d7c02e570d1468"
                    ]
                },
                {
                    "command": [
                        "now rewrite add_b2z_double_div2.",
                        "VernacExtend",
                        "c12df6aebed1d90bbab8f2383604bc980c083c69"
                    ]
                },
                {
                    "command": [
                        "rewrite <- Hm.",
                        "VernacExtend",
                        "69ec748689bbf57009285e1da612c01efdea5784"
                    ]
                },
                {
                    "command": [
                        "now rewrite add_b2z_double_bit0.",
                        "VernacExtend",
                        "7141424650b210b8ea89e621bd2c4cce7ec1734f"
                    ]
                },
                {
                    "command": [
                        "apply add_b2z_double_bit0.",
                        "VernacExtend",
                        "f5f9cf35e9be4b265c7619987d9ee6d0e65f8a1c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_carry_bits",
            "line_nb": 1672,
            "steps": [
                {
                    "command": [
                        "intros a b c0.",
                        "VernacExtend",
                        "407b376272a2dbd6b9fa1a1165d568cefd85f086"
                    ]
                },
                {
                    "command": [
                        "set (n := max (abs a) (abs b)).",
                        "VernacExtend",
                        "bd3347ad49ee056deb1dfb3b04526abd45aedf5b"
                    ]
                },
                {
                    "command": [
                        "apply (add_carry_bits_aux n).",
                        "VernacExtend",
                        "9ae98feefba85a4823aa13cf28309e696211cc7e"
                    ]
                },
                {
                    "command": [
                        "unfold n.",
                        "VernacExtend",
                        "a1d1e65e22d15a12c388030f06adcfb7c9c48fd5"
                    ]
                },
                {
                    "command": [
                        "destruct (le_ge_cases (abs a) (abs b)); [rewrite max_r|rewrite max_l]; order_pos'.",
                        "VernacExtend",
                        "34a4d5f7f320aa02ec03f39a6efbab5d446d8132"
                    ]
                },
                {
                    "command": [
                        "assert (Ha : abs a < 2^n).",
                        "VernacExtend",
                        "bfea0c8fce0dd6714c7a17663ae706a0179005a8"
                    ]
                },
                {
                    "command": [
                        "apply lt_le_trans with (2^(abs a)).",
                        "VernacExtend",
                        "e40bc930e239d95492caeb8befe219f83da0c8c5"
                    ]
                },
                {
                    "command": [
                        "apply pow_gt_lin_r; order_pos'.",
                        "VernacExtend",
                        "37234161e71b72e8cd5d3cdb1c46a902daeda601"
                    ]
                },
                {
                    "command": [
                        "apply pow_le_mono_r.",
                        "VernacExtend",
                        "d9272c3d1b362616ef6c4b5fa6d066719035a89b"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "unfold n.",
                        "VernacExtend",
                        "a1d1e65e22d15a12c388030f06adcfb7c9c48fd5"
                    ]
                },
                {
                    "command": [
                        "destruct (le_ge_cases (abs a) (abs b)); [rewrite max_r|rewrite max_l]; try order.",
                        "VernacExtend",
                        "70e3510fdbb79d24df41880e613f44e0d7dc3a8c"
                    ]
                },
                {
                    "command": [
                        "apply abs_lt in Ha.",
                        "VernacExtend",
                        "78d15a74dc4bf7e57f48979af652ece7161a6cf8"
                    ]
                },
                {
                    "command": [
                        "destruct Ha; split; order.",
                        "VernacExtend",
                        "b02d0ad2612010ac7ad9a89d40912b1dfcac29a5"
                    ]
                },
                {
                    "command": [
                        "assert (Hb : abs b < 2^n).",
                        "VernacExtend",
                        "a965ccf486ba2ac2c3053521504a6cbf3eae0872"
                    ]
                },
                {
                    "command": [
                        "apply lt_le_trans with (2^(abs b)).",
                        "VernacExtend",
                        "17951cc81bd60129eb38acb6503ef7707786dec2"
                    ]
                },
                {
                    "command": [
                        "apply pow_gt_lin_r; order_pos'.",
                        "VernacExtend",
                        "37234161e71b72e8cd5d3cdb1c46a902daeda601"
                    ]
                },
                {
                    "command": [
                        "apply pow_le_mono_r.",
                        "VernacExtend",
                        "d9272c3d1b362616ef6c4b5fa6d066719035a89b"
                    ]
                },
                {
                    "command": [
                        "order'.",
                        "VernacExtend",
                        "26a428c4e19636d4a0cb0933578ee52cd17419c4"
                    ]
                },
                {
                    "command": [
                        "unfold n.",
                        "VernacExtend",
                        "a1d1e65e22d15a12c388030f06adcfb7c9c48fd5"
                    ]
                },
                {
                    "command": [
                        "destruct (le_ge_cases (abs a) (abs b)); [rewrite max_r|rewrite max_l]; try order.",
                        "VernacExtend",
                        "70e3510fdbb79d24df41880e613f44e0d7dc3a8c"
                    ]
                },
                {
                    "command": [
                        "apply abs_lt in Hb.",
                        "VernacExtend",
                        "a69b9d436ab3e5c42c0c6ffcbcd6c057ae7201d1"
                    ]
                },
                {
                    "command": [
                        "destruct Hb; split; order.",
                        "VernacExtend",
                        "892f03366bf903cdda61a8fd49577cab111408a8"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_bit1",
            "line_nb": 1697,
            "steps": [
                {
                    "command": [
                        "intros a b.",
                        "VernacExtend",
                        "8c4941fda9d591147c446ef6e06d248ec0e6bf7a"
                    ]
                },
                {
                    "command": [
                        "destruct (add_carry_bits a b false) as (c & EQ1 & EQ2 & Hc).",
                        "VernacExtend",
                        "14f603edbe606b62947c0f6eac3eec1fc20ac4ac"
                    ]
                },
                {
                    "command": [
                        "simpl in EQ1; rewrite add_0_r in EQ1.",
                        "VernacExtend",
                        "7c3250c4aa654826e331f5d1c94a6fa612a550c0"
                    ]
                },
                {
                    "command": [
                        "rewrite EQ1.",
                        "VernacExtend",
                        "82ce3af647ca06e0a77b88ceef0093caf16824f6"
                    ]
                },
                {
                    "command": [
                        "autorewrite with bitwise.",
                        "VernacExtend",
                        "51312368aa86f33a1442158e46d7c02e570d1468"
                    ]
                },
                {
                    "command": [
                        "f_equal.",
                        "VernacExtend",
                        "dfce814d1efcef60f8330516ad88155a3a5ec317"
                    ]
                },
                {
                    "command": [
                        "rewrite one_succ, <- div2_bits, EQ2 by order.",
                        "VernacExtend",
                        "be8410a6ee9ee1016f813db704f58b42da73fddf"
                    ]
                },
                {
                    "command": [
                        "autorewrite with bitwise.",
                        "VernacExtend",
                        "51312368aa86f33a1442158e46d7c02e570d1468"
                    ]
                },
                {
                    "command": [
                        "rewrite Hc.",
                        "VernacExtend",
                        "fc5aedf7a3e2d990ae51448e074500a246f368e9"
                    ]
                },
                {
                    "command": [
                        "simpl.",
                        "VernacExtend",
                        "1b93169f4cf876d207c1fab22a2347202ab48d85"
                    ]
                },
                {
                    "command": [
                        "apply orb_false_r.",
                        "VernacExtend",
                        "c0fa87fb1baa1cbcd361805f26554fb59f562524"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "nocarry_equiv",
            "line_nb": 1710,
            "steps": [
                {
                    "command": [
                        "intros a b c H H'.",
                        "VernacExtend",
                        "2ab3b5830653505220d4b4702e30e00048f726ed"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "intros EQ; rewrite EQ in *.",
                        "VernacExtend",
                        "30c2b48e39faae7dacee96152f8400b00817d58e"
                    ]
                },
                {
                    "command": [
                        "rewrite div_0_l in H by order'.",
                        "VernacExtend",
                        "1e3fdfec9ee96e0e3e352186e239ccbdc61144bb"
                    ]
                },
                {
                    "command": [
                        "symmetry in H.",
                        "VernacExtend",
                        "5ef7cf40d6f1a8a9f9fae5220b667eef42ea5534"
                    ]
                },
                {
                    "command": [
                        "now apply lor_eq_0_l in H.",
                        "VernacExtend",
                        "9a88040a7043c347e7e8782447ff9a8ad48f1b5c"
                    ]
                },
                {
                    "command": [
                        "intros EQ.",
                        "VernacExtend",
                        "55ec42483a4ca0813a68f464f2703cf9ccb237d7"
                    ]
                },
                {
                    "command": [
                        "rewrite EQ, lor_0_l in H.",
                        "VernacExtend",
                        "9aa2f39b7d005733c3b2dab1b09dc10cbb2ed500"
                    ]
                },
                {
                    "command": [
                        "apply bits_inj'.",
                        "VernacExtend",
                        "03f76f7c96f3286ea828adfe9c20da05e7163e15"
                    ]
                },
                {
                    "command": [
                        "intros n Hn.",
                        "VernacExtend",
                        "4a15d287eb245c84eabfb58cba2e377ac025029a"
                    ]
                },
                {
                    "command": [
                        "rewrite bits_0.",
                        "VernacExtend",
                        "74b580cb4cf657a9673cf07a73276cee95d0eda5"
                    ]
                },
                {
                    "command": [
                        "apply le_ind with (4:=Hn).",
                        "VernacExtend",
                        "b10bf56177b18b3864f34135ff8612c5eb62f941"
                    ]
                },
                {
                    "command": [
                        "solve_proper.",
                        "VernacExtend",
                        "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "clear n Hn.",
                        "VernacExtend",
                        "4816a25feb4b411159f5c0966c1e7caf220a499e"
                    ]
                },
                {
                    "command": [
                        "intros n Hn IH.",
                        "VernacExtend",
                        "592626c553ee64a7c9d93ee91674442104f15123"
                    ]
                },
                {
                    "command": [
                        "rewrite <- div2_bits, H; trivial.",
                        "VernacExtend",
                        "50a1a74a81d81fdb83a8f93e290a6baeb38014d1"
                    ]
                },
                {
                    "command": [
                        "autorewrite with bitwise.",
                        "VernacExtend",
                        "51312368aa86f33a1442158e46d7c02e570d1468"
                    ]
                },
                {
                    "command": [
                        "now rewrite IH.",
                        "VernacExtend",
                        "81522b1f7744483b2809ae9ad2e40d948f1f0b36"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_nocarry_lxor",
            "line_nb": 1731,
            "steps": [
                {
                    "command": [
                        "intros a b H.",
                        "VernacExtend",
                        "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
                    ]
                },
                {
                    "command": [
                        "destruct (add_carry_bits a b false) as (c & EQ1 & EQ2 & Hc).",
                        "VernacExtend",
                        "14f603edbe606b62947c0f6eac3eec1fc20ac4ac"
                    ]
                },
                {
                    "command": [
                        "simpl in EQ1; rewrite add_0_r in EQ1.",
                        "VernacExtend",
                        "7c3250c4aa654826e331f5d1c94a6fa612a550c0"
                    ]
                },
                {
                    "command": [
                        "rewrite EQ1.",
                        "VernacExtend",
                        "82ce3af647ca06e0a77b88ceef0093caf16824f6"
                    ]
                },
                {
                    "command": [
                        "apply (nocarry_equiv a b c) in H; trivial.",
                        "VernacExtend",
                        "0e8b53c8017c2a86bda203bd58e74f401d8813da"
                    ]
                },
                {
                    "command": [
                        "rewrite H.",
                        "VernacExtend",
                        "6192df8b89486a3ba89a78e26e0d70cae2dc94c2"
                    ]
                },
                {
                    "command": [
                        "now rewrite lxor_0_r.",
                        "VernacExtend",
                        "34dd7f7f2827831bdbc1ed243d4804719e3aa2e2"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "ldiff_le",
            "line_nb": 1740,
            "steps": [
                {
                    "command": [
                        "assert (AUX : forall n, 0<=n -> forall a b, 0 <= a < 2^n -> 0<=b -> ldiff a b == 0 -> a <= b).",
                        "VernacExtend",
                        "24d11fa6fc969261bbf87ae95811fbaf05ce5163"
                    ]
                },
                {
                    "command": [
                        "intros n Hn.",
                        "VernacExtend",
                        "4a15d287eb245c84eabfb58cba2e377ac025029a"
                    ]
                },
                {
                    "command": [
                        "apply le_ind with (4:=Hn); clear n Hn.",
                        "VernacExtend",
                        "abf4f65d28de8d65fe525beb593183bb4e81b473"
                    ]
                },
                {
                    "command": [
                        "solve_proper.",
                        "VernacExtend",
                        "82c8a5c0bba0e15dadfebb3446ef2557300c23ea"
                    ]
                },
                {
                    "command": [
                        "intros a b Ha Hb _.",
                        "VernacExtend",
                        "302b6cab59192bfadf4e61f9671d847599c90642"
                    ]
                },
                {
                    "command": [
                        "rewrite pow_0_r, one_succ, lt_succ_r in Ha.",
                        "VernacExtend",
                        "58dddd09b1f4958f569327d0c59ae5653fe0640f"
                    ]
                },
                {
                    "command": [
                        "setoid_replace a with 0 by (destruct Ha; order'); trivial.",
                        "VernacExtend",
                        "9fbd9528d8fe722ab05ea581547e1fbc60a24a86"
                    ]
                },
                {
                    "command": [
                        "intros n Hn IH a b (Ha,Ha') Hb H.",
                        "VernacExtend",
                        "73a2dcebcf211ca60dc106f38d7f902bef3b1e90"
                    ]
                },
                {
                    "command": [
                        "assert (NEQ : 2 ~= 0) by order'.",
                        "VernacExtend",
                        "ea911a2597f99042c343feeff60582cc8d16268b"
                    ]
                },
                {
                    "command": [
                        "rewrite (div_mod a 2 NEQ), (div_mod b 2 NEQ).",
                        "VernacExtend",
                        "85db18babe080ccb4cbd923b9cd92c5cedda047e"
                    ]
                },
                {
                    "command": [
                        "apply add_le_mono.",
                        "VernacExtend",
                        "8e626a1b2961fac863622633a1c4d74b9f2577bf"
                    ]
                },
                {
                    "command": [
                        "apply mul_le_mono_pos_l; try order'.",
                        "VernacExtend",
                        "53b1dc78820e2557a91df981d32c68136ed10e21"
                    ]
                },
                {
                    "command": [
                        "apply IH.",
                        "VernacExtend",
                        "88103d45393d3ee3ab547447d913543854db8cea"
                    ]
                },
                {
                    "command": [
                        "split.",
                        "VernacExtend",
                        "55abc140132bd88981001ac656020469a8d503eb"
                    ]
                },
                {
                    "command": [
                        "apply div_pos; order'.",
                        "VernacExtend",
                        "34f89484f9836c5b1bc547cc7d2f248c1c7f8888"
                    ]
                },
                {
                    "command": [
                        "apply div_lt_upper_bound; try order'.",
                        "VernacExtend",
                        "477d9b6518bc21110e2df16cd1c5e6ef9d8c32e5"
                    ]
                },
                {
                    "command": [
                        "now rewrite <- pow_succ_r.",
                        "VernacExtend",
                        "27e6bf0b8f301dea8e87222be61385cd18120e48"
                    ]
                },
                {
                    "command": [
                        "apply div_pos; order'.",
                        "VernacExtend",
                        "34f89484f9836c5b1bc547cc7d2f248c1c7f8888"
                    ]
                },
                {
                    "command": [
                        "rewrite <- (pow_1_r 2), <- 2 shiftr_div_pow2 by order'.",
                        "VernacExtend",
                        "b294c06e545b87753224ed3cfd88ded11f36f80b"
                    ]
                },
                {
                    "command": [
                        "rewrite <- shiftr_ldiff, H, shiftr_div_pow2, pow_1_r, div_0_l; order'.",
                        "VernacExtend",
                        "22f62190851a56b279260b9e8bb522664d140e73"
                    ]
                },
                {
                    "command": [
                        "rewrite <- 2 bit0_mod.",
                        "VernacExtend",
                        "38531df94a140c4ebf3674cc69c34a4175307598"
                    ]
                },
                {
                    "command": [
                        "apply bits_inj_iff in H.",
                        "VernacExtend",
                        "f51e3b8a2fb2e49ba92ad1b25a73c4d0494ec325"
                    ]
                },
                {
                    "command": [
                        "specialize (H 0).",
                        "VernacExtend",
                        "fe4ed323e7d8083878d72a7b6dca83d9d9a08c27"
                    ]
                },
                {
                    "command": [
                        "rewrite ldiff_spec, bits_0 in H.",
                        "VernacExtend",
                        "6ea6680db19c422f360ae5902cddcbc698ec228a"
                    ]
                },
                {
                    "command": [
                        "destruct a.[0], b.[0]; try discriminate; simpl; order'.",
                        "VernacExtend",
                        "3e17c5bf7e8c67bf4f6338b7c62c3b1270157606"
                    ]
                },
                {
                    "command": [
                        "intros a b Hb Hd.",
                        "VernacExtend",
                        "052c8bdb82bc9c7c0e4350fa1d3e9b9cffd53ced"
                    ]
                },
                {
                    "command": [
                        "assert (Ha : 0<=a).",
                        "VernacExtend",
                        "64277ab2f0dc10ffd4f6f59c3cb564a39f9d4bde"
                    ]
                },
                {
                    "command": [
                        "apply le_ngt; intros Ha'.",
                        "VernacExtend",
                        "014efea2d49bfbe5a8d8ba322955d3aab6552963"
                    ]
                },
                {
                    "command": [
                        "apply (lt_irrefl 0).",
                        "VernacExtend",
                        "96c18a8b68b1bfb0eb0a45a78e4bf07284d8d74b"
                    ]
                },
                {
                    "command": [
                        "rewrite <- Hd at 1.",
                        "VernacExtend",
                        "e43ad486d407919285f9bd77a1afa7fdd89c938a"
                    ]
                },
                {
                    "command": [
                        "apply ldiff_neg.",
                        "VernacExtend",
                        "4ebc9d2cd317c283c4752923141f86a23e4930f0"
                    ]
                },
                {
                    "command": [
                        "now split.",
                        "VernacExtend",
                        "1791b9ff1e86fc70e4ee1a32bce684778be25d40"
                    ]
                },
                {
                    "command": [
                        "split; trivial.",
                        "VernacExtend",
                        "51e6eaa57561ac50797e703222408862cfba3b15"
                    ]
                },
                {
                    "command": [
                        "apply (AUX a); try split; trivial.",
                        "VernacExtend",
                        "2ca7408831702a3b47bcf040d47931f39641fbe4"
                    ]
                },
                {
                    "command": [
                        "apply pow_gt_lin_r; order'.",
                        "VernacExtend",
                        "e65acbbffc40da956ef2b4a97794de02626fa0b3"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "sub_nocarry_ldiff",
            "line_nb": 1777,
            "steps": [
                {
                    "command": [
                        "intros a b H.",
                        "VernacExtend",
                        "46d2618ac2fa01d057d8240f05e4d61cc7f056e5"
                    ]
                },
                {
                    "command": [
                        "apply add_cancel_r with b.",
                        "VernacExtend",
                        "34be3ff97429694b40dca0e7baccf86f537070b0"
                    ]
                },
                {
                    "command": [
                        "rewrite sub_add.",
                        "VernacExtend",
                        "cc89d6d3d76f99fe134079c6846321fb3a3b4f6c"
                    ]
                },
                {
                    "command": [
                        "symmetry.",
                        "VernacExtend",
                        "a08fc0dc04bba893008bded8181f393e2d8db167"
                    ]
                },
                {
                    "command": [
                        "rewrite add_nocarry_lxor; trivial.",
                        "VernacExtend",
                        "f65e89a86e0ffcedea194a68ba282303c6b3a1a3"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "apply bits_inj_iff in H.",
                        "VernacExtend",
                        "f51e3b8a2fb2e49ba92ad1b25a73c4d0494ec325"
                    ]
                },
                {
                    "command": [
                        "specialize (H m).",
                        "VernacExtend",
                        "78265905ec9cd978885b4d302be0e577da72df5e"
                    ]
                },
                {
                    "command": [
                        "rewrite ldiff_spec, bits_0 in H.",
                        "VernacExtend",
                        "6ea6680db19c422f360ae5902cddcbc698ec228a"
                    ]
                },
                {
                    "command": [
                        "now destruct a.[m], b.[m].",
                        "VernacExtend",
                        "b3cf0e358aa4e53cf7396c9db2e901b9c9ae2de3"
                    ]
                },
                {
                    "command": [
                        "apply land_ldiff.",
                        "VernacExtend",
                        "18a05575bb27adc62e01a0df64629ad9656f0d77"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_nocarry_lt_pow2",
            "line_nb": 1790,
            "steps": [
                {
                    "command": [
                        "intros a b n H Ha Hb.",
                        "VernacExtend",
                        "d50040e77487a2966970513cdc8f69d0cd933a24"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases a 0) as [Ha'|Ha'].",
                        "VernacExtend",
                        "23dbd20c7bcee88b7babd0db127afad25be19a36"
                    ]
                },
                {
                    "command": [
                        "apply le_lt_trans with (0+b).",
                        "VernacExtend",
                        "71212d3ff7d345a2ec15f98e5cd05022bc699850"
                    ]
                },
                {
                    "command": [
                        "now apply add_le_mono_r.",
                        "VernacExtend",
                        "fa8c57b0015f2326cde939db58f83faf349538ed"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases b 0) as [Hb'|Hb'].",
                        "VernacExtend",
                        "35ff7f65f96aaf3a80dcd9fb341c37a3defc5bc0"
                    ]
                },
                {
                    "command": [
                        "apply le_lt_trans with (a+0).",
                        "VernacExtend",
                        "7135b29aa54bfe4f4a94096f3cd929679a028f8f"
                    ]
                },
                {
                    "command": [
                        "now apply add_le_mono_l.",
                        "VernacExtend",
                        "0d41a77e1ecac43d6b8c8ba3730494b687f116ee"
                    ]
                },
                {
                    "command": [
                        "now nzsimpl.",
                        "VernacExtend",
                        "7a34e6b2056b7f8be25b677c8236ffacba18aa9d"
                    ]
                },
                {
                    "command": [
                        "rewrite add_nocarry_lxor by order.",
                        "VernacExtend",
                        "4ef292cb6d0942ffa0355e3faf6c1bd2665a3a51"
                    ]
                },
                {
                    "command": [
                        "destruct (lt_ge_cases 0 (lxor a b)); [|apply le_lt_trans with 0; order_pos].",
                        "VernacExtend",
                        "12129b9b7004b575a1f428e1fd2296af44ba0a71"
                    ]
                },
                {
                    "command": [
                        "apply log2_lt_pow2; trivial.",
                        "VernacExtend",
                        "4bad2dbe19b88dce11f2b9add565b1203d501175"
                    ]
                },
                {
                    "command": [
                        "apply log2_lt_pow2 in Ha; trivial.",
                        "VernacExtend",
                        "e28cc5c51764b1c774c6661adc83d3b0d3c8a6c0"
                    ]
                },
                {
                    "command": [
                        "apply log2_lt_pow2 in Hb; trivial.",
                        "VernacExtend",
                        "67f445f43d140341d84796020f7976fe69304818"
                    ]
                },
                {
                    "command": [
                        "apply le_lt_trans with (max (log2 a) (log2 b)).",
                        "VernacExtend",
                        "7d3121dd7ff4c390535227a08b6a3c0cdabb4816"
                    ]
                },
                {
                    "command": [
                        "apply log2_lxor; order.",
                        "VernacExtend",
                        "e7cd9586e5bbd7217cb120fa2d56a309db95ab65"
                    ]
                },
                {
                    "command": [
                        "destruct (le_ge_cases (log2 a) (log2 b)); [rewrite max_r|rewrite max_l]; order.",
                        "VernacExtend",
                        "125df5e71c37aa5c83d63055ccff42dc3305e1aa"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "add_nocarry_mod_lt_pow2",
            "line_nb": 1809,
            "steps": [
                {
                    "command": [
                        "intros a b n Hn H.",
                        "VernacExtend",
                        "bfcf8ccd66845a03ad5b09e43f11ddb261a35777"
                    ]
                },
                {
                    "command": [
                        "apply add_nocarry_lt_pow2.",
                        "VernacExtend",
                        "d5450b7fc9e724c97d6ceb2df277e7b29337d1b6"
                    ]
                },
                {
                    "command": [
                        "bitwise.",
                        "VernacExtend",
                        "346e0f23ce9e09b7a8a9e6bf8b6a17d93695f829"
                    ]
                },
                {
                    "command": [
                        "destruct (le_gt_cases n m).",
                        "VernacExtend",
                        "2e3714ccf3c4e6ca651253c2f97278d1ef35a22d"
                    ]
                },
                {
                    "command": [
                        "rewrite mod_pow2_bits_high; now split.",
                        "VernacExtend",
                        "207e6ff410320ecda21b3a8b6c5a361b22aee736"
                    ]
                },
                {
                    "command": [
                        "now rewrite !mod_pow2_bits_low, <- land_spec, H, bits_0.",
                        "VernacExtend",
                        "c3066ab8909a805674c4a5c71820629dbcdc00c8"
                    ]
                },
                {
                    "command": [
                        "apply mod_pos_bound; order_pos.",
                        "VernacExtend",
                        "72a1f8fd1ba80c5ae501401e569b65980f53567f"
                    ]
                },
                {
                    "command": [
                        "apply mod_pos_bound; order_pos.",
                        "VernacExtend",
                        "72a1f8fd1ba80c5ae501401e569b65980f53567f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        }
    ]
}