INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:13:26 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 buffer104/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            buffer92/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 1.983ns (26.331%)  route 5.548ns (73.669%))
  Logic Levels:           21  (CARRY4=4 LUT2=2 LUT3=2 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2373, unset)         0.508     0.508    buffer104/clk
                         FDRE                                         r  buffer104/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer104/outs_reg[0]/Q
                         net (fo=5, unplaced)         0.444     1.178    buffer261/fifo/Q[0]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.297 r  buffer261/fifo/transmitValue_i_9__4/O
                         net (fo=1, unplaced)         0.000     1.297    cmpi1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     1.581 r  cmpi1/transmitValue_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.007     1.588    cmpi1/transmitValue_reg_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     1.723 f  cmpi1/transmitValue_reg_i_3/CO[0]
                         net (fo=116, unplaced)       0.275     1.998    buffer264/fifo/result[0]
                         LUT6 (Prop_lut6_I5_O)        0.127     2.125 f  buffer264/fifo/dataReg[0]_i_2__0/O
                         net (fo=10, unplaced)        0.287     2.412    control_merge2/fork_valid/generateBlocks[1].regblock/dataReg_reg[0]_4
                         LUT5 (Prop_lut5_I4_O)        0.043     2.455 f  control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__151/O
                         net (fo=4, unplaced)         0.268     2.723    control_merge2/tehb/control/fork75_outs_1_valid
                         LUT6 (Prop_lut6_I4_O)        0.043     2.766 f  control_merge2/tehb/control/dataReg[7]_i_5/O
                         net (fo=19, unplaced)        0.303     3.069    buffer260/fifo/dataReg_reg[2]_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.112 r  buffer260/fifo/dataReg[7]_i_2__0/O
                         net (fo=3, unplaced)         0.262     3.374    buffer92/control/Memory_reg[0][8][7]
                         LUT3 (Prop_lut3_I2_O)        0.043     3.417 r  buffer92/control/Memory[0][7]_i_2__3/O
                         net (fo=13, unplaced)        0.294     3.711    buffer218/fifo/D[7]
                         LUT5 (Prop_lut5_I0_O)        0.043     3.754 r  buffer218/fifo/Memory[0][0]_i_13__2/O
                         net (fo=26, unplaced)        0.310     4.064    cmpi14/buffer231_outs[3]
                         LUT6 (Prop_lut6_I2_O)        0.043     4.107 r  cmpi14/Memory[0][0]_i_22/O
                         net (fo=1, unplaced)         0.244     4.351    cmpi14/Memory[0][0]_i_22_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     4.394 r  cmpi14/Memory[0][0]_i_11/O
                         net (fo=1, unplaced)         0.000     4.394    cmpi14/Memory[0][0]_i_11_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.640 r  cmpi14/Memory_reg[0][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.640    cmpi14/Memory_reg[0][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     4.762 r  cmpi14/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=8, unplaced)         0.282     5.044    buffer247/fifo/result[0]
                         LUT2 (Prop_lut2_I1_O)        0.122     5.166 f  buffer247/fifo/i__i_12__1/O
                         net (fo=1, unplaced)         0.244     5.410    buffer247/fifo/i__i_12__1_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.453 f  buffer247/fifo/i__i_8__0/O
                         net (fo=4, unplaced)         0.268     5.721    buffer249/fifo/Full_reg_2
                         LUT6 (Prop_lut6_I0_O)        0.043     5.764 r  buffer249/fifo/fullReg_i_3__34/O
                         net (fo=4, unplaced)         0.268     6.032    buffer249/fifo/Memory_reg[0][0]_1
                         LUT2 (Prop_lut2_I0_O)        0.043     6.075 r  buffer249/fifo/transmitValue_i_5__9/O
                         net (fo=2, unplaced)         0.255     6.330    fork74/control/generateBlocks[5].regblock/Memory[0][7]_i_4_2
                         LUT6 (Prop_lut6_I4_O)        0.043     6.373 r  fork74/control/generateBlocks[5].regblock/Memory[0][7]_i_5/O
                         net (fo=1, unplaced)         0.705     7.078    fork74/control/generateBlocks[5].regblock/Memory[0][7]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     7.121 r  fork74/control/generateBlocks[5].regblock/Memory[0][7]_i_4/O
                         net (fo=5, unplaced)         0.272     7.393    buffer218/fifo/anyBlockStop
                         LUT3 (Prop_lut3_I1_O)        0.043     7.436 r  buffer218/fifo/fullReg_i_3__9/O
                         net (fo=6, unplaced)         0.276     7.712    fork73/control/generateBlocks[0].regblock/dataReg_reg[7]_0
                         LUT6 (Prop_lut6_I1_O)        0.043     7.755 r  fork73/control/generateBlocks[0].regblock/dataReg[7]_i_1__2/O
                         net (fo=8, unplaced)         0.284     8.039    buffer92/E[0]
                         FDRE                                         r  buffer92/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=2373, unset)         0.483     9.183    buffer92/clk
                         FDRE                                         r  buffer92/dataReg_reg[0]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     8.955    buffer92/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                  0.916    




