<BaliSimProject version="1.3" path="." stage="0" language="-1" name="sim_FIFO" simType="QuestaSim">
    <Source worklib="work" path="FIFO.vhd" type="VHDL" langstandard="" include="none"/>
    <Source worklib="work" path="fifo_8x8_buffer_circular_tb.vhd" type="VHDL" langstandard="" include="none"/>
    <SimLib value="pmi_work ovi_ecp5u"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VHDL" name="testbench"/>
</BaliSimProject>
