$date
	Thu Sep 04 23:43:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module b_tb $end
$var wire 4 ! S [3:0] $end
$var wire 1 " COUT $end
$var reg 1 # Cin $end
$var reg 4 $ x [3:0] $end
$var reg 4 % y [3:0] $end
$scope module ba $end
$var wire 1 # Cin $end
$var wire 1 & correct $end
$var wire 4 ' x [3:0] $end
$var wire 4 ( y [3:0] $end
$var wire 4 ) s [3:0] $end
$var wire 1 * c3 $end
$var wire 1 + c2 $end
$var wire 1 , c1 $end
$var wire 4 - S [3:0] $end
$var wire 1 . Cout $end
$var wire 1 " COUT $end
$var wire 1 / C3 $end
$var wire 1 0 C2 $end
$var wire 1 1 C1 $end
$scope module f1 $end
$var wire 1 , Carry $end
$var wire 1 # Cin $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 4 s $end
$upscope $end
$scope module f2 $end
$var wire 1 + Carry $end
$var wire 1 , Cin $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 7 s $end
$upscope $end
$scope module f3 $end
$var wire 1 * Carry $end
$var wire 1 + Cin $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 : s $end
$upscope $end
$scope module f4 $end
$var wire 1 . Carry $end
$var wire 1 * Cin $end
$var wire 1 ; a $end
$var wire 1 < b $end
$var wire 1 = s $end
$upscope $end
$scope module f5 $end
$var wire 1 1 Carry $end
$var wire 1 > Cin $end
$var wire 1 ? a $end
$var wire 1 @ b $end
$var wire 1 A s $end
$upscope $end
$scope module f6 $end
$var wire 1 0 Carry $end
$var wire 1 1 Cin $end
$var wire 1 B a $end
$var wire 1 & b $end
$var wire 1 C s $end
$upscope $end
$scope module f7 $end
$var wire 1 / Carry $end
$var wire 1 0 Cin $end
$var wire 1 D a $end
$var wire 1 & b $end
$var wire 1 E s $end
$upscope $end
$scope module f8 $end
$var wire 1 " Carry $end
$var wire 1 / Cin $end
$var wire 1 F a $end
$var wire 1 G b $end
$var wire 1 H s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0H
0G
1F
0E
0D
0C
1B
0A
0@
0?
0>
1=
0<
1;
0:
09
08
17
16
05
04
03
02
01
10
1/
0.
b0 -
0,
0+
0*
b1010 )
b10 (
b1000 '
1&
b10 %
b1000 $
0#
1"
b0 !
$end
#20
