
*** Running vivado
    with args -log d3x7segDisplay.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source d3x7segDisplay.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source d3x7segDisplay.tcl -notrace
Command: synth_design -top d3x7segDisplay -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45996 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 363.852 ; gain = 98.383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'd3x7segDisplay' [D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:4]
INFO: [Synth 8-6157] synthesizing module 'd2to4decoder' [D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:61]
INFO: [Synth 8-226] default block is never used [D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:68]
INFO: [Synth 8-6155] done synthesizing module 'd2to4decoder' (1#1) [D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:61]
INFO: [Synth 8-6157] synthesizing module 'd7segDisplay' [D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:36]
INFO: [Synth 8-6157] synthesizing module 'm16x4Mux' [D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/imports/new/m16x4Mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'm4x2Mux' [D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/imports/new/m4x2Mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'm2x1Mux' [D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/imports/new/m2x1mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'm2x1Mux' (2#1) [D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/imports/new/m2x1mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'm4x2Mux' (3#1) [D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/imports/new/m4x2Mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'vcb' [D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/imports/new/vcb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vcb' (4#1) [D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/imports/new/vcb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'm16x4Mux' (5#1) [D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/imports/new/m16x4Mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'd7segDisplay' (6#1) [D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:36]
INFO: [Synth 8-6155] done synthesizing module 'd3x7segDisplay' (7#1) [D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/sources_1/new/d4x7segDisplay.v:4]
WARNING: [Synth 8-3917] design d3x7segDisplay has port outAnnode_selector[7] driven by constant 1
WARNING: [Synth 8-3917] design d3x7segDisplay has port outAnnode_selector[6] driven by constant 1
WARNING: [Synth 8-3917] design d3x7segDisplay has port outAnnode_selector[5] driven by constant 1
WARNING: [Synth 8-3917] design d3x7segDisplay has port outAnnode_selector[4] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 419.535 ; gain = 154.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 419.535 ; gain = 154.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 419.535 ; gain = 154.066
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/constrs_1/imports/CONSTANTS/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/constrs_1/imports/CONSTANTS/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.srcs/constrs_1/imports/CONSTANTS/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/d3x7segDisplay_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/d3x7segDisplay_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 765.047 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 765.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 765.047 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 765.047 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 765.047 ; gain = 499.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 765.047 ; gain = 499.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 765.047 ; gain = 499.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 765.047 ; gain = 499.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module d2to4decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design d3x7segDisplay has port outAnnode_selector[7] driven by constant 1
WARNING: [Synth 8-3917] design d3x7segDisplay has port outAnnode_selector[6] driven by constant 1
WARNING: [Synth 8-3917] design d3x7segDisplay has port outAnnode_selector[5] driven by constant 1
WARNING: [Synth 8-3917] design d3x7segDisplay has port outAnnode_selector[4] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 765.047 ; gain = 499.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 765.047 ; gain = 499.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 765.047 ; gain = 499.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 769.379 ; gain = 503.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 769.379 ; gain = 503.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 769.379 ; gain = 503.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 769.379 ; gain = 503.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 769.379 ; gain = 503.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 769.379 ; gain = 503.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 769.379 ; gain = 503.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     8|
|2     |LUT2  |    28|
|3     |LUT4  |    29|
|4     |LUT6  |     8|
|5     |IBUF  |    16|
|6     |OBUF  |     8|
|7     |OBUFT |     8|
+------+------+------+

Report Instance Areas: 
+------+-----------+---------------+------+
|      |Instance   |Module         |Cells |
+------+-----------+---------------+------+
|1     |top        |               |   105|
|2     |  d1       |d2to4decoder   |    28|
|3     |  u0       |d7segDisplay   |    21|
|4     |    i1     |m16x4Mux_19    |     3|
|5     |      m5   |m4x2Mux_38     |     3|
|6     |        I3 |m2x1Mux_39     |     3|
|7     |    i2     |m16x4Mux_20    |     3|
|8     |      m5   |m4x2Mux_36     |     3|
|9     |        I3 |m2x1Mux_37     |     3|
|10    |    i3     |m16x4Mux_21    |     3|
|11    |      m5   |m4x2Mux_34     |     3|
|12    |        I3 |m2x1Mux_35     |     3|
|13    |    i4     |m16x4Mux_22    |     3|
|14    |      m5   |m4x2Mux_32     |     3|
|15    |        I3 |m2x1Mux_33     |     3|
|16    |    i5     |m16x4Mux_23    |     3|
|17    |      m5   |m4x2Mux_30     |     3|
|18    |        I3 |m2x1Mux_31     |     3|
|19    |    i6     |m16x4Mux_24    |     3|
|20    |      m5   |m4x2Mux_28     |     3|
|21    |        I3 |m2x1Mux_29     |     3|
|22    |    i7     |m16x4Mux_25    |     3|
|23    |      m5   |m4x2Mux_26     |     3|
|24    |        I3 |m2x1Mux_27     |     3|
|25    |  u1       |d7segDisplay_0 |     7|
|26    |    i1     |m16x4Mux       |     1|
|27    |      m5   |m4x2Mux_17     |     1|
|28    |        I3 |m2x1Mux_18     |     1|
|29    |    i2     |m16x4Mux_1     |     1|
|30    |      m5   |m4x2Mux_15     |     1|
|31    |        I3 |m2x1Mux_16     |     1|
|32    |    i3     |m16x4Mux_2     |     1|
|33    |      m5   |m4x2Mux_13     |     1|
|34    |        I3 |m2x1Mux_14     |     1|
|35    |    i4     |m16x4Mux_3     |     1|
|36    |      m5   |m4x2Mux_11     |     1|
|37    |        I3 |m2x1Mux_12     |     1|
|38    |    i5     |m16x4Mux_4     |     1|
|39    |      m5   |m4x2Mux_9      |     1|
|40    |        I3 |m2x1Mux_10     |     1|
|41    |    i6     |m16x4Mux_5     |     1|
|42    |      m5   |m4x2Mux_7      |     1|
|43    |        I3 |m2x1Mux_8      |     1|
|44    |    i7     |m16x4Mux_6     |     1|
|45    |      m5   |m4x2Mux        |     1|
|46    |        I3 |m2x1Mux        |     1|
+------+-----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 769.379 ; gain = 503.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 769.379 ; gain = 158.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 769.379 ; gain = 503.910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 781.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 781.172 ; gain = 515.703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.172 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/ENES-246/-8SevenSegDisplays/4_d4x7segDisplay/d4x7SegDisplay.runs/synth_1/d3x7segDisplay.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file d3x7segDisplay_utilization_synth.rpt -pb d3x7segDisplay_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  4 16:02:17 2019...
