
AVRASM ver. 2.2.8  D:\UTEC\Semestre_4\Micro\github\Tec.Micro\lab1\4 Plotter\Plotter\main.asm Tue Sep 23 20:03:11 2025

[builtin](2): Including file 'D:/Microchip Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
D:\UTEC\Semestre_4\Micro\github\Tec.Micro\lab1\4 Plotter\Plotter\main.asm(2): Including file 'D:/Microchip Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328pdef.inc'
[builtin](2): Including file 'D:/Microchip Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
D:\UTEC\Semestre_4\Micro\github\Tec.Micro\lab1\4 Plotter\Plotter\main.asm(2): Including file 'D:/Microchip Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328pdef.inc'
                                 
                                 
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 .include "m328pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ;-----------------------------------------------------------------
                                 ; Constantes y definiciones
                                 ;-----------------------------------------------------------------
                                 
                                 .cseg
                                 .equ _TIMER0_OVF_COUNT = 60		; Button cooldown
                                 .equ _TIMER2_OVF_COUNT = 2		; Bottom led blink speed
                                 
                                 .equ TX_BUF_SIZE = 256                 ; power of two
                                 .equ TX_BUF_MASK = TX_BUF_SIZE - 1    ; 0x0F for size 1
                                 
                                 .equ _F_CPU = 16000000
                                 .equ _BAUD = 9600
                                 .equ _BPS = (_F_CPU/16/_BAUD) - 1
                                 
                                 .equ SOLENOID_DOWN =	0b00000100
                                 .equ SOLENOID_UP =		0b00001000
                                 .equ DOWN =				0b00010000
                                 .equ UP =				0b00100000
                                 .equ RIGHT =			0b01000000
                                 .equ LEFT =				0b10000000
                                 .equ STOP =				0b00000000
                                 
                                 .def timer0_ovf_counter = r2
                                 .def timer1_ovf_counter = r3
                                 .def timer2_ovf_counter = r4
                                 
                                 
                                 ;-----------------------------------------------------------------
                                 ; DSEG
                                 ;-----------------------------------------------------------------
                                 
                                 .dseg
000100                           tx_buffer: .byte TX_BUF_SIZE          ; circular buffer storage
000200                           tx_head:   .byte 1                    ; enqueue index
000201                           tx_tail:   .byte 1                    ; dequeue index
                                 
                                 
                                 ;-----------------------------------------------------------------
                                 ; Vectores 
                                 ;-----------------------------------------------------------------
                                 
                                 .cseg
000000 c0ff                      .org 0x0000 rjmp RESET			; Program start
000002 c209                      .org 0x0002 rjmp INT0_ISR		; Button press 1
000020 c1ec                      .org 0x0020 rjmp TIMER0_OVF 	; Timer 0 overflow
000024 c190                      .org 0x0024 rjmp USART_RX_ISR	; Recieved USART data
000026 c168                      .org 0x0026 rjmp USART_UDRE_ISR ; USART Data register clear
                                 
                                 
                                 
                                 ;-----------------------------------------------------------------
                                 ; Reset
                                 ;-----------------------------------------------------------------
                                 
                                 .org 0x100
                                 RESET:
                                 	; Stack 
000100 e008
000101 bf0e                      	ldi r16, high(RAMEND) out SPH, r16
000102 ef0f
000103 bf0d                      	ldi r16, low(RAMEND)  out SPL, r16
                                 
                                 	; External interrupt
000104 e002
000105 9300 0069                 	ldi r16, 0b00000010 sts EICRA, r16 
000107 e001
000108 bb0d                         	ldi r16, 0b00000001 out EIMSK, r16 
                                 
                                 	; Port Configuration
000109 ef0c
00010a b90a                      	ldi r16, 0b11111100 out DDRD, r16
00010b e200
00010c b904                      	ldi r16, 0b00100000 out DDRB, r16
                                 
                                 	; Init USART
00010d e607                      	ldi r16, low(_BPS)
00010e e010                      	ldi r17, high(_BPS)
00010f d029                      	rcall USART_INIT
                                 
                                 	
                                 	; Global interrupt
000110 9478                      	sei
                                 	
000111 d061                      	rcall SEND_MENU 
                                 
000112 c000                      	rjmp MAIN
                                 
                                 ;-----------------------------------------------------------------
                                 ; Loop principal
                                 ;-----------------------------------------------------------------
                                 
                                 MAIN:
000113 cfff                      	rjmp MAIN
                                 
                                 ;-----------------------------------------------------------------
                                 ; Subrutinas 
                                 ;-----------------------------------------------------------------
                                 
                                 
                                 
                                 
                                 ; r16 image adress low
                                 ; r17 image adress high
                                 DRAW:
000114 930f                      	push r16
000115 931f                      	push r17
000116 932f                      	push r18
000117 933f                      	push r19
000118 93ef                      	push ZL
000119 93ff                      	push ZH
                                 
00011a 2fe0
00011b 2ff1                      	mov ZL, r16 mov ZH, r17
                                 	DRAW_LOOP:
00011c 9125                      	lpm r18, Z+ ; Time
00011d 9135                      	lpm r19, Z+ ; Instruction
                                 	
00011e b93b                      	out PORTD, r19 ; Send instruction
                                 
00011f 3030                      	cpi r19, STOP
000120 f021                      	breq DRAW_END ; Stop drawing
                                 
                                 	DRAW_TIMER_LOOP: ; Timer
000121 d00a                      	rcall S1
000122 952a
000123 f7e9                      	dec r18 brne DRAW_TIMER_LOOP 
                                 	
000124 cff7                      	rjmp DRAW_LOOP ; Next instruction
                                 
                                 	DRAW_END:
                                 
000125 91ff                      	pop ZH
000126 91ef                      	pop ZL
000127 913f                      	pop r19
000128 912f                      	pop r18
000129 911f                      	pop r17
00012a 910f                      	pop r16
00012b 9508                      	ret
                                 
                                 
                                 S1: ;1 second delay timer
00012c 932f                      	push r18
00012d 933f                      	push r19
00012e 934f                      	push r20
                                 
00012f e125                          ldi  r18, 21
000130 ec37                          ldi  r19, 199
000131 953a                      L1: dec  r19
000132 f7f1                          brne L1
000133 952a                          dec  r18
000134 f7e1                          brne L1
                                 
000135 914f                      	pop r20
000136 913f                      	pop r19
000137 912f                      	pop r18
000138 9508                      	ret
                                 
                                 
                                 
                                 
                                 
                                 
                                 USART_INIT:				; ------------------- USART_INIT
000139 9210 0200                     sts  tx_head, r1
00013b 9210 0201                     sts  tx_tail, r1
                                 
                                 	; Set baud rate
00013d 9310 00c5                 	sts UBRR0H, r17
00013f 9300 00c4                 	sts UBRR0L, r16
                                 
                                 	; Enable receiver, transmitter
                                 	; and RX interruptions
000141 e908                      	ldi r16, 0b10011000
000142 9300 00c1                 	sts UCSR0B,r16
                                 
                                 	; Set frame format: 8data, 2stop bit
000144 e00e                      	ldi r16, (1<<USBS0)|(3<<UCSZ00)
000145 9300 00c2                 	sts UCSR0C,r16
000147 9508                      	ret
                                 
                                 
                                 USART_SEND:
000148 931f                      	push r17
000149 932f                      	push r18
00014a 933f                      	push r19
00014b 934f                      	push r20
00014c 93ef                      	push ZL
00014d 93ff                      	push ZH
                                 
                                     ; load head and tail
00014e 9110 0200                     lds  r17, tx_head               ; r17 = head
000150 9120 0201                     lds  r18, tx_tail               ; r18 = tail
                                 
                                     ; next_head = (head + 1) & MASK
000152 2f31                          mov  r19, r17
000153 9533                          inc  r19
000154 7f3f                          andi r19, TX_BUF_MASK
                                 
                                     ; if next_head == tail => buffer full
000155 1732                          cp   r19, r18
000156 f0a1                          breq usart_send_full            ; full ? fail (SEC)
                                 
                                     ; compute &tx_buffer[head] into Z
000157 e0e0                          ldi  ZL, low(tx_buffer)
000158 e0f1                          ldi  ZH, high(tx_buffer)
000159 0fe1                          add  ZL, r17
00015a 1df1                          adc  ZH, r1           ; assumes r1==0 (standard AVR ABI)
                                 
                                     ; store data
00015b 8300                          st   Z, r16
                                 
                                     ; commit new head
00015c 9330 0200                     sts  tx_head, r19
                                 
                                     ; enable UDRE interrupt so ISR starts draining
00015e 9140 00c1                     lds  r20, UCSR0B
000160 6240                          ori  r20, (1<<UDRIE0)
000161 9340 00c1                     sts  UCSR0B, r20
                                 
000163 9488                          clc ; success
                                 
000164 91ff                      	pop ZH
000165 91ef                      	pop ZL
000166 914f                      	pop r20
000167 913f                      	pop r19
000168 912f                      	pop r18
000169 911f                      	pop r17
00016a 9508                          ret
                                 
                                 usart_send_full:
00016b 9408                          sec                            ; fail: buffer full
                                 
00016c 91ff                      	pop ZH
00016d 91ef                      	pop ZL
00016e 914f                      	pop r20
00016f 913f                      	pop r19
000170 912f                      	pop r18
000171 911f                      	pop r17
000172 9508                          ret
                                 
                                 SEND_MENU:
000173 930f                      	push r16
000174 93ef                      	push ZL
000175 93ff                      	push ZH
                                 	
000176 e8e0
000177 e0fc                      	ldi ZL, low(MENU_TEXT<<1) ldi ZH, high(MENU_TEXT<<1)
                                 
                                 	SEND_MENU_LOOP:
000178 9105                      	lpm r16, Z+
000179 3000                      	cpi r16, 0
00017a f011                      	breq SEND_MENU_END
00017b dfcc                      	rcall USART_SEND
00017c cffb                      	rjmp SEND_MENU_LOOP
                                 
                                 	SEND_MENU_END:
00017d 91ff                      	pop ZH
00017e 91ef                      	pop ZL
00017f 910f                      	pop r16
000180 9508                      	ret
                                 
                                 SEND_ERROR:
000181 930f                      	push r16
000182 93ef                      	push ZL
000183 93ff                      	push ZH
                                 		
000184 efe2
000185 e0fc                      	ldi ZL, low(ERROR_TEXT<<1) ldi ZH, high(ERROR_TEXT<<1)
                                 
                                 	SEND_ERROR_LOOP:
000186 9105                      	lpm r16, Z+
000187 3000                      	cpi r16, 0
000188 f011                      	breq SEND_ERROR_END
000189 dfbe                      	rcall USART_SEND
00018a cffb                      	rjmp SEND_ERROR_LOOP
                                 
                                 	SEND_ERROR_END:
00018b 91ff                      	pop ZH
00018c 91ef                      	pop ZL
00018d 910f                      	pop r16
00018e 9508                      	ret
                                 
                                 ;-----------------------------------------------------------------
                                 ; Interrupciones (ISR)
                                 ;-----------------------------------------------------------------
                                 
                                 USART_UDRE_ISR:
00018f 930f                          push r16
000190 931f                          push r17
000191 932f                          push r18
000192 933f                          push r19
000193 934f                          push r20
000194 93ff                          push ZH
000195 93ef                          push ZL
                                 
                                     ; load head/tail
000196 9110 0200                     lds  r17, tx_head              ; r17 = head
000198 9120 0201                     lds  r18, tx_tail              ; r18 = tail
                                 
                                     ; buffer empty? (head == tail)
00019a 1712                          cp   r17, r18
00019b f431                          brne usart_udre_send
                                     ; empty ? disable UDRE interrupt
00019c 9140 00c1                     lds  r20, UCSR0B
00019e 7d4f                          andi r20, ~(1<<UDRIE0)
00019f 9340 00c1                     sts  UCSR0B, r20
0001a1 c00b                          rjmp usart_udre_exit
                                 
                                 	usart_udre_send:
                                     ; Z = &tx_buffer[tail]
0001a2 e0e0                          ldi  ZL, low(tx_buffer)
0001a3 e0f1                          ldi  ZH, high(tx_buffer)
0001a4 0fe2                          add  ZL, r18
0001a5 1df1                          adc  ZH, r1
                                 
                                     ; r16 = byte to send
0001a6 8100                          ld   r16, Z
0001a7 9300 00c6                     sts  UDR0, r16                 ; write to data register (starts shift)
                                 
                                     ; tail = (tail + 1) & MASK
0001a9 9523                          inc  r18
0001aa 7f2f                          andi r18, TX_BUF_MASK
0001ab 9320 0201                     sts  tx_tail, r18
                                 
                                 	usart_udre_exit:
0001ad 91ef                          pop  ZL
0001ae 91ff                          pop  ZH
0001af 914f                          pop  r20
0001b0 913f                          pop  r19
0001b1 912f                          pop  r18
0001b2 911f                          pop  r17
0001b3 910f                          pop  r16
0001b4 9518                          reti
                                 
                                 
                                 USART_RX_ISR:		; ---------------------------------- USART ISR
0001b5 930f                      	push r16 
0001b6 b70f                          in r16, SREG 
0001b7 930f                      	push r16 
0001b8 931f                      	push r17
                                 
0001b9 9100 00c6                 	lds r16, UDR0
                                 	
0001bb 3300                      	cpi r16, '0' 
0001bc f089                      	breq USART_RX_ISR_CASE_0 ; UP
0001bd 3301                      	cpi r16, '1' 
0001be f099                      	breq USART_RX_ISR_CASE_1 ; DOWN
0001bf 3302                      	cpi r16, '2' 
0001c0 f0a9                      	breq USART_RX_ISR_CASE_2 ; LEFT
0001c1 3303                      	cpi r16, '3'
0001c2 f0b9                      	breq USART_RX_ISR_CASE_3 ; RIGHT
0001c3 3304                      	cpi r16, '4' 
0001c4 f0c9                      	breq USART_RX_ISR_CASE_4 ; TRIANGE
0001c5 3305                      	cpi r16, '5' 
0001c6 f0d9                      	breq USART_RX_ISR_CASE_5 ; CIRCLE
0001c7 3306                      	cpi r16, '6' 
0001c8 f0e9                      	breq USART_RX_ISR_CASE_6 ; CROSS
0001c9 3504                      	cpi r16, 'T' 
0001ca f0f9                      	breq USART_RX_ISR_CASE_T ; ALL
0001cb 3402                      	cpi r16, 'B' 
0001cc f199                      	breq USART_RX_ISR_CASE_BERSERK ; BRAND OF SACRIFICE
                                 
0001cd c036                      	rjmp USART_RX_ISR_CASE_DEFAULT 
                                 
                                 	USART_RX_ISR_CASE_0: ; UP
0001ce e708
0001cf e01c                      		ldi r16, low(MOVE_UP<<1) ldi r17, high(MOVE_UP<<1)
0001d0 df43                      		rcall DRAW
0001d1 c035                      		rjmp USART_RX_ISR_END
                                 
                                 	USART_RX_ISR_CASE_1: ; DOWN
0001d2 e704
0001d3 e01c                      		ldi r16, low(MOVE_DOWN<<1) ldi r17, high(MOVE_DOWN<<1)
0001d4 df3f                      		rcall DRAW
0001d5 c031                      		rjmp USART_RX_ISR_END
                                 
                                 	USART_RX_ISR_CASE_2: ; LEFT
0001d6 e70c
0001d7 e01c                      		ldi r16, low(MOVE_LEFT<<1) ldi r17, high(MOVE_LEFT<<1)
0001d8 df3b                      		rcall DRAW
0001d9 c02d                      		rjmp USART_RX_ISR_END
                                 
                                 	USART_RX_ISR_CASE_3: ; RIGHT
0001da e700
0001db e01c                      		ldi r16, low(MOVE_RIGHT<<1) ldi r17, high(MOVE_RIGHT<<1)
0001dc df37                      		rcall DRAW
0001dd c029                      		rjmp USART_RX_ISR_END
                                 
                                 	USART_RX_ISR_CASE_4: ; TRIANGLE
0001de e000
0001df e016                      		ldi r16, low(TRIANGLE_DATA<<1) ldi r17, high(TRIANGLE_DATA<<1)
0001e0 df33                      		rcall DRAW
0001e1 c025                      		rjmp USART_RX_ISR_END
                                 	
                                 	USART_RX_ISR_CASE_5: ; CIRCLE
0001e2 e208
0001e3 e016                      		ldi r16, low(CIRCLE_DATA<<1) ldi r17, high(CIRCLE_DATA<<1)
0001e4 df2f                      		rcall DRAW
0001e5 c021                      		rjmp USART_RX_ISR_END
                                 
                                 	USART_RX_ISR_CASE_6: ; CROSS
0001e6 e10a
0001e7 e016                      		ldi r16, low(CROSS_DATA<<1) ldi r17, high(CROSS_DATA<<1)
0001e8 df2b                      		rcall DRAW
0001e9 c01d                      		rjmp USART_RX_ISR_END
                                 
                                 	USART_RX_ISR_CASE_T: ; ALL FIGURES
                                 		
0001ea e000
0001eb e016                      		ldi r16, low(TRIANGLE_DATA<<1) ldi r17, high(TRIANGLE_DATA<<1)
0001ec df27                      		rcall DRAW
0001ed e700
0001ee e01c                      		ldi r16, low(MOVE_RIGHT<<1) ldi r17, high(MOVE_RIGHT<<1)
0001ef df24                      		rcall DRAW
0001f0 e700
0001f1 e01c                      		ldi r16, low(MOVE_RIGHT<<1) ldi r17, high(MOVE_RIGHT<<1)
0001f2 df21                      		rcall DRAW
0001f3 e208
0001f4 e016                      		ldi r16, low(CIRCLE_DATA<<1) ldi r17, high(CIRCLE_DATA<<1)
0001f5 df1e                      		rcall DRAW
0001f6 e700
0001f7 e01c                      		ldi r16, low(MOVE_RIGHT<<1) ldi r17, high(MOVE_RIGHT<<1)
0001f8 df1b                      		rcall DRAW
0001f9 e700
0001fa e01c                      		ldi r16, low(MOVE_RIGHT<<1) ldi r17, high(MOVE_RIGHT<<1)
0001fb df18                      		rcall DRAW
0001fc e10a
0001fd e016                      		ldi r16, low(CROSS_DATA<<1) ldi r17, high(CROSS_DATA<<1)
0001fe df15                      		rcall DRAW
                                 
                                 		
                                 
0001ff c007                      		rjmp USART_RX_ISR_END
                                 
                                 	USART_RX_ISR_CASE_BERSERK: ; BRAND OF SACRIFICE
000200 e500
000201 e01c                      		ldi r16, low(BERSERK_DATA<<1) ldi r17, high(BERSERK_DATA<<1)
000202 df11                      		rcall DRAW
000203 c003                      		rjmp USART_RX_ISR_END
                                 
                                 	USART_RX_ISR_CASE_DEFAULT: 
000204 df7c                      		rcall SEND_ERROR
000205 df6d                      		rcall SEND_MENU
000206 c000                      		rjmp USART_RX_ISR_END
                                 
                                 
                                 	USART_RX_ISR_END:
                                 
000207 911f                      	pop r17 
000208 910f                      	pop r16
000209 bf0f                      	out SREG, r16
00020a 910f                      	pop r16	
00020b 9518                      	reti
                                 
                                 
                                 INT0_ISR:
00020c 9518                      	reti
                                 
                                 TIMER0_OVF:
00020d 9518                      	reti 
                                 
                                 ;-----------------------------------------------------------------
                                 ; Datos (program memory)
                                 ;-----------------------------------------------------------------
                                 
                                 .org 0x300 
                                 TRIANGLE_DATA:
000300 0401                      	.db 1, SOLENOID_DOWN	
000301 4404                      	.db 4, SOLENOID_DOWN + RIGHT			
000302 a402                      	.db 2, SOLENOID_DOWN + UP + LEFT		
000303 9402                      	.db 2, SOLENOID_DOWN + DOWN + LEFT
000304 0801                      	.db 1, SOLENOID_UP		
000305 0001                      	.db 1, STOP
                                 	
                                 SQUARE_DATA:
000306 0401                      	.db 1, SOLENOID_DOWN	
000307 4402                      	.db 2, SOLENOID_DOWN + RIGHT			
000308 2402                      	.db 2, SOLENOID_DOWN + UP				
000309 8402                      	.db 2, SOLENOID_DOWN + LEFT		
00030a 1402                      	.db 2, SOLENOID_DOWN + DOWN
00030b 0801                      	.db 1, SOLENOID_UP
00030c 0001                      	.db 1, STOP
                                 
                                 CROSS_DATA:
00030d 0401                      	.db 1, SOLENOID_DOWN
00030e 2406                      	.db 6, SOLENOID_DOWN + UP
00030f 1402                      	.db 2, SOLENOID_DOWN + DOWN	
000310 8402                      	.db 2, SOLENOID_DOWN + LEFT
000311 4404                      	.db 4, SOLENOID_DOWN + RIGHT
000312 0801                      	.db 1, SOLENOID_UP
000313 0001                      	.db 1, STOP
                                 
                                 CIRCLE_DATA:
000314 0401                      	.db 1, SOLENOID_DOWN
000315 9401                      	.db 1,  SOLENOID_DOWN + LEFT + DOWN
000316 8431                      	.db 49, SOLENOID_DOWN + LEFT
000317 9402                      	.db 2,  SOLENOID_DOWN + LEFT + DOWN
000318 8430                      	.db 48, SOLENOID_DOWN + LEFT
000319 9403                      	.db 3,  SOLENOID_DOWN + LEFT + DOWN
00031a 842f                      	.db 47, SOLENOID_DOWN + LEFT
00031b 9404                      	.db 4,  SOLENOID_DOWN + LEFT + DOWN
00031c 842e                      	.db 46, SOLENOID_DOWN + LEFT
00031d 9405                      	.db 5,  SOLENOID_DOWN + LEFT + DOWN
00031e 842d                      	.db 45, SOLENOID_DOWN + LEFT
00031f 9406                      	.db 6,  SOLENOID_DOWN + LEFT + DOWN
000320 842c                      	.db 44, SOLENOID_DOWN + LEFT
000321 9407                      	.db 7,  SOLENOID_DOWN + LEFT + DOWN
000322 842b                      	.db 43, SOLENOID_DOWN + LEFT
000323 9408                      	.db 8,  SOLENOID_DOWN + LEFT + DOWN
000324 842a                      	.db 42, SOLENOID_DOWN + LEFT
000325 9409                      	.db 9,  SOLENOID_DOWN + LEFT + DOWN
000326 8429                      	.db 41, SOLENOID_DOWN + LEFT
000327 940a                      	.db 10,  SOLENOID_DOWN + LEFT + DOWN
000328 8428                      	.db 40, SOLENOID_DOWN + LEFT
000329 940b                      	.db 11,  SOLENOID_DOWN + LEFT + DOWN
00032a 8427                      	.db 39, SOLENOID_DOWN + LEFT
00032b 940c                      	.db 12,  SOLENOID_DOWN + LEFT + DOWN
00032c 8426                      	.db 38, SOLENOID_DOWN + LEFT
00032d 940d                      	.db 13,  SOLENOID_DOWN + LEFT + DOWN
00032e 8425                      	.db 37, SOLENOID_DOWN + LEFT
00032f 940e                      	.db 14,  SOLENOID_DOWN + LEFT + DOWN
000330 8424                      	.db 36, SOLENOID_DOWN + LEFT
000331 940f                      	.db 15,  SOLENOID_DOWN + LEFT + DOWN
000332 8423                      	.db 35, SOLENOID_DOWN + LEFT
000333 9410                      	.db 16,  SOLENOID_DOWN + LEFT + DOWN
000334 8422                      	.db 34, SOLENOID_DOWN + LEFT
000335 9411                      	.db 17,  SOLENOID_DOWN + LEFT + DOWN
000336 8421                      	.db 33, SOLENOID_DOWN + LEFT
000337 9412                      	.db 18,  SOLENOID_DOWN + LEFT + DOWN
000338 8420                      	.db 32, SOLENOID_DOWN + LEFT
000339 9413                      	.db 19,  SOLENOID_DOWN + LEFT + DOWN
00033a 841f                      	.db 31, SOLENOID_DOWN + LEFT
00033b 9414                      	.db 20,  SOLENOID_DOWN + LEFT + DOWN
00033c 841e                      	.db 30, SOLENOID_DOWN + LEFT
00033d 9415                      	.db 21,  SOLENOID_DOWN + LEFT + DOWN
00033e 841d                      	.db 29, SOLENOID_DOWN + LEFT
00033f 9416                      	.db 22,  SOLENOID_DOWN + LEFT + DOWN
000340 841c                      	.db 28, SOLENOID_DOWN + LEFT
000341 9417                      	.db 23,  SOLENOID_DOWN + LEFT + DOWN
000342 841b                      	.db 27, SOLENOID_DOWN + LEFT
000343 9418                      	.db 24,  SOLENOID_DOWN + LEFT + DOWN
000344 841a                      	.db 26, SOLENOID_DOWN + LEFT
000345 9419                      	.db 25,  SOLENOID_DOWN + LEFT + DOWN
000346 8419                      	.db 25, SOLENOID_DOWN + LEFT
000347 941a                      	.db 26,  SOLENOID_DOWN + LEFT + DOWN
000348 8418                      	.db 24, SOLENOID_DOWN + LEFT
000349 941b                      	.db 27,  SOLENOID_DOWN + LEFT + DOWN
00034a 8417                      	.db 23, SOLENOID_DOWN + LEFT
00034b 941c                      	.db 28,  SOLENOID_DOWN + LEFT + DOWN
00034c 8416                      	.db 22, SOLENOID_DOWN + LEFT
00034d 941d                      	.db 29,  SOLENOID_DOWN + LEFT + DOWN
00034e 8415                      	.db 21, SOLENOID_DOWN + LEFT
00034f 941e                      	.db 30,  SOLENOID_DOWN + LEFT + DOWN
000350 8414                      	.db 20, SOLENOID_DOWN + LEFT
000351 941f                      	.db 31,  SOLENOID_DOWN + LEFT + DOWN
000352 8413                      	.db 19, SOLENOID_DOWN + LEFT
000353 9420                      	.db 32,  SOLENOID_DOWN + LEFT + DOWN
000354 8412                      	.db 18, SOLENOID_DOWN + LEFT
000355 9421                      	.db 33,  SOLENOID_DOWN + LEFT + DOWN
000356 8411                      	.db 17, SOLENOID_DOWN + LEFT
000357 9422                      	.db 34,  SOLENOID_DOWN + LEFT + DOWN
000358 8410                      	.db 16, SOLENOID_DOWN + LEFT
000359 9423                      	.db 35,  SOLENOID_DOWN + LEFT + DOWN
00035a 840f                      	.db 15, SOLENOID_DOWN + LEFT
00035b 9424                      	.db 36,  SOLENOID_DOWN + LEFT + DOWN
00035c 840e                      	.db 14, SOLENOID_DOWN + LEFT
00035d 9425                      	.db 37,  SOLENOID_DOWN + LEFT + DOWN
00035e 840d                      	.db 13, SOLENOID_DOWN + LEFT
00035f 9426                      	.db 38,  SOLENOID_DOWN + LEFT + DOWN
000360 840c                      	.db 12, SOLENOID_DOWN + LEFT
000361 9427                      	.db 39,  SOLENOID_DOWN + LEFT + DOWN
000362 840b                      	.db 11, SOLENOID_DOWN + LEFT
000363 9428                      	.db 40,  SOLENOID_DOWN + LEFT + DOWN
000364 840a                      	.db 10, SOLENOID_DOWN + LEFT
000365 9429                      	.db 41,  SOLENOID_DOWN + LEFT + DOWN
000366 8409                      	.db 9, SOLENOID_DOWN + LEFT
000367 942a                      	.db 42,  SOLENOID_DOWN + LEFT + DOWN
000368 8408                      	.db 8, SOLENOID_DOWN + LEFT
000369 942b                      	.db 43,  SOLENOID_DOWN + LEFT + DOWN
00036a 8407                      	.db 7, SOLENOID_DOWN + LEFT
00036b 942c                      	.db 44,  SOLENOID_DOWN + LEFT + DOWN
00036c 8406                      	.db 6, SOLENOID_DOWN + LEFT
00036d 942d                      	.db 45,  SOLENOID_DOWN + LEFT + DOWN
00036e 8405                      	.db 5, SOLENOID_DOWN + LEFT
00036f 942e                      	.db 46,  SOLENOID_DOWN + LEFT + DOWN
000370 8404                      	.db 4, SOLENOID_DOWN + LEFT
000371 942f                      	.db 47,  SOLENOID_DOWN + LEFT + DOWN
000372 8403                      	.db 3, SOLENOID_DOWN + LEFT
000373 9430                      	.db 48,  SOLENOID_DOWN + LEFT + DOWN
000374 8402                      	.db 2, SOLENOID_DOWN + LEFT
000375 9431                      	.db 49,  SOLENOID_DOWN + LEFT + DOWN
000376 8401                      	.db 1, SOLENOID_DOWN + LEFT
                                 
                                 	; ------------------------------
                                 	; Vuelta 2/8 (DOWN y LEFT+DOWN)
                                 	; ------------------------------
000377 1401                      	.db 1,  SOLENOID_DOWN + DOWN
000378 9431                      	.db 49, SOLENOID_DOWN + LEFT + DOWN
000379 1402                      	.db 2,  SOLENOID_DOWN + DOWN
00037a 9430                      	.db 48, SOLENOID_DOWN + LEFT + DOWN
00037b 1403                      	.db 3,  SOLENOID_DOWN + DOWN
00037c 942f                      	.db 47, SOLENOID_DOWN + LEFT + DOWN
00037d 1404                      	.db 4,  SOLENOID_DOWN + DOWN
00037e 942e                      	.db 46, SOLENOID_DOWN + LEFT + DOWN
00037f 1405                      	.db 5,  SOLENOID_DOWN + DOWN
000380 942d                      	.db 45, SOLENOID_DOWN + LEFT + DOWN
000381 1406                      	.db 6,  SOLENOID_DOWN + DOWN
000382 942c                      	.db 44, SOLENOID_DOWN + LEFT + DOWN
000383 1407                      	.db 7,  SOLENOID_DOWN + DOWN
000384 942b                      	.db 43, SOLENOID_DOWN + LEFT + DOWN
000385 1408                      	.db 8,  SOLENOID_DOWN + DOWN
000386 942a                      	.db 42, SOLENOID_DOWN + LEFT + DOWN
000387 1409                      	.db 9,  SOLENOID_DOWN + DOWN
000388 9429                      	.db 41, SOLENOID_DOWN + LEFT + DOWN
000389 140a                      	.db 10,  SOLENOID_DOWN + DOWN
00038a 9428                      	.db 40, SOLENOID_DOWN + LEFT + DOWN
00038b 140b                      	.db 11,  SOLENOID_DOWN + DOWN
00038c 9427                      	.db 39, SOLENOID_DOWN + LEFT + DOWN
00038d 140c                      	.db 12,  SOLENOID_DOWN + DOWN
00038e 9426                      	.db 38, SOLENOID_DOWN + LEFT + DOWN
00038f 140d                      	.db 13,  SOLENOID_DOWN + DOWN
000390 9425                      	.db 37, SOLENOID_DOWN + LEFT + DOWN
000391 140e                      	.db 14,  SOLENOID_DOWN + DOWN
000392 9424                      	.db 36, SOLENOID_DOWN + LEFT + DOWN
000393 140f                      	.db 15,  SOLENOID_DOWN + DOWN
000394 9423                      	.db 35, SOLENOID_DOWN + LEFT + DOWN
000395 1410                      	.db 16,  SOLENOID_DOWN + DOWN
000396 9422                      	.db 34, SOLENOID_DOWN + LEFT + DOWN
000397 1411                      	.db 17,  SOLENOID_DOWN + DOWN
000398 9421                      	.db 33, SOLENOID_DOWN + LEFT + DOWN
000399 1412                      	.db 18,  SOLENOID_DOWN + DOWN
00039a 9420                      	.db 32, SOLENOID_DOWN + LEFT + DOWN
00039b 1413                      	.db 19,  SOLENOID_DOWN + DOWN
00039c 941f                      	.db 31, SOLENOID_DOWN + LEFT + DOWN
00039d 1414                      	.db 20,  SOLENOID_DOWN + DOWN
00039e 941e                      	.db 30, SOLENOID_DOWN + LEFT + DOWN
00039f 1415                      	.db 21,  SOLENOID_DOWN + DOWN
0003a0 941d                      	.db 29, SOLENOID_DOWN + LEFT + DOWN
0003a1 1416                      	.db 22,  SOLENOID_DOWN + DOWN
0003a2 941c                      	.db 28, SOLENOID_DOWN + LEFT + DOWN
0003a3 1417                      	.db 23,  SOLENOID_DOWN + DOWN
0003a4 941b                      	.db 27, SOLENOID_DOWN + LEFT + DOWN
0003a5 1418                      	.db 24,  SOLENOID_DOWN + DOWN
0003a6 941a                      	.db 26, SOLENOID_DOWN + LEFT + DOWN
0003a7 1419                      	.db 25,  SOLENOID_DOWN + DOWN
0003a8 9419                      	.db 25, SOLENOID_DOWN + LEFT + DOWN
0003a9 141a                      	.db 26,  SOLENOID_DOWN + DOWN
0003aa 9418                      	.db 24, SOLENOID_DOWN + LEFT + DOWN
0003ab 141b                      	.db 27,  SOLENOID_DOWN + DOWN
0003ac 9417                      	.db 23, SOLENOID_DOWN + LEFT + DOWN
0003ad 141c                      	.db 28,  SOLENOID_DOWN + DOWN
0003ae 9416                      	.db 22, SOLENOID_DOWN + LEFT + DOWN
0003af 141d                      	.db 29,  SOLENOID_DOWN + DOWN
0003b0 9415                      	.db 21, SOLENOID_DOWN + LEFT + DOWN
0003b1 141e                      	.db 30,  SOLENOID_DOWN + DOWN
0003b2 9414                      	.db 20, SOLENOID_DOWN + LEFT + DOWN
0003b3 141f                      	.db 31,  SOLENOID_DOWN + DOWN
0003b4 9413                      	.db 19, SOLENOID_DOWN + LEFT + DOWN
0003b5 1420                      	.db 32,  SOLENOID_DOWN + DOWN
0003b6 9412                      	.db 18, SOLENOID_DOWN + LEFT + DOWN
0003b7 1421                      	.db 33,  SOLENOID_DOWN + DOWN
0003b8 9411                      	.db 17, SOLENOID_DOWN + LEFT + DOWN
0003b9 1422                      	.db 34,  SOLENOID_DOWN + DOWN
0003ba 9410                      	.db 16, SOLENOID_DOWN + LEFT + DOWN
0003bb 1423                      	.db 35,  SOLENOID_DOWN + DOWN
0003bc 940f                      	.db 15, SOLENOID_DOWN + LEFT + DOWN
0003bd 1424                      	.db 36,  SOLENOID_DOWN + DOWN
0003be 940e                      	.db 14, SOLENOID_DOWN + LEFT + DOWN
0003bf 1425                      	.db 37,  SOLENOID_DOWN + DOWN
0003c0 940d                      	.db 13, SOLENOID_DOWN + LEFT + DOWN
0003c1 1426                      	.db 38,  SOLENOID_DOWN + DOWN
0003c2 940c                      	.db 12, SOLENOID_DOWN + LEFT + DOWN
0003c3 1427                      	.db 39,  SOLENOID_DOWN + DOWN
0003c4 940b                      	.db 11, SOLENOID_DOWN + LEFT + DOWN
0003c5 1428                      	.db 40,  SOLENOID_DOWN + DOWN
0003c6 940a                      	.db 10, SOLENOID_DOWN + LEFT + DOWN
0003c7 1429                      	.db 41,  SOLENOID_DOWN + DOWN
0003c8 9409                      	.db 9, SOLENOID_DOWN + LEFT + DOWN
0003c9 142a                      	.db 42,  SOLENOID_DOWN + DOWN
0003ca 9408                      	.db 8, SOLENOID_DOWN + LEFT + DOWN
0003cb 142b                      	.db 43,  SOLENOID_DOWN + DOWN
0003cc 9407                      	.db 7, SOLENOID_DOWN + LEFT + DOWN
0003cd 142c                      	.db 44,  SOLENOID_DOWN + DOWN
0003ce 9406                      	.db 6, SOLENOID_DOWN + LEFT + DOWN
0003cf 142d                      	.db 45,  SOLENOID_DOWN + DOWN
0003d0 9405                      	.db 5, SOLENOID_DOWN + LEFT + DOWN
0003d1 142e                      	.db 46,  SOLENOID_DOWN + DOWN
0003d2 9404                      	.db 4, SOLENOID_DOWN + LEFT + DOWN
0003d3 142f                      	.db 47,  SOLENOID_DOWN + DOWN
0003d4 9403                      	.db 3, SOLENOID_DOWN + LEFT + DOWN
0003d5 1430                      	.db 48,  SOLENOID_DOWN + DOWN
0003d6 9402                      	.db 2, SOLENOID_DOWN + LEFT + DOWN
0003d7 1431                      	.db 49,  SOLENOID_DOWN + DOWN
0003d8 9401                      	.db 1, SOLENOID_DOWN + LEFT + DOWN
                                 
                                 	; ------------------------------
                                 	; Vuelta 3/8 (DOWN y DOWN+RIGHT)
                                 	; ------------------------------
0003d9 5401                      	.db 1,  SOLENOID_DOWN + DOWN + RIGHT
0003da 1431                      	.db 49, SOLENOID_DOWN + DOWN
0003db 5402                      	.db 2,  SOLENOID_DOWN + DOWN + RIGHT
0003dc 1430                      	.db 48, SOLENOID_DOWN + DOWN
0003dd 5403                      	.db 3,  SOLENOID_DOWN + DOWN + RIGHT
0003de 142f                      	.db 47, SOLENOID_DOWN + DOWN
0003df 5404                      	.db 4,  SOLENOID_DOWN + DOWN + RIGHT
0003e0 142e                      	.db 46, SOLENOID_DOWN + DOWN
0003e1 5405                      	.db 5,  SOLENOID_DOWN + DOWN + RIGHT
0003e2 142d                      	.db 45, SOLENOID_DOWN + DOWN
0003e3 5406                      	.db 6,  SOLENOID_DOWN + DOWN + RIGHT
0003e4 142c                      	.db 44, SOLENOID_DOWN + DOWN
0003e5 5407                      	.db 7,  SOLENOID_DOWN + DOWN + RIGHT
0003e6 142b                      	.db 43, SOLENOID_DOWN + DOWN
0003e7 5408                      	.db 8,  SOLENOID_DOWN + DOWN + RIGHT
0003e8 142a                      	.db 42, SOLENOID_DOWN + DOWN
0003e9 5409                      	.db 9,  SOLENOID_DOWN + DOWN + RIGHT
0003ea 1429                      	.db 41, SOLENOID_DOWN + DOWN
0003eb 540a                      	.db 10,  SOLENOID_DOWN + DOWN + RIGHT
0003ec 1428                      	.db 40, SOLENOID_DOWN + DOWN
0003ed 540b                      	.db 11,  SOLENOID_DOWN + DOWN + RIGHT
0003ee 1427                      	.db 39, SOLENOID_DOWN + DOWN
0003ef 540c                      	.db 12,  SOLENOID_DOWN + DOWN + RIGHT
0003f0 1426                      	.db 38, SOLENOID_DOWN + DOWN
0003f1 540d                      	.db 13,  SOLENOID_DOWN + DOWN + RIGHT
0003f2 1425                      	.db 37, SOLENOID_DOWN + DOWN
0003f3 540e                      	.db 14,  SOLENOID_DOWN + DOWN + RIGHT
0003f4 1424                      	.db 36, SOLENOID_DOWN + DOWN
0003f5 540f                      	.db 15,  SOLENOID_DOWN + DOWN + RIGHT
0003f6 1423                      	.db 35, SOLENOID_DOWN + DOWN
0003f7 5410                      	.db 16,  SOLENOID_DOWN + DOWN + RIGHT
0003f8 1422                      	.db 34, SOLENOID_DOWN + DOWN
0003f9 5411                      	.db 17,  SOLENOID_DOWN + DOWN + RIGHT
0003fa 1421                      	.db 33, SOLENOID_DOWN + DOWN
0003fb 5412                      	.db 18,  SOLENOID_DOWN + DOWN + RIGHT
0003fc 1420                      	.db 32, SOLENOID_DOWN + DOWN
0003fd 5413                      	.db 19,  SOLENOID_DOWN + DOWN + RIGHT
0003fe 141f                      	.db 31, SOLENOID_DOWN + DOWN
0003ff 5414                      	.db 20,  SOLENOID_DOWN + DOWN + RIGHT
000400 141e                      	.db 30, SOLENOID_DOWN + DOWN
000401 5415                      	.db 21,  SOLENOID_DOWN + DOWN + RIGHT
000402 141d                      	.db 29, SOLENOID_DOWN + DOWN
000403 5416                      	.db 22,  SOLENOID_DOWN + DOWN + RIGHT
000404 141c                      	.db 28, SOLENOID_DOWN + DOWN
000405 5417                      	.db 23,  SOLENOID_DOWN + DOWN + RIGHT
000406 141b                      	.db 27, SOLENOID_DOWN + DOWN
000407 5418                      	.db 24,  SOLENOID_DOWN + DOWN + RIGHT
000408 141a                      	.db 26, SOLENOID_DOWN + DOWN
000409 5419                      	.db 25,  SOLENOID_DOWN + DOWN + RIGHT
00040a 1419                      	.db 25, SOLENOID_DOWN + DOWN
00040b 541a                      	.db 26,  SOLENOID_DOWN + DOWN + RIGHT
00040c 1418                      	.db 24, SOLENOID_DOWN + DOWN
00040d 541b                      	.db 27,  SOLENOID_DOWN + DOWN + RIGHT
00040e 1417                      	.db 23, SOLENOID_DOWN + DOWN
00040f 541c                      	.db 28,  SOLENOID_DOWN + DOWN + RIGHT
000410 1416                      	.db 22, SOLENOID_DOWN + DOWN
000411 541d                      	.db 29,  SOLENOID_DOWN + DOWN + RIGHT
000412 1415                      	.db 21, SOLENOID_DOWN + DOWN
000413 541e                      	.db 30,  SOLENOID_DOWN + DOWN + RIGHT
000414 1414                      	.db 20, SOLENOID_DOWN + DOWN
000415 541f                      	.db 31,  SOLENOID_DOWN + DOWN + RIGHT
000416 1413                      	.db 19, SOLENOID_DOWN + DOWN
000417 5420                      	.db 32,  SOLENOID_DOWN + DOWN + RIGHT
000418 1412                      	.db 18, SOLENOID_DOWN + DOWN
000419 5421                      	.db 33,  SOLENOID_DOWN + DOWN + RIGHT
00041a 1411                      	.db 17, SOLENOID_DOWN + DOWN
00041b 5422                      	.db 34,  SOLENOID_DOWN + DOWN + RIGHT
00041c 1410                      	.db 16, SOLENOID_DOWN + DOWN
00041d 5423                      	.db 35,  SOLENOID_DOWN + DOWN + RIGHT
00041e 140f                      	.db 15, SOLENOID_DOWN + DOWN
00041f 5424                      	.db 36,  SOLENOID_DOWN + DOWN + RIGHT
000420 140e                      	.db 14, SOLENOID_DOWN + DOWN
000421 5425                      	.db 37,  SOLENOID_DOWN + DOWN + RIGHT
000422 140d                      	.db 13, SOLENOID_DOWN + DOWN
000423 5426                      	.db 38,  SOLENOID_DOWN + DOWN + RIGHT
000424 140c                      	.db 12, SOLENOID_DOWN + DOWN
000425 5427                      	.db 39,  SOLENOID_DOWN + DOWN + RIGHT
000426 140b                      	.db 11, SOLENOID_DOWN + DOWN
000427 5428                      	.db 40,  SOLENOID_DOWN + DOWN + RIGHT
000428 140a                      	.db 10, SOLENOID_DOWN + DOWN
000429 5429                      	.db 41,  SOLENOID_DOWN + DOWN + RIGHT
00042a 1409                      	.db 9, SOLENOID_DOWN + DOWN
00042b 542a                      	.db 42,  SOLENOID_DOWN + DOWN + RIGHT
00042c 1408                      	.db 8, SOLENOID_DOWN + DOWN
00042d 542b                      	.db 43,  SOLENOID_DOWN + DOWN + RIGHT
00042e 1407                      	.db 7, SOLENOID_DOWN + DOWN
00042f 542c                      	.db 44,  SOLENOID_DOWN + DOWN + RIGHT
000430 1406                      	.db 6, SOLENOID_DOWN + DOWN
000431 542d                      	.db 45,  SOLENOID_DOWN + DOWN + RIGHT
000432 1405                      	.db 5, SOLENOID_DOWN + DOWN
000433 542e                      	.db 46,  SOLENOID_DOWN + DOWN + RIGHT
000434 1404                      	.db 4, SOLENOID_DOWN + DOWN
000435 542f                      	.db 47,  SOLENOID_DOWN + DOWN + RIGHT
000436 1403                      	.db 3, SOLENOID_DOWN + DOWN
000437 5430                      	.db 48,  SOLENOID_DOWN + DOWN + RIGHT
000438 1402                      	.db 2, SOLENOID_DOWN + DOWN
000439 5431                      	.db 49,  SOLENOID_DOWN + DOWN + RIGHT
00043a 1401                      	.db 1, SOLENOID_DOWN + DOWN
                                 
                                 	; ------------------------------
                                 	; Vuelta 4/8 (RIGHT y DOWN+RIGHT)
                                 	; ------------------------------
00043b 4401                      	.db 1,  SOLENOID_DOWN + RIGHT
00043c 5431                      	.db 49, SOLENOID_DOWN + DOWN + RIGHT
00043d 4402                      	.db 2,  SOLENOID_DOWN + RIGHT
00043e 5430                      	.db 48, SOLENOID_DOWN + DOWN + RIGHT
00043f 4403                      	.db 3,  SOLENOID_DOWN + RIGHT
000440 542f                      	.db 47, SOLENOID_DOWN + DOWN + RIGHT
000441 4404                      	.db 4,  SOLENOID_DOWN + RIGHT
000442 542e                      	.db 46, SOLENOID_DOWN + DOWN + RIGHT
000443 4405                      	.db 5,  SOLENOID_DOWN + RIGHT
000444 542d                      	.db 45, SOLENOID_DOWN + DOWN + RIGHT
000445 4406                      	.db 6,  SOLENOID_DOWN + RIGHT
000446 542c                      	.db 44, SOLENOID_DOWN + DOWN + RIGHT
000447 4407                      	.db 7,  SOLENOID_DOWN + RIGHT
000448 542b                      	.db 43, SOLENOID_DOWN + DOWN + RIGHT
000449 4408                      	.db 8,  SOLENOID_DOWN + RIGHT
00044a 542a                      	.db 42, SOLENOID_DOWN + DOWN + RIGHT
00044b 4409                      	.db 9,  SOLENOID_DOWN + RIGHT
00044c 5429                      	.db 41, SOLENOID_DOWN + DOWN + RIGHT
00044d 440a                      	.db 10,  SOLENOID_DOWN + RIGHT
00044e 5428                      	.db 40, SOLENOID_DOWN + DOWN + RIGHT
00044f 440b                      	.db 11,  SOLENOID_DOWN + RIGHT
000450 5427                      	.db 39, SOLENOID_DOWN + DOWN + RIGHT
000451 440c                      	.db 12,  SOLENOID_DOWN + RIGHT
000452 5426                      	.db 38, SOLENOID_DOWN + DOWN + RIGHT
000453 440d                      	.db 13,  SOLENOID_DOWN + RIGHT
000454 5425                      	.db 37, SOLENOID_DOWN + DOWN + RIGHT
000455 440e                      	.db 14,  SOLENOID_DOWN + RIGHT
000456 5424                      	.db 36, SOLENOID_DOWN + DOWN + RIGHT
000457 440f                      	.db 15,  SOLENOID_DOWN + RIGHT
000458 5423                      	.db 35, SOLENOID_DOWN + DOWN + RIGHT
000459 4410                      	.db 16,  SOLENOID_DOWN + RIGHT
00045a 5422                      	.db 34, SOLENOID_DOWN + DOWN + RIGHT
00045b 4411                      	.db 17,  SOLENOID_DOWN + RIGHT
00045c 5421                      	.db 33, SOLENOID_DOWN + DOWN + RIGHT
00045d 4412                      	.db 18,  SOLENOID_DOWN + RIGHT
00045e 5420                      	.db 32, SOLENOID_DOWN + DOWN + RIGHT
00045f 4413                      	.db 19,  SOLENOID_DOWN + RIGHT
000460 541f                      	.db 31, SOLENOID_DOWN + DOWN + RIGHT
000461 4414                      	.db 20,  SOLENOID_DOWN + RIGHT
000462 541e                      	.db 30, SOLENOID_DOWN + DOWN + RIGHT
000463 4415                      	.db 21,  SOLENOID_DOWN + RIGHT
000464 541d                      	.db 29, SOLENOID_DOWN + DOWN + RIGHT
000465 4416                      	.db 22,  SOLENOID_DOWN + RIGHT
000466 541c                      	.db 28, SOLENOID_DOWN + DOWN + RIGHT
000467 4417                      	.db 23,  SOLENOID_DOWN + RIGHT
000468 541b                      	.db 27, SOLENOID_DOWN + DOWN + RIGHT
000469 4418                      	.db 24,  SOLENOID_DOWN + RIGHT
00046a 541a                      	.db 26, SOLENOID_DOWN + DOWN + RIGHT
00046b 4419                      	.db 25,  SOLENOID_DOWN + RIGHT
00046c 5419                      	.db 25, SOLENOID_DOWN + DOWN + RIGHT
00046d 441a                      	.db 26,  SOLENOID_DOWN + RIGHT
00046e 5418                      	.db 24, SOLENOID_DOWN + DOWN + RIGHT
00046f 441b                      	.db 27,  SOLENOID_DOWN + RIGHT
000470 5417                      	.db 23, SOLENOID_DOWN + DOWN + RIGHT
000471 441c                      	.db 28,  SOLENOID_DOWN + RIGHT
000472 5416                      	.db 22, SOLENOID_DOWN + DOWN + RIGHT
000473 441d                      	.db 29,  SOLENOID_DOWN + RIGHT
000474 5415                      	.db 21, SOLENOID_DOWN + DOWN + RIGHT
000475 441e                      	.db 30,  SOLENOID_DOWN + RIGHT
000476 5414                      	.db 20, SOLENOID_DOWN + DOWN + RIGHT
000477 441f                      	.db 31,  SOLENOID_DOWN + RIGHT
000478 5413                      	.db 19, SOLENOID_DOWN + DOWN + RIGHT
000479 4420                      	.db 32,  SOLENOID_DOWN + RIGHT
00047a 5412                      	.db 18, SOLENOID_DOWN + DOWN + RIGHT
00047b 4421                      	.db 33,  SOLENOID_DOWN + RIGHT
00047c 5411                      	.db 17, SOLENOID_DOWN + DOWN + RIGHT
00047d 4422                      	.db 34,  SOLENOID_DOWN + RIGHT
00047e 5410                      	.db 16, SOLENOID_DOWN + DOWN + RIGHT
00047f 4423                      	.db 35,  SOLENOID_DOWN + RIGHT
000480 540f                      	.db 15, SOLENOID_DOWN + DOWN + RIGHT
000481 4424                      	.db 36,  SOLENOID_DOWN + RIGHT
000482 540e                      	.db 14, SOLENOID_DOWN + DOWN + RIGHT
000483 4425                      	.db 37,  SOLENOID_DOWN + RIGHT
000484 540d                      	.db 13, SOLENOID_DOWN + DOWN + RIGHT
000485 4426                      	.db 38,  SOLENOID_DOWN + RIGHT
000486 540c                      	.db 12, SOLENOID_DOWN + DOWN + RIGHT
000487 4427                      	.db 39,  SOLENOID_DOWN + RIGHT
000488 540b                      	.db 11, SOLENOID_DOWN + DOWN + RIGHT
000489 4428                      	.db 40,  SOLENOID_DOWN + RIGHT
00048a 540a                      	.db 10, SOLENOID_DOWN + DOWN + RIGHT
00048b 4429                      	.db 41,  SOLENOID_DOWN + RIGHT
00048c 5409                      	.db 9, SOLENOID_DOWN + DOWN + RIGHT
00048d 442a                      	.db 42,  SOLENOID_DOWN + RIGHT
00048e 5408                      	.db 8, SOLENOID_DOWN + DOWN + RIGHT
00048f 442b                      	.db 43,  SOLENOID_DOWN + RIGHT
000490 5407                      	.db 7, SOLENOID_DOWN + DOWN + RIGHT
000491 442c                      	.db 44,  SOLENOID_DOWN + RIGHT
000492 5406                      	.db 6, SOLENOID_DOWN + DOWN + RIGHT
000493 442d                      	.db 45,  SOLENOID_DOWN + RIGHT
000494 5405                      	.db 5, SOLENOID_DOWN + DOWN + RIGHT
000495 442e                      	.db 46,  SOLENOID_DOWN + RIGHT
000496 5404                      	.db 4, SOLENOID_DOWN + DOWN + RIGHT
000497 442f                      	.db 47,  SOLENOID_DOWN + RIGHT
000498 5403                      	.db 3, SOLENOID_DOWN + DOWN + RIGHT
000499 4430                      	.db 48,  SOLENOID_DOWN + RIGHT
00049a 5402                      	.db 2, SOLENOID_DOWN + DOWN + RIGHT
00049b 4431                      	.db 49,  SOLENOID_DOWN + RIGHT
00049c 5401                      	.db 1, SOLENOID_DOWN + DOWN + RIGHT
                                 
                                 	; ------------------------------
                                 	; Vuelta 5/8 (RIGHT y RIGHT+UP)
                                 	; ------------------------------
00049d 6401                      	.db 1,  SOLENOID_DOWN + RIGHT + UP
00049e 4431                      	.db 49, SOLENOID_DOWN + RIGHT
00049f 6402                      	.db 2,  SOLENOID_DOWN + RIGHT + UP
0004a0 4430                      	.db 48, SOLENOID_DOWN + RIGHT
0004a1 6403                      	.db 3,  SOLENOID_DOWN + RIGHT + UP
0004a2 442f                      	.db 47, SOLENOID_DOWN + RIGHT
0004a3 6404                      	.db 4,  SOLENOID_DOWN + RIGHT + UP
0004a4 442e                      	.db 46, SOLENOID_DOWN + RIGHT
0004a5 6405                      	.db 5,  SOLENOID_DOWN + RIGHT + UP
0004a6 442d                      	.db 45, SOLENOID_DOWN + RIGHT
0004a7 6406                      	.db 6,  SOLENOID_DOWN + RIGHT + UP
0004a8 442c                      	.db 44, SOLENOID_DOWN + RIGHT
0004a9 6407                      	.db 7,  SOLENOID_DOWN + RIGHT + UP
0004aa 442b                      	.db 43, SOLENOID_DOWN + RIGHT
0004ab 6408                      	.db 8,  SOLENOID_DOWN + RIGHT + UP
0004ac 442a                      	.db 42, SOLENOID_DOWN + RIGHT
0004ad 6409                      	.db 9,  SOLENOID_DOWN + RIGHT + UP
0004ae 4429                      	.db 41, SOLENOID_DOWN + RIGHT
0004af 640a                      	.db 10,  SOLENOID_DOWN + RIGHT + UP
0004b0 4428                      	.db 40, SOLENOID_DOWN + RIGHT
0004b1 640b                      	.db 11,  SOLENOID_DOWN + RIGHT + UP
0004b2 4427                      	.db 39, SOLENOID_DOWN + RIGHT
0004b3 640c                      	.db 12,  SOLENOID_DOWN + RIGHT + UP
0004b4 4426                      	.db 38, SOLENOID_DOWN + RIGHT
0004b5 640d                      	.db 13,  SOLENOID_DOWN + RIGHT + UP
0004b6 4425                      	.db 37, SOLENOID_DOWN + RIGHT
0004b7 640e                      	.db 14,  SOLENOID_DOWN + RIGHT + UP
0004b8 4424                      	.db 36, SOLENOID_DOWN + RIGHT
0004b9 640f                      	.db 15,  SOLENOID_DOWN + RIGHT + UP
0004ba 4423                      	.db 35, SOLENOID_DOWN + RIGHT
0004bb 6410                      	.db 16,  SOLENOID_DOWN + RIGHT + UP
0004bc 4422                      	.db 34, SOLENOID_DOWN + RIGHT
0004bd 6411                      	.db 17,  SOLENOID_DOWN + RIGHT + UP
0004be 4421                      	.db 33, SOLENOID_DOWN + RIGHT
0004bf 6412                      	.db 18,  SOLENOID_DOWN + RIGHT + UP
0004c0 4420                      	.db 32, SOLENOID_DOWN + RIGHT
0004c1 6413                      	.db 19,  SOLENOID_DOWN + RIGHT + UP
0004c2 441f                      	.db 31, SOLENOID_DOWN + RIGHT
0004c3 6414                      	.db 20,  SOLENOID_DOWN + RIGHT + UP
0004c4 441e                      	.db 30, SOLENOID_DOWN + RIGHT
0004c5 6415                      	.db 21,  SOLENOID_DOWN + RIGHT + UP
0004c6 441d                      	.db 29, SOLENOID_DOWN + RIGHT
0004c7 6416                      	.db 22,  SOLENOID_DOWN + RIGHT + UP
0004c8 441c                      	.db 28, SOLENOID_DOWN + RIGHT
0004c9 6417                      	.db 23,  SOLENOID_DOWN + RIGHT + UP
0004ca 441b                      	.db 27, SOLENOID_DOWN + RIGHT
0004cb 6418                      	.db 24,  SOLENOID_DOWN + RIGHT + UP
0004cc 441a                      	.db 26, SOLENOID_DOWN + RIGHT
0004cd 6419                      	.db 25,  SOLENOID_DOWN + RIGHT + UP
0004ce 4419                      	.db 25, SOLENOID_DOWN + RIGHT
0004cf 641a                      	.db 26,  SOLENOID_DOWN + RIGHT + UP
0004d0 4418                      	.db 24, SOLENOID_DOWN + RIGHT
0004d1 641b                      	.db 27,  SOLENOID_DOWN + RIGHT + UP
0004d2 4417                      	.db 23, SOLENOID_DOWN + RIGHT
0004d3 641c                      	.db 28,  SOLENOID_DOWN + RIGHT + UP
0004d4 4416                      	.db 22, SOLENOID_DOWN + RIGHT
0004d5 641d                      	.db 29,  SOLENOID_DOWN + RIGHT + UP
0004d6 4415                      	.db 21, SOLENOID_DOWN + RIGHT
0004d7 641e                      	.db 30,  SOLENOID_DOWN + RIGHT + UP
0004d8 4414                      	.db 20, SOLENOID_DOWN + RIGHT
0004d9 641f                      	.db 31,  SOLENOID_DOWN + RIGHT + UP
0004da 4413                      	.db 19, SOLENOID_DOWN + RIGHT
0004db 6420                      	.db 32,  SOLENOID_DOWN + RIGHT + UP
0004dc 4412                      	.db 18, SOLENOID_DOWN + RIGHT
0004dd 6421                      	.db 33,  SOLENOID_DOWN + RIGHT + UP
0004de 4411                      	.db 17, SOLENOID_DOWN + RIGHT
0004df 6422                      	.db 34,  SOLENOID_DOWN + RIGHT + UP
0004e0 4410                      	.db 16, SOLENOID_DOWN + RIGHT
0004e1 6423                      	.db 35,  SOLENOID_DOWN + RIGHT + UP
0004e2 440f                      	.db 15, SOLENOID_DOWN + RIGHT
0004e3 6424                      	.db 36,  SOLENOID_DOWN + RIGHT + UP
0004e4 440e                      	.db 14, SOLENOID_DOWN + RIGHT
0004e5 6425                      	.db 37,  SOLENOID_DOWN + RIGHT + UP
0004e6 440d                      	.db 13, SOLENOID_DOWN + RIGHT
0004e7 6426                      	.db 38,  SOLENOID_DOWN + RIGHT + UP
0004e8 440c                      	.db 12, SOLENOID_DOWN + RIGHT
0004e9 6427                      	.db 39,  SOLENOID_DOWN + RIGHT + UP
0004ea 440b                      	.db 11, SOLENOID_DOWN + RIGHT
0004eb 6428                      	.db 40,  SOLENOID_DOWN + RIGHT + UP
0004ec 440a                      	.db 10, SOLENOID_DOWN + RIGHT
0004ed 6429                      	.db 41,  SOLENOID_DOWN + RIGHT + UP
0004ee 4409                      	.db 9, SOLENOID_DOWN + RIGHT
0004ef 642a                      	.db 42,  SOLENOID_DOWN + RIGHT + UP
0004f0 4408                      	.db 8, SOLENOID_DOWN + RIGHT
0004f1 642b                      	.db 43,  SOLENOID_DOWN + RIGHT + UP
0004f2 4407                      	.db 7, SOLENOID_DOWN + RIGHT
0004f3 642c                      	.db 44,  SOLENOID_DOWN + RIGHT + UP
0004f4 4406                      	.db 6, SOLENOID_DOWN + RIGHT
0004f5 642d                      	.db 45,  SOLENOID_DOWN + RIGHT + UP
0004f6 4405                      	.db 5, SOLENOID_DOWN + RIGHT
0004f7 642e                      	.db 46,  SOLENOID_DOWN + RIGHT + UP
0004f8 4404                      	.db 4, SOLENOID_DOWN + RIGHT
0004f9 642f                      	.db 47,  SOLENOID_DOWN + RIGHT + UP
0004fa 4403                      	.db 3, SOLENOID_DOWN + RIGHT
0004fb 6430                      	.db 48,  SOLENOID_DOWN + RIGHT + UP
0004fc 4402                      	.db 2, SOLENOID_DOWN + RIGHT
0004fd 6431                      	.db 49,  SOLENOID_DOWN + RIGHT + UP
0004fe 4401                      	.db 1, SOLENOID_DOWN + RIGHT
                                 
                                 	; ------------------------------
                                 	; Vuelta 6/8 (UP y RIGHT+UP)
                                 	; ------------------------------
0004ff 2401                      	.db 1,  SOLENOID_DOWN + UP
000500 6431                      	.db 49, SOLENOID_DOWN + RIGHT + UP
000501 2402                      	.db 2,  SOLENOID_DOWN + UP
000502 6430                      	.db 48, SOLENOID_DOWN + RIGHT + UP
000503 2403                      	.db 3,  SOLENOID_DOWN + UP
000504 642f                      	.db 47, SOLENOID_DOWN + RIGHT + UP
000505 2404                      	.db 4,  SOLENOID_DOWN + UP
000506 642e                      	.db 46, SOLENOID_DOWN + RIGHT + UP
000507 2405                      	.db 5,  SOLENOID_DOWN + UP
000508 642d                      	.db 45, SOLENOID_DOWN + RIGHT + UP
000509 2406                      	.db 6,  SOLENOID_DOWN + UP
00050a 642c                      	.db 44, SOLENOID_DOWN + RIGHT + UP
00050b 2407                      	.db 7,  SOLENOID_DOWN + UP
00050c 642b                      	.db 43, SOLENOID_DOWN + RIGHT + UP
00050d 2408                      	.db 8,  SOLENOID_DOWN + UP
00050e 642a                      	.db 42, SOLENOID_DOWN + RIGHT + UP
00050f 2409                      	.db 9,  SOLENOID_DOWN + UP
000510 6429                      	.db 41, SOLENOID_DOWN + RIGHT + UP
000511 240a                      	.db 10,  SOLENOID_DOWN + UP
000512 6428                      	.db 40, SOLENOID_DOWN + RIGHT + UP
000513 240b                      	.db 11,  SOLENOID_DOWN + UP
000514 6427                      	.db 39, SOLENOID_DOWN + RIGHT + UP
000515 240c                      	.db 12,  SOLENOID_DOWN + UP
000516 6426                      	.db 38, SOLENOID_DOWN + RIGHT + UP
000517 240d                      	.db 13,  SOLENOID_DOWN + UP
000518 6425                      	.db 37, SOLENOID_DOWN + RIGHT + UP
000519 240e                      	.db 14,  SOLENOID_DOWN + UP
00051a 6424                      	.db 36, SOLENOID_DOWN + RIGHT + UP
00051b 240f                      	.db 15,  SOLENOID_DOWN + UP
00051c 6423                      	.db 35, SOLENOID_DOWN + RIGHT + UP
00051d 2410                      	.db 16,  SOLENOID_DOWN + UP
00051e 6422                      	.db 34, SOLENOID_DOWN + RIGHT + UP
00051f 2411                      	.db 17,  SOLENOID_DOWN + UP
000520 6421                      	.db 33, SOLENOID_DOWN + RIGHT + UP
000521 2412                      	.db 18,  SOLENOID_DOWN + UP
000522 6420                      	.db 32, SOLENOID_DOWN + RIGHT + UP
000523 2413                      	.db 19,  SOLENOID_DOWN + UP
000524 641f                      	.db 31, SOLENOID_DOWN + RIGHT + UP
000525 2414                      	.db 20,  SOLENOID_DOWN + UP
000526 641e                      	.db 30, SOLENOID_DOWN + RIGHT + UP
000527 2415                      	.db 21,  SOLENOID_DOWN + UP
000528 641d                      	.db 29, SOLENOID_DOWN + RIGHT + UP
000529 2416                      	.db 22,  SOLENOID_DOWN + UP
00052a 641c                      	.db 28, SOLENOID_DOWN + RIGHT + UP
00052b 2417                      	.db 23,  SOLENOID_DOWN + UP
00052c 641b                      	.db 27, SOLENOID_DOWN + RIGHT + UP
00052d 2418                      	.db 24,  SOLENOID_DOWN + UP
00052e 641a                      	.db 26, SOLENOID_DOWN + RIGHT + UP
00052f 2419                      	.db 25,  SOLENOID_DOWN + UP
000530 6419                      	.db 25, SOLENOID_DOWN + RIGHT + UP
000531 241a                      	.db 26,  SOLENOID_DOWN + UP
000532 6418                      	.db 24, SOLENOID_DOWN + RIGHT + UP
000533 241b                      	.db 27,  SOLENOID_DOWN + UP
000534 6417                      	.db 23, SOLENOID_DOWN + RIGHT + UP
000535 241c                      	.db 28,  SOLENOID_DOWN + UP
000536 6416                      	.db 22, SOLENOID_DOWN + RIGHT + UP
000537 241d                      	.db 29,  SOLENOID_DOWN + UP
000538 6415                      	.db 21, SOLENOID_DOWN + RIGHT + UP
000539 241e                      	.db 30,  SOLENOID_DOWN + UP
00053a 6414                      	.db 20, SOLENOID_DOWN + RIGHT + UP
00053b 241f                      	.db 31,  SOLENOID_DOWN + UP
00053c 6413                      	.db 19, SOLENOID_DOWN + RIGHT + UP
00053d 2420                      	.db 32,  SOLENOID_DOWN + UP
00053e 6412                      	.db 18, SOLENOID_DOWN + RIGHT + UP
00053f 2421                      	.db 33,  SOLENOID_DOWN + UP
000540 6411                      	.db 17, SOLENOID_DOWN + RIGHT + UP
000541 2422                      	.db 34,  SOLENOID_DOWN + UP
000542 6410                      	.db 16, SOLENOID_DOWN + RIGHT + UP
000543 2423                      	.db 35,  SOLENOID_DOWN + UP
000544 640f                      	.db 15, SOLENOID_DOWN + RIGHT + UP
000545 2424                      	.db 36,  SOLENOID_DOWN + UP
000546 640e                      	.db 14, SOLENOID_DOWN + RIGHT + UP
000547 2425                      	.db 37,  SOLENOID_DOWN + UP
000548 640d                      	.db 13, SOLENOID_DOWN + RIGHT + UP
000549 2426                      	.db 38,  SOLENOID_DOWN + UP
00054a 640c                      	.db 12, SOLENOID_DOWN + RIGHT + UP
00054b 2427                      	.db 39,  SOLENOID_DOWN + UP
00054c 640b                      	.db 11, SOLENOID_DOWN + RIGHT + UP
00054d 2428                      	.db 40,  SOLENOID_DOWN + UP
00054e 640a                      	.db 10, SOLENOID_DOWN + RIGHT + UP
00054f 2429                      	.db 41,  SOLENOID_DOWN + UP
000550 6409                      	.db 9, SOLENOID_DOWN + RIGHT + UP
000551 242a                      	.db 42,  SOLENOID_DOWN + UP
000552 6408                      	.db 8, SOLENOID_DOWN + RIGHT + UP
000553 242b                      	.db 43,  SOLENOID_DOWN + UP
000554 6407                      	.db 7, SOLENOID_DOWN + RIGHT + UP
000555 242c                      	.db 44,  SOLENOID_DOWN + UP
000556 6406                      	.db 6, SOLENOID_DOWN + RIGHT + UP
000557 242d                      	.db 45,  SOLENOID_DOWN + UP
000558 6405                      	.db 5, SOLENOID_DOWN + RIGHT + UP
000559 242e                      	.db 46,  SOLENOID_DOWN + UP
00055a 6404                      	.db 4, SOLENOID_DOWN + RIGHT + UP
00055b 242f                      	.db 47,  SOLENOID_DOWN + UP
00055c 6403                      	.db 3, SOLENOID_DOWN + RIGHT + UP
00055d 2430                      	.db 48,  SOLENOID_DOWN + UP
00055e 6402                      	.db 2, SOLENOID_DOWN + RIGHT + UP
00055f 2431                      	.db 49,  SOLENOID_DOWN + UP
000560 6401                      	.db 1, SOLENOID_DOWN + RIGHT + UP
                                 
                                 	; ------------------------------
                                 	; Vuelta 7/8 (UP y UP+LEFT)
                                 	; ------------------------------
000561 a401                      	.db 1,  SOLENOID_DOWN + UP + LEFT
000562 2431                      	.db 49, SOLENOID_DOWN + UP
000563 a402                      	.db 2,  SOLENOID_DOWN + UP + LEFT
000564 2430                      	.db 48, SOLENOID_DOWN + UP
000565 a403                      	.db 3,  SOLENOID_DOWN + UP + LEFT
000566 242f                      	.db 47, SOLENOID_DOWN + UP
000567 a404                      	.db 4,  SOLENOID_DOWN + UP + LEFT
000568 242e                      	.db 46, SOLENOID_DOWN + UP
000569 a405                      	.db 5,  SOLENOID_DOWN + UP + LEFT
00056a 242d                      	.db 45, SOLENOID_DOWN + UP
00056b a406                      	.db 6,  SOLENOID_DOWN + UP + LEFT
00056c 242c                      	.db 44, SOLENOID_DOWN + UP
00056d a407                      	.db 7,  SOLENOID_DOWN + UP + LEFT
00056e 242b                      	.db 43, SOLENOID_DOWN + UP
00056f a408                      	.db 8,  SOLENOID_DOWN + UP + LEFT
000570 242a                      	.db 42, SOLENOID_DOWN + UP
000571 a409                      	.db 9,  SOLENOID_DOWN + UP + LEFT
000572 2429                      	.db 41, SOLENOID_DOWN + UP
000573 a40a                      	.db 10,  SOLENOID_DOWN + UP + LEFT
000574 2428                      	.db 40, SOLENOID_DOWN + UP
000575 a40b                      	.db 11,  SOLENOID_DOWN + UP + LEFT
000576 2427                      	.db 39, SOLENOID_DOWN + UP
000577 a40c                      	.db 12,  SOLENOID_DOWN + UP + LEFT
000578 2426                      	.db 38, SOLENOID_DOWN + UP
000579 a40d                      	.db 13,  SOLENOID_DOWN + UP + LEFT
00057a 2425                      	.db 37, SOLENOID_DOWN + UP
00057b a40e                      	.db 14,  SOLENOID_DOWN + UP + LEFT
00057c 2424                      	.db 36, SOLENOID_DOWN + UP
00057d a40f                      	.db 15,  SOLENOID_DOWN + UP + LEFT
00057e 2423                      	.db 35, SOLENOID_DOWN + UP
00057f a410                      	.db 16,  SOLENOID_DOWN + UP + LEFT
000580 2422                      	.db 34, SOLENOID_DOWN + UP
000581 a411                      	.db 17,  SOLENOID_DOWN + UP + LEFT
000582 2421                      	.db 33, SOLENOID_DOWN + UP
000583 a412                      	.db 18,  SOLENOID_DOWN + UP + LEFT
000584 2420                      	.db 32, SOLENOID_DOWN + UP
000585 a413                      	.db 19,  SOLENOID_DOWN + UP + LEFT
000586 241f                      	.db 31, SOLENOID_DOWN + UP
000587 a414                      	.db 20,  SOLENOID_DOWN + UP + LEFT
000588 241e                      	.db 30, SOLENOID_DOWN + UP
000589 a415                      	.db 21,  SOLENOID_DOWN + UP + LEFT
00058a 241d                      	.db 29, SOLENOID_DOWN + UP
00058b a416                      	.db 22,  SOLENOID_DOWN + UP + LEFT
00058c 241c                      	.db 28, SOLENOID_DOWN + UP
00058d a417                      	.db 23,  SOLENOID_DOWN + UP + LEFT
00058e 241b                      	.db 27, SOLENOID_DOWN + UP
00058f a418                      	.db 24,  SOLENOID_DOWN + UP + LEFT
000590 241a                      	.db 26, SOLENOID_DOWN + UP
000591 a419                      	.db 25,  SOLENOID_DOWN + UP + LEFT
000592 2419                      	.db 25, SOLENOID_DOWN + UP
000593 a41a                      	.db 26,  SOLENOID_DOWN + UP + LEFT
000594 2418                      	.db 24, SOLENOID_DOWN + UP
000595 a41b                      	.db 27,  SOLENOID_DOWN + UP + LEFT
000596 2417                      	.db 23, SOLENOID_DOWN + UP
000597 a41c                      	.db 28,  SOLENOID_DOWN + UP + LEFT
000598 2416                      	.db 22, SOLENOID_DOWN + UP
000599 a41d                      	.db 29,  SOLENOID_DOWN + UP + LEFT
00059a 2415                      	.db 21, SOLENOID_DOWN + UP
00059b a41e                      	.db 30,  SOLENOID_DOWN + UP + LEFT
00059c 2414                      	.db 20, SOLENOID_DOWN + UP
00059d a41f                      	.db 31,  SOLENOID_DOWN + UP + LEFT
00059e 2413                      	.db 19, SOLENOID_DOWN + UP
00059f a420                      	.db 32,  SOLENOID_DOWN + UP + LEFT
0005a0 2412                      	.db 18, SOLENOID_DOWN + UP
0005a1 a421                      	.db 33,  SOLENOID_DOWN + UP + LEFT
0005a2 2411                      	.db 17, SOLENOID_DOWN + UP
0005a3 a422                      	.db 34,  SOLENOID_DOWN + UP + LEFT
0005a4 2410                      	.db 16, SOLENOID_DOWN + UP
0005a5 a423                      	.db 35,  SOLENOID_DOWN + UP + LEFT
0005a6 240f                      	.db 15, SOLENOID_DOWN + UP
0005a7 a424                      	.db 36,  SOLENOID_DOWN + UP + LEFT
0005a8 240e                      	.db 14, SOLENOID_DOWN + UP
0005a9 a425                      	.db 37,  SOLENOID_DOWN + UP + LEFT
0005aa 240d                      	.db 13, SOLENOID_DOWN + UP
0005ab a426                      	.db 38,  SOLENOID_DOWN + UP + LEFT
0005ac 240c                      	.db 12, SOLENOID_DOWN + UP
0005ad a427                      	.db 39,  SOLENOID_DOWN + UP + LEFT
0005ae 240b                      	.db 11, SOLENOID_DOWN + UP
0005af a428                      	.db 40,  SOLENOID_DOWN + UP + LEFT
0005b0 240a                      	.db 10, SOLENOID_DOWN + UP
0005b1 a429                      	.db 41,  SOLENOID_DOWN + UP + LEFT
0005b2 2409                      	.db 9, SOLENOID_DOWN + UP
0005b3 a42a                      	.db 42,  SOLENOID_DOWN + UP + LEFT
0005b4 2408                      	.db 8, SOLENOID_DOWN + UP
0005b5 a42b                      	.db 43,  SOLENOID_DOWN + UP + LEFT
0005b6 2407                      	.db 7, SOLENOID_DOWN + UP
0005b7 a42c                      	.db 44,  SOLENOID_DOWN + UP + LEFT
0005b8 2406                      	.db 6, SOLENOID_DOWN + UP
0005b9 a42d                      	.db 45,  SOLENOID_DOWN + UP + LEFT
0005ba 2405                      	.db 5, SOLENOID_DOWN + UP
0005bb a42e                      	.db 46,  SOLENOID_DOWN + UP + LEFT
0005bc 2404                      	.db 4, SOLENOID_DOWN + UP
0005bd a42f                      	.db 47,  SOLENOID_DOWN + UP + LEFT
0005be 2403                      	.db 3, SOLENOID_DOWN + UP
0005bf a430                      	.db 48,  SOLENOID_DOWN + UP + LEFT
0005c0 2402                      	.db 2, SOLENOID_DOWN + UP
0005c1 a431                      	.db 49,  SOLENOID_DOWN + UP + LEFT
0005c2 2401                      	.db 1, SOLENOID_DOWN + UP
                                 
                                 	; ------------------------------
                                 	; Vuelta 8/8 (LEFT y UP+LEFT)
                                 	; ------------------------------
0005c3 8401                      	.db 1,  SOLENOID_DOWN + LEFT
0005c4 a431                      	.db 49, SOLENOID_DOWN + UP + LEFT
0005c5 8402                      	.db 2,  SOLENOID_DOWN + LEFT
0005c6 a430                      	.db 48, SOLENOID_DOWN + UP + LEFT
0005c7 8403                      	.db 3,  SOLENOID_DOWN + LEFT
0005c8 a42f                      	.db 47, SOLENOID_DOWN + UP + LEFT
0005c9 8404                      	.db 4,  SOLENOID_DOWN + LEFT
0005ca a42e                      	.db 46, SOLENOID_DOWN + UP + LEFT
0005cb 8405                      	.db 5,  SOLENOID_DOWN + LEFT
0005cc a42d                      	.db 45, SOLENOID_DOWN + UP + LEFT
0005cd 8406                      	.db 6,  SOLENOID_DOWN + LEFT
0005ce a42c                      	.db 44, SOLENOID_DOWN + UP + LEFT
0005cf 8407                      	.db 7,  SOLENOID_DOWN + LEFT
0005d0 a42b                      	.db 43, SOLENOID_DOWN + UP + LEFT
0005d1 8408                      	.db 8,  SOLENOID_DOWN + LEFT
0005d2 a42a                      	.db 42, SOLENOID_DOWN + UP + LEFT
0005d3 8409                      	.db 9,  SOLENOID_DOWN + LEFT
0005d4 a429                      	.db 41, SOLENOID_DOWN + UP + LEFT
0005d5 840a                      	.db 10,  SOLENOID_DOWN + LEFT
0005d6 a428                      	.db 40, SOLENOID_DOWN + UP + LEFT
0005d7 840b                      	.db 11,  SOLENOID_DOWN + LEFT
0005d8 a427                      	.db 39, SOLENOID_DOWN + UP + LEFT
0005d9 840c                      	.db 12,  SOLENOID_DOWN + LEFT
0005da a426                      	.db 38, SOLENOID_DOWN + UP + LEFT
0005db 840d                      	.db 13,  SOLENOID_DOWN + LEFT
0005dc a425                      	.db 37, SOLENOID_DOWN + UP + LEFT
0005dd 840e                      	.db 14,  SOLENOID_DOWN + LEFT
0005de a424                      	.db 36, SOLENOID_DOWN + UP + LEFT
0005df 840f                      	.db 15,  SOLENOID_DOWN + LEFT
0005e0 a423                      	.db 35, SOLENOID_DOWN + UP + LEFT
0005e1 8410                      	.db 16,  SOLENOID_DOWN + LEFT
0005e2 a422                      	.db 34, SOLENOID_DOWN + UP + LEFT
0005e3 8411                      	.db 17,  SOLENOID_DOWN + LEFT
0005e4 a421                      	.db 33, SOLENOID_DOWN + UP + LEFT
0005e5 8412                      	.db 18,  SOLENOID_DOWN + LEFT
0005e6 a420                      	.db 32, SOLENOID_DOWN + UP + LEFT
0005e7 8413                      	.db 19,  SOLENOID_DOWN + LEFT
0005e8 a41f                      	.db 31, SOLENOID_DOWN + UP + LEFT
0005e9 8414                      	.db 20,  SOLENOID_DOWN + LEFT
0005ea a41e                      	.db 30, SOLENOID_DOWN + UP + LEFT
0005eb 8415                      	.db 21,  SOLENOID_DOWN + LEFT
0005ec a41d                      	.db 29, SOLENOID_DOWN + UP + LEFT
0005ed 8416                      	.db 22,  SOLENOID_DOWN + LEFT
0005ee a41c                      	.db 28, SOLENOID_DOWN + UP + LEFT
0005ef 8417                      	.db 23,  SOLENOID_DOWN + LEFT
0005f0 a41b                      	.db 27, SOLENOID_DOWN + UP + LEFT
0005f1 8418                      	.db 24,  SOLENOID_DOWN + LEFT
0005f2 a41a                      	.db 26, SOLENOID_DOWN + UP + LEFT
0005f3 8419                      	.db 25,  SOLENOID_DOWN + LEFT
0005f4 a419                      	.db 25, SOLENOID_DOWN + UP + LEFT
0005f5 841a                      	.db 26,  SOLENOID_DOWN + LEFT
0005f6 a418                      	.db 24, SOLENOID_DOWN + UP + LEFT
0005f7 841b                      	.db 27,  SOLENOID_DOWN + LEFT
0005f8 a417                      	.db 23, SOLENOID_DOWN + UP + LEFT
0005f9 841c                      	.db 28,  SOLENOID_DOWN + LEFT
0005fa a416                      	.db 22, SOLENOID_DOWN + UP + LEFT
0005fb 841d                      	.db 29,  SOLENOID_DOWN + LEFT
0005fc a415                      	.db 21, SOLENOID_DOWN + UP + LEFT
0005fd 841e                      	.db 30,  SOLENOID_DOWN + LEFT
0005fe a414                      	.db 20, SOLENOID_DOWN + UP + LEFT
0005ff 841f                      	.db 31,  SOLENOID_DOWN + LEFT
000600 a413                      	.db 19, SOLENOID_DOWN + UP + LEFT
000601 8420                      	.db 32,  SOLENOID_DOWN + LEFT
000602 a412                      	.db 18, SOLENOID_DOWN + UP + LEFT
000603 8421                      	.db 33,  SOLENOID_DOWN + LEFT
000604 a411                      	.db 17, SOLENOID_DOWN + UP + LEFT
000605 8422                      	.db 34,  SOLENOID_DOWN + LEFT
000606 a410                      	.db 16, SOLENOID_DOWN + UP + LEFT
000607 8423                      	.db 35,  SOLENOID_DOWN + LEFT
000608 a40f                      	.db 15, SOLENOID_DOWN + UP + LEFT
000609 8424                      	.db 36,  SOLENOID_DOWN + LEFT
00060a a40e                      	.db 14, SOLENOID_DOWN + UP + LEFT
00060b 8425                      	.db 37,  SOLENOID_DOWN + LEFT
00060c a40d                      	.db 13, SOLENOID_DOWN + UP + LEFT
00060d 8426                      	.db 38,  SOLENOID_DOWN + LEFT
00060e a40c                      	.db 12, SOLENOID_DOWN + UP + LEFT
00060f 8427                      	.db 39,  SOLENOID_DOWN + LEFT
000610 a40b                      	.db 11, SOLENOID_DOWN + UP + LEFT
000611 8428                      	.db 40,  SOLENOID_DOWN + LEFT
000612 a40a                      	.db 10, SOLENOID_DOWN + UP + LEFT
000613 8429                      	.db 41,  SOLENOID_DOWN + LEFT
000614 a409                      	.db 9, SOLENOID_DOWN + UP + LEFT
000615 842a                      	.db 42,  SOLENOID_DOWN + LEFT
000616 a408                      	.db 8, SOLENOID_DOWN + UP + LEFT
000617 842b                      	.db 43,  SOLENOID_DOWN + LEFT
000618 a407                      	.db 7, SOLENOID_DOWN + UP + LEFT
000619 842c                      	.db 44,  SOLENOID_DOWN + LEFT
00061a a406                      	.db 6, SOLENOID_DOWN + UP + LEFT
00061b 842d                      	.db 45,  SOLENOID_DOWN + LEFT
00061c a405                      	.db 5, SOLENOID_DOWN + UP + LEFT
00061d 842e                      	.db 46,  SOLENOID_DOWN + LEFT
00061e a404                      	.db 4, SOLENOID_DOWN + UP + LEFT
00061f 842f                      	.db 47,  SOLENOID_DOWN + LEFT
000620 a403                      	.db 3, SOLENOID_DOWN + UP + LEFT
000621 8430                      	.db 48,  SOLENOID_DOWN + LEFT
000622 a402                      	.db 2, SOLENOID_DOWN + UP + LEFT
000623 8431                      	.db 49,  SOLENOID_DOWN + LEFT
000624 a401                      	.db 1, SOLENOID_DOWN + UP + LEFT
                                 	; ------------------------------
                                 	; Finalizacin
                                 	; ------------------------------
000625 0801                      	.db 1, SOLENOID_UP
000626 0801                      	.db 1, SOLENOID_UP
000627 0001                      	.db 1, STOP	
                                 
                                 BERSERK_DATA:
000628 0401                      	.db 1, SOLENOID_DOWN
000629 a402                      	.db 2, SOLENOID_DOWN + UP + LEFT
00062a 6404                      	.db 4, SOLENOID_DOWN + UP + RIGHT
00062b a401                      	.db 1, SOLENOID_DOWN + UP + LEFT
00062c 0801                      	.db 1, SOLENOID_UP
00062d 8802                      	.db 2, SOLENOID_UP + LEFT
00062e 0401                      	.db 1, SOLENOID_DOWN
00062f 9401                      	.db 1, SOLENOID_DOWN + DOWN + LEFT
000630 5404                      	.db 4, SOLENOID_DOWN + DOWN + RIGHT
000631 9402                      	.db 2, SOLENOID_DOWN + DOWN + LEFT
000632 2407                      	.db 7, SOLENOID_DOWN + UP
000633 0801                      	.db 1, SOLENOID_UP
000634 0001                      	.db 1, STOP
                                 
                                 MOVE_START:
000635 980f                      	.db 15, SOLENOID_UP + DOWN + LEFT
000636 880f                      	.db 15, SOLENOID_UP + LEFT 	
000637 0001                      	.db 1, STOP
                                 
                                 MOVE_RIGHT:
000638 4805                      	.db 5, SOLENOID_UP + RIGHT	
000639 0001                      	.db 1, STOP
                                 
                                 MOVE_DOWN:
00063a 1805                      	.db 5, SOLENOID_UP + DOWN
00063b 0001                      	.db 1, STOP
                                 
                                 MOVE_UP: 
00063c 2805                      	.db 5, SOLENOID_UP + UP
00063d 0001                      	.db 1, STOP
                                 
                                 MOVE_LEFT:
00063e 8805                      	.db 5, SOLENOID_UP + LEFT	
00063f 0001                      	.db 1, STOP
                                 
                                 MENU_TEXT:
000640 6c45
000641 6a69
000642 2061
000643 6e75
000644 2061
000645 706f
000646 6963
000647 6e6f
000648 0a3a                      	.db "Elija una opcion:", 0x0A
000649 305b
00064a 205d
00064b 7241
00064c 6972
00064d 6162
00064e 0a20                      	.db "[0] Arriba ", 0x0A
00064f 315b
000650 205d
000651 6241
000652 6a61
000653 0a6f                      	.db "[1] Abajo", 0x0A
000654 325b
000655 205d
000656 7a49
000657 7571
000658 6569
000659 6472
00065a 0a61                      	.db "[2] Izquierda", 0x0A
00065b 335b
00065c 205d
00065d 6544
00065e 6572
00065f 6863
000660 0a61                      	.db "[3] Derecha", 0x0A
000661 345b
000662 205d
000663 7254
000664 6169
000665 676e
000666 6c75
000667 0a6f                      	.db "[4] Triangulo", 0x0A
000668 355b
000669 205d
00066a 6943
00066b 6372
00066c 6c75
00066d 0a6f                      	.db "[5] Circulo", 0x0A
00066e 365b
00066f 205d
000670 7243
000671 7a75
000672 0a20                      	.db "[6] Cruz ", 0x0A
000673 545b
000674 205d
000675 6f54
000676 6f64
000677 0a0a
000678 0000                      	.db "[T] Todo", 0x0A, 0x0A, 0, 0
                                 
                                 ERROR_TEXT:
000679 704f
00067a 6963
00067b 6e6f
00067c 6920
00067d 766e
00067e 6c61
00067f 6469
000680 2161
000681 0a0a


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   6 r0 :   0 r1 :   4 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  65 r17:  32 r18:  21 r19:  19 r20:  13 
r21:   0 r22:   0 r23:   0 r24:   0 r25:   0 r26:   0 r27:   0 r28:   0 
r29:   0 r30:  18 r31:  18 
Registers used: 9 out of 35 (25.7%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   2 add   :   2 adiw  :   0 and   :   0 
andi  :   3 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  13 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   4 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :   0 cbr   :   0 
clc   :   1 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   2 cpc   :   0 
cpi   :  12 cpse  :   0 dec   :   3 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   1 inc   :   2 jmp   :   0 
ld    :   1 ldd   :   0 ldi   :  50 lds   :   7 lpm   :   4 lsl   :   0 
lsr   :   0 mov   :   3 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   1 out   :   7 pop   :  37 
push  :  31 rcall :  22 ret   :   7 reti  :   4 rjmp  :  22 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   1 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   1 std   :   0 sts   :  12 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 28 out of 113 (24.8%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000d06    550   1798   2348   32768   7.2%
[.dseg] 0x000100 0x000202      0    258    258    2048  12.6%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
