Line number: 
[124, 130]
Comment: 
The block performs resetting and incrementing of a clock counter. When a system reset is triggered, the counter is reset to zero. When the 'enable_clk' signal is active, the counter is incremented by a predefined value 'COUNTER_INC' at every rising edge of the clock pulse.