<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3328" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3328{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3328{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3328{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3328{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_3328{left:69px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t6_3328{left:69px;bottom:1046px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t7_3328{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t8_3328{left:69px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#t9_3328{left:69px;bottom:996px;letter-spacing:-0.16px;word-spacing:-0.92px;}
#ta_3328{left:69px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#tb_3328{left:69px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#tc_3328{left:588px;bottom:962px;letter-spacing:-0.13px;word-spacing:-0.61px;}
#td_3328{left:769px;bottom:962px;letter-spacing:-0.13px;word-spacing:-0.6px;}
#te_3328{left:69px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3328{left:354px;bottom:946px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tg_3328{left:527px;bottom:946px;}
#th_3328{left:69px;bottom:887px;letter-spacing:0.13px;}
#ti_3328{left:151px;bottom:887px;letter-spacing:0.16px;word-spacing:0.01px;}
#tj_3328{left:69px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_3328{left:69px;bottom:846px;letter-spacing:-0.18px;word-spacing:-1.34px;}
#tl_3328{left:69px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_3328{left:69px;bottom:813px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#tn_3328{left:69px;bottom:796px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#to_3328{left:69px;bottom:779px;letter-spacing:-0.17px;word-spacing:-0.68px;}
#tp_3328{left:69px;bottom:762px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#tq_3328{left:69px;bottom:712px;letter-spacing:-0.09px;}
#tr_3328{left:154px;bottom:712px;letter-spacing:-0.1px;word-spacing:0.02px;}
#ts_3328{left:69px;bottom:688px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tt_3328{left:69px;bottom:671px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tu_3328{left:69px;bottom:647px;letter-spacing:-0.21px;word-spacing:-0.46px;}
#tv_3328{left:69px;bottom:630px;letter-spacing:-0.21px;word-spacing:-0.97px;}
#tw_3328{left:69px;bottom:613px;letter-spacing:-0.21px;word-spacing:-0.47px;}
#tx_3328{left:69px;bottom:597px;letter-spacing:-0.21px;word-spacing:-0.46px;}
#ty_3328{left:69px;bottom:580px;letter-spacing:-0.23px;word-spacing:-0.42px;}
#tz_3328{left:69px;bottom:542px;letter-spacing:-0.12px;}
#t10_3328{left:117px;bottom:523px;letter-spacing:-0.12px;}
#t11_3328{left:227px;bottom:523px;letter-spacing:-0.1px;}
#t12_3328{left:117px;bottom:505px;letter-spacing:-0.11px;}
#t13_3328{left:117px;bottom:487px;letter-spacing:-0.15px;}
#t14_3328{left:227px;bottom:487px;letter-spacing:-0.11px;}
#t15_3328{left:117px;bottom:468px;letter-spacing:-0.12px;}
#t16_3328{left:69px;bottom:450px;letter-spacing:-0.13px;}
#t17_3328{left:117px;bottom:432px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t18_3328{left:117px;bottom:413px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t19_3328{left:117px;bottom:395px;letter-spacing:-0.12px;}
#t1a_3328{left:227px;bottom:395px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1b_3328{left:117px;bottom:377px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1c_3328{left:69px;bottom:358px;letter-spacing:-0.11px;}
#t1d_3328{left:117px;bottom:340px;letter-spacing:-0.11px;}
#t1e_3328{left:117px;bottom:322px;letter-spacing:-0.12px;}
#t1f_3328{left:117px;bottom:303px;letter-spacing:-0.05px;}
#t1g_3328{left:69px;bottom:285px;letter-spacing:-0.12px;}
#t1h_3328{left:69px;bottom:260px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1i_3328{left:69px;bottom:244px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1j_3328{left:69px;bottom:219px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1k_3328{left:69px;bottom:202px;letter-spacing:-0.13px;}
#t1l_3328{left:69px;bottom:152px;letter-spacing:-0.08px;}
#t1m_3328{left:155px;bottom:152px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1n_3328{left:69px;bottom:128px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1o_3328{left:69px;bottom:111px;letter-spacing:-0.14px;word-spacing:-0.5px;}

.s1_3328{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3328{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3328{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3328{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s5_3328{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3328{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3328{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3328" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3328Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3328" style="-webkit-user-select: none;"><object width="935" height="1210" data="3328/3328.svg" type="image/svg+xml" id="pdf3328" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3328" class="t s1_3328">9-52 </span><span id="t2_3328" class="t s1_3328">Vol. 3A </span>
<span id="t3_3328" class="t s2_3328">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_3328" class="t s3_3328">dynamically allocated data buffer for thread synchronization. When the latter technique is not possible, consider </span>
<span id="t5_3328" class="t s3_3328">not using MONITOR/MWAIT when using static data structures. </span>
<span id="t6_3328" class="t s3_3328">To set up the data structure correctly for MONITOR/MWAIT on multi-clustered systems: interaction between </span>
<span id="t7_3328" class="t s3_3328">processors, chipsets, and the BIOS is required (system coherence line size may depend on the chipset used in the </span>
<span id="t8_3328" class="t s3_3328">system; the size could be different from the processor’s monitor triggering area). The BIOS is responsible to set the </span>
<span id="t9_3328" class="t s3_3328">correct value for system coherence line size using the IA32_MONITOR_FILTER_LINE_SIZE MSR. Depending on the </span>
<span id="ta_3328" class="t s3_3328">relative magnitude of the size of the monitor triggering area versus the value written into the IA32_MONITOR_FIL- </span>
<span id="tb_3328" class="t s3_3328">TER_LINE_SIZE MSR, the smaller of the parameters will be reported as the </span><span id="tc_3328" class="t s4_3328">Smallest Monitor Line Size</span><span id="td_3328" class="t s3_3328">. The larger </span>
<span id="te_3328" class="t s3_3328">of the parameters will be reported as the </span><span id="tf_3328" class="t s4_3328">Largest Monitor Line Size</span><span id="tg_3328" class="t s3_3328">. </span>
<span id="th_3328" class="t s5_3328">9.10.6 </span><span id="ti_3328" class="t s5_3328">Required Operating System Support </span>
<span id="tj_3328" class="t s3_3328">This section describes changes that must be made to an operating system to run on processors supporting Intel </span>
<span id="tk_3328" class="t s3_3328">Hyper-Threading Technology. It also describes optimizations that can help an operating system make more efficient </span>
<span id="tl_3328" class="t s3_3328">use of the logical processors sharing execution resources. The required changes and suggested optimizations are </span>
<span id="tm_3328" class="t s3_3328">representative of the types of modifications that appear in Windows* XP and Linux* kernel 2.4.0 operating systems </span>
<span id="tn_3328" class="t s3_3328">for Intel processors supporting Intel Hyper-Threading Technology. Additional optimizations for processors </span>
<span id="to_3328" class="t s3_3328">supporting Intel Hyper-Threading Technology are described in the Intel® 64 and IA-32 Architectures Optimization </span>
<span id="tp_3328" class="t s3_3328">Reference Manual. </span>
<span id="tq_3328" class="t s6_3328">9.10.6.1 </span><span id="tr_3328" class="t s6_3328">Use the PAUSE Instruction in Spin-Wait Loops </span>
<span id="ts_3328" class="t s3_3328">Intel recommends that a PAUSE instruction be placed in all spin-wait loops that run on Intel processors supporting </span>
<span id="tt_3328" class="t s3_3328">Intel Hyper-Threading Technology and multi-core processors. </span>
<span id="tu_3328" class="t s3_3328">Software routines that use spin-wait loops include multiprocessor synchronization primitives (spin-locks, sema- </span>
<span id="tv_3328" class="t s3_3328">phores, and mutex variables) and idle loops. Such routines keep the processor core busy executing a load-compare- </span>
<span id="tw_3328" class="t s3_3328">branch loop while a thread waits for a resource to become available. Including a PAUSE instruction in such a loop </span>
<span id="tx_3328" class="t s3_3328">greatly improves efficiency (see Section 9.10.2, “PAUSE Instruction”). The following routine gives an example of a </span>
<span id="ty_3328" class="t s3_3328">spin-wait loop that uses a PAUSE instruction: </span>
<span id="tz_3328" class="t s7_3328">Spin_Lock: </span>
<span id="t10_3328" class="t s7_3328">CMP lockvar, 0 </span><span id="t11_3328" class="t s7_3328">;Check if lock is free </span>
<span id="t12_3328" class="t s7_3328">JE Get_Lock </span>
<span id="t13_3328" class="t s7_3328">PAUSE </span><span id="t14_3328" class="t s7_3328">;Short delay </span>
<span id="t15_3328" class="t s7_3328">JMP Spin_Lock </span>
<span id="t16_3328" class="t s7_3328">Get_Lock: </span>
<span id="t17_3328" class="t s7_3328">MOV EAX, 1 </span>
<span id="t18_3328" class="t s7_3328">XCHG EAX, lockvar ;Try to get lock </span>
<span id="t19_3328" class="t s7_3328">CMP EAX, 0 </span><span id="t1a_3328" class="t s7_3328">;Test if successful </span>
<span id="t1b_3328" class="t s7_3328">JNE Spin_Lock </span>
<span id="t1c_3328" class="t s7_3328">Critical_Section: </span>
<span id="t1d_3328" class="t s7_3328">&lt;critical section code&gt; </span>
<span id="t1e_3328" class="t s7_3328">MOV lockvar, 0 </span>
<span id="t1f_3328" class="t s7_3328">... </span>
<span id="t1g_3328" class="t s7_3328">Continue: </span>
<span id="t1h_3328" class="t s3_3328">The spin-wait loop above uses a “test, test-and-set” technique for determining the availability of the synchroniza- </span>
<span id="t1i_3328" class="t s3_3328">tion variable. This technique is recommended when writing spin-wait loops. </span>
<span id="t1j_3328" class="t s3_3328">In IA-32 processor generations earlier than the Pentium 4 processor, the PAUSE instruction is treated as a NOP </span>
<span id="t1k_3328" class="t s3_3328">instruction. </span>
<span id="t1l_3328" class="t s6_3328">9.10.6.2 </span><span id="t1m_3328" class="t s6_3328">Potential Usage of MONITOR/MWAIT in C0 Idle Loops </span>
<span id="t1n_3328" class="t s3_3328">An operating system may implement different handlers for different idle states. A typical OS idle loop on an ACPI- </span>
<span id="t1o_3328" class="t s3_3328">compatible OS is shown in Example 9-25: </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
