// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vriscv_soc.h for the primary calling header

#ifndef VERILATED_VRISCV_SOC___024ROOT_H_
#define VERILATED_VRISCV_SOC___024ROOT_H_  // guard

#include "verilated_heavy.h"
#include "verilated_cov.h"

//==========

class Vriscv_soc__Syms;
class Vriscv_soc_VerilatedVcd;
class Vriscv_soc___024unit;


//----------

VL_MODULE(Vriscv_soc___024root) {
  public:
    // CELLS
    Vriscv_soc___024unit* __PVT____024unit;

    // PORTS
    VL_IN8(clock,0,0);
    VL_IN8(reset,0,0);
    VL_OUT8(io_difftest_commit,0,0);
    VL_OUT(io_difftest_inst,31,0);
    VL_OUT64(io_difftest_reg_0,63,0);
    VL_OUT64(io_difftest_reg_1,63,0);
    VL_OUT64(io_difftest_reg_2,63,0);
    VL_OUT64(io_difftest_reg_3,63,0);
    VL_OUT64(io_difftest_reg_4,63,0);
    VL_OUT64(io_difftest_reg_5,63,0);
    VL_OUT64(io_difftest_reg_6,63,0);
    VL_OUT64(io_difftest_reg_7,63,0);
    VL_OUT64(io_difftest_reg_8,63,0);
    VL_OUT64(io_difftest_reg_9,63,0);
    VL_OUT64(io_difftest_reg_10,63,0);
    VL_OUT64(io_difftest_reg_11,63,0);
    VL_OUT64(io_difftest_reg_12,63,0);
    VL_OUT64(io_difftest_reg_13,63,0);
    VL_OUT64(io_difftest_reg_14,63,0);
    VL_OUT64(io_difftest_reg_15,63,0);
    VL_OUT64(io_difftest_reg_16,63,0);
    VL_OUT64(io_difftest_reg_17,63,0);
    VL_OUT64(io_difftest_reg_18,63,0);
    VL_OUT64(io_difftest_reg_19,63,0);
    VL_OUT64(io_difftest_reg_20,63,0);
    VL_OUT64(io_difftest_reg_21,63,0);
    VL_OUT64(io_difftest_reg_22,63,0);
    VL_OUT64(io_difftest_reg_23,63,0);
    VL_OUT64(io_difftest_reg_24,63,0);
    VL_OUT64(io_difftest_reg_25,63,0);
    VL_OUT64(io_difftest_reg_26,63,0);
    VL_OUT64(io_difftest_reg_27,63,0);
    VL_OUT64(io_difftest_reg_28,63,0);
    VL_OUT64(io_difftest_reg_29,63,0);
    VL_OUT64(io_difftest_reg_30,63,0);
    VL_OUT64(io_difftest_reg_31,63,0);
    VL_OUT64(io_difftest_pc,63,0);

    // LOCAL SIGNALS
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ riscv_soc__DOT__axi_ram_io_ram_bus_r_valid;
        CData/*0:0*/ riscv_soc__DOT__axi_ram_io_ram_bus_r_bits_rlast;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar_io_ICache_bus_r_bits_rlast;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar_io_ICache_bus_r_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_w_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_b_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_r_bits_rlast;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar_io_DCache_bus_r_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar_io_bus1_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar_io_bus2_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_aw_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_valid;
        CData/*7:0*/ riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_bits_wstrb;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_bits_wlast;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_ar_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar_1_io_fetch_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar_1_io_wb_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar_1_io_ICache_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar_1_io_DCache_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar_1_io_bus1_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar_1_io_bus2_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute_io_out_w_rs_en;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__execute_io_out_exuType;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute_io_out_mem_avalid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute_io_out_w_mem_en;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute_io_out_flush;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__decode_io_in_stall;
        CData/*2:0*/ riscv_soc__DOT__core__DOT__decode_io_out_opType;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__decode_io_out_exuType;
        CData/*4:0*/ riscv_soc__DOT__core__DOT__write_back_io_out_rs_addr;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__write_back_io_out_w_rs_en;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_data_io_WEN;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_data_io_A;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_tag_io_A;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_data_io_WEN;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_data_io_A;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_tag_io_A;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_cache_state;
        CData/*7:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_wstrb;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_is_w;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_index;
        CData/*3:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_offset;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_cache_write;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_chosen_tag;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___sram1_data_io_WEN_T_1;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___sram2_data_io_WEN_T_1;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_r_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_w_wlast;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_w_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_b_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__hit_1;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__hit_2;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_0;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_1;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_2;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_3;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_4;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_5;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_6;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_7;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_8;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_9;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_10;
    };
    struct {
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_11;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_12;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_13;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_14;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_15;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_16;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_17;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_18;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_19;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_20;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_21;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_22;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_23;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_24;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_25;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_26;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_27;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_28;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_29;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_30;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_31;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_32;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_33;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_34;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_35;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_36;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_37;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_38;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_39;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_40;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_41;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_42;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_43;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_44;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_45;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_46;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_47;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_48;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_49;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_50;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_51;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_52;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_53;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_54;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_55;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_56;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_57;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_58;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_59;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_60;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_61;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_62;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_lru_63;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_start_operation;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___T_2;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_0;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_4;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_8;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_12;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_16;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_20;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_24;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_28;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_32;
    };
    struct {
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_36;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_40;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_44;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_48;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_52;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_56;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_60;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_64;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_68;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_72;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_76;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_80;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_84;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_88;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_92;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_96;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_100;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_104;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_108;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_112;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_116;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_120;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_124;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_128;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_132;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_136;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_140;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_144;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_148;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_152;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_156;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_160;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_164;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_168;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_172;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_176;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_180;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_184;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_188;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_192;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_196;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_200;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_204;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_208;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_212;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_216;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_220;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_224;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_228;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_232;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_236;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_240;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_244;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_248;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_252;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_cnt;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_rbus_finish;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_wbus_finish;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_263;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_269;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_272;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_275;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_298;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_340;
    };
    struct {
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_353;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_354;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_357;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_359;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_383;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_395;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_396;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_397;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_400;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_401;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_402;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_403;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_404;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_405;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_406;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_407;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_408;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_409;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_460;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_464;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_data_io_WEN;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_data_io_A;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_tag_io_A;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_data_io_WEN;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_data_io_A;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_tag_io_A;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_state;
        CData/*7:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wstrb;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_is_w;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_index;
        CData/*3:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_write;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_chosen_tag;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___sram1_data_io_WEN_T_1;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___sram2_data_io_WEN_T_1;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wlast;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_b_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__hit_1;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__hit_2;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_0;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_1;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_2;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_3;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_4;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_5;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_6;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_7;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_8;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_9;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_10;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_11;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_12;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_13;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_14;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_15;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_16;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_17;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_18;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_19;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_20;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_21;
    };
    struct {
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_22;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_23;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_24;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_25;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_26;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_27;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_28;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_29;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_30;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_31;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_32;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_33;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_34;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_35;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_36;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_37;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_38;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_39;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_40;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_41;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_42;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_43;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_44;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_45;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_46;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_47;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_48;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_49;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_50;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_51;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_52;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_53;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_54;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_55;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_56;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_57;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_58;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_59;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_60;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_61;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_62;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_lru_63;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_start_operation;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___T_2;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_0;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_4;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_8;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_12;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_16;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_20;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_24;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_28;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_32;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_36;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_40;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_44;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_48;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_52;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_56;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_60;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_64;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_68;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_72;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_76;
    };
    struct {
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_80;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_84;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_88;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_92;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_96;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_100;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_104;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_108;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_112;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_116;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_120;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_124;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_128;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_132;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_136;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_140;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_144;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_148;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_152;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_156;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_160;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_164;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_168;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_172;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_176;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_180;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_184;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_188;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_192;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_196;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_200;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_204;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_208;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_212;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_216;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_220;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_224;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_228;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_232;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_236;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_240;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_244;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_248;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_252;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cnt;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rbus_finish;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wbus_finish;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_263;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_269;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_272;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_275;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_298;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_319;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_340;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_353;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_354;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_357;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_359;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_383;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_395;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_396;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_397;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_399;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_400;
    };
    struct {
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_401;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_402;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_403;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_404;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_405;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_406;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_407;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_408;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_409;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_460;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_464;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_w_cnt;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT__w_lockId;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT___T;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT___T_1;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_1;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT__w_chosen;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT___reg_w_cnt_T_1;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT___T_8;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT__r_lockId;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT___T_11;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_11;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT__r_chosen;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT___reg_r_cnt_T_1;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_24;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_aw_ok;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_ar_ok;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT___GEN_59;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__stall;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__reg_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__reg_flush;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__need_update;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__fetch__DOT___T;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__fetch__DOT___reg_pc_1_T;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__fetch__DOT___GEN_5;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__fetch__DOT___GEN_14;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__lsu_exu_io_w_mem_en;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_stall;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_out_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__reg_flush;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__reg_w_rs_en;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__execute__DOT__reg_exuType;
        CData/*4:0*/ riscv_soc__DOT__core__DOT__execute__DOT__reg_rs2_addr;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__reg_mem_avalid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__reg_w_mem_en;
        CData/*3:0*/ riscv_soc__DOT__core__DOT__execute__DOT__valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT___GEN_7;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT___GEN_8;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT___GEN_11;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT___GEN_13;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__s_rs1_l_rs2;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div_io_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul_io_valid;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state;
        CData/*6:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_cnt;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_exuType;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_out_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_stall;
        CData/*6:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___reg_cnt_T_1;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___GEN_3;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_stall;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state;
    };
    struct {
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_exuType;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_out_valid;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT___reg_cnt_T_1;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT___GEN_4;
        CData/*4:0*/ riscv_soc__DOT__core__DOT__decode__DOT__reg_dest_rs_addr;
        CData/*2:0*/ riscv_soc__DOT__core__DOT__decode__DOT__reg_opType;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__decode__DOT__reg_exuType;
        CData/*4:0*/ riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_addr;
        CData/*4:0*/ riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_addr;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__decode__DOT__reg_stall;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__decode__DOT__stall;
        CData/*2:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_150;
        CData/*2:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_165;
        CData/*2:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_195;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_217;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_232;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_262;
        CData/*3:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_284;
        CData/*3:0*/ riscv_soc__DOT__core__DOT__decode__DOT___T_299;
        CData/*3:0*/ riscv_soc__DOT__core__DOT__decode__DOT__instType;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__decode__DOT__temp_stall;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__decode__DOT___GEN_10;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__reg_stall;
        CData/*7:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_wstrb;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_is_w;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_valid;
        CData/*4:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__reg_rs_addr;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__reg_w_rs_en;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__reg_exuType;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__reg_ls_state;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__write_back__DOT___GEN_1;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__write_back__DOT___GEN_6;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__write_back__DOT___T_2;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__difftest_commit;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT__mem_wen;
        CData/*3:0*/ riscv_soc__DOT__axi_ram__DOT__reg_rlen;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT__reg_ar_ready;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT__reg_r_valid;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT__reg_r_state;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT___T_1;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT___GEN_1;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT___GEN_2;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT___GEN_7;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT___GEN_20;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT__reg_is_w;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT__reg_aw_ready;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT__reg_w_ready;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT__reg_b_valid;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT___T_5;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT___T_6;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT___GEN_33;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT___GEN_34;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT___GEN_35;
        CData/*7:0*/ riscv_soc__DOT__axi_ram__DOT___GEN_39;
        SData/*15:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_cache_wstrb;
        SData/*15:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___cache_wstrb_T_1;
        SData/*15:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___cache_wstrb_T_2;
        SData/*15:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_384;
        SData/*15:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wstrb;
        SData/*15:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___cache_wstrb_T_1;
        SData/*15:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___cache_wstrb_T_2;
        SData/*15:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_384;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_cache_wdata;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__cache_mask;
    };
    struct {
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__cache_wdata;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_270;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___reg_cache_wdata_T_2;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_386;
        VlWide<3>/*66:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_470;
        VlWide<3>/*66:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_471;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_data__DOT__sram_Q;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_tag__DOT__sram_Q;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_data__DOT__sram_Q;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_tag__DOT__sram_Q;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_cache_wdata;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__cache_wdata;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_270;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___reg_cache_wdata_T_2;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_386;
        VlWide<3>/*66:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_470;
        VlWide<3>/*66:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_471;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_data__DOT__sram_Q;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_tag__DOT__sram_Q;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_data__DOT__sram_Q;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_tag__DOT__sram_Q;
        IData/*31:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__reg_inst;
        IData/*31:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__reg_temp_inst;
        IData/*31:0*/ riscv_soc__DOT__core__DOT__fetch__DOT___reg_inst_T_3;
        IData/*31:0*/ riscv_soc__DOT__core__DOT__execute__DOT__reg_inst;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__temp_w_en_and_rs_data;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___subresult_T_3;
        IData/*31:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__srlw_temp;
        IData/*31:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__sraw_temp;
        VlWide<3>/*65:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___temp_result_data_T_80;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_data;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__temp_result_pc;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___dividend_T_6;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___dividend_T_14;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__dividend;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_6;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___divisor_T_14;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__divisor;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_divisor;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_dividend;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_rem;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_q;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___io_result_T_1;
        VlWide<3>/*65:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___GEN_23;
        VlWide<3>/*65:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT___GEN_24;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__mul_data2;
        VlWide<3>/*66:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__temp_mul2;
        VlWide<3>/*66:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_temp_mul2;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_mul1;
        VlWide<5>/*129:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_result;
        VlWide<3>/*65:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__pp;
        VlWide<3>/*69:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT___GEN_22;
        VlWide<5>/*132:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT___GEN_23;
        IData/*31:0*/ riscv_soc__DOT__core__DOT__decode__DOT__reg_inst;
        IData/*31:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__reg_inst;
        IData/*31:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__difftest_inst;
        IData/*31:0*/ riscv_soc__DOT__axi_ram__DOT__mem_io_wmask_lo;
        IData/*31:0*/ riscv_soc__DOT__axi_ram__DOT__mem_io_wmask_hi;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_aw_bits_awaddr;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_w_bits_wdata;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__cross_bar_io_AXI_Bus_ar_bits_araddr;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__cross_bar_1_io_fetch_bits_rdata;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__cross_bar_1_io_wb_bits_rdata;
    };
    struct {
        QData/*63:0*/ riscv_soc__DOT__core__DOT__write_back_io_out_result_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_wdata;
        QData/*53:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_tag;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_rdata;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__cache_mask_lo;
        QData/*55:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___sram1_tag_io_D_T_1;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_r_raddr;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_w_waddr;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__reg_w_wdata;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__rdata1;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__rdata2;
        QData/*59:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___reg_r_raddr_T;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_273;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_356;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_387;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT___GEN_398;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_wdata;
        QData/*53:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_tag;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_rdata;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__cache_mask_lo;
        QData/*55:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___sram1_tag_io_D_T_1;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_r_raddr;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_waddr;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__reg_w_wdata;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__rdata1;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__rdata2;
        QData/*59:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___reg_r_raddr_T;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_273;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_356;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_387;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT___GEN_398;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_0;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__reg_pc_1;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__reg_temp_pc_1;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__fetch__DOT__reg_next_pc;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__fetch__DOT___reg_pc_0_T_1;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data1;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu_io_op_data2;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__lsu_exu_io_rs1_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__lsu_exu_io_address_result;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu_io_result_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__reg_rs_addr;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__reg_rs_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__reg_next_pc;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__reg_pc;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT___rs1_data_T_4;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT___rs2_data_T_4;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__reg_rs2_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__reg_mem_addr;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__rs2_data;
        QData/*62:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__sllw_temp;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT__add_temp;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___temp_result_data_T_11;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT___next_pc3_T_1;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul_io_result;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__decode__DOT__regfile_rs1_data_MPORT_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__decode__DOT__regfile_rs2_data_MPORT_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__decode__DOT__reg_rs1_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__decode__DOT__reg_rs2_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__decode__DOT__reg_imm;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__decode__DOT__reg_pc;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__decode__DOT___imm_data_T_51;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_addr;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_wdata;
    };
    struct {
        QData/*63:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__reg_result_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__mem_r_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__mem_data_result;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__mem_wstrb;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__reg_pc;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__write_back__DOT__difftest_pc;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__write_back__DOT___GEN_37;
        QData/*63:0*/ riscv_soc__DOT__axi_ram__DOT__mem_raddr;
        QData/*63:0*/ riscv_soc__DOT__axi_ram__DOT__mem_rdata;
        QData/*63:0*/ riscv_soc__DOT__axi_ram__DOT__mem_wmask;
        QData/*63:0*/ riscv_soc__DOT__axi_ram__DOT__reg_raddr;
        QData/*63:0*/ riscv_soc__DOT__axi_ram__DOT___GEN_9;
        QData/*63:0*/ riscv_soc__DOT__axi_ram__DOT__reg_w_addr;
        QData/*63:0*/ riscv_soc__DOT__axi_ram__DOT___reg_w_addr_T_1;
        VlUnpacked<VlWide<4>/*127:0*/, 64> riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_data__DOT__sram__DOT__ram;
        VlUnpacked<VlWide<4>/*127:0*/, 64> riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_tag__DOT__sram__DOT__ram;
        VlUnpacked<VlWide<4>/*127:0*/, 64> riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_data__DOT__sram__DOT__ram;
        VlUnpacked<VlWide<4>/*127:0*/, 64> riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_tag__DOT__sram__DOT__ram;
        VlUnpacked<VlWide<4>/*127:0*/, 64> riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_data__DOT__sram__DOT__ram;
        VlUnpacked<VlWide<4>/*127:0*/, 64> riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_tag__DOT__sram__DOT__ram;
        VlUnpacked<VlWide<4>/*127:0*/, 64> riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_data__DOT__sram__DOT__ram;
        VlUnpacked<VlWide<4>/*127:0*/, 64> riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_tag__DOT__sram__DOT__ram;
        VlUnpacked<QData/*63:0*/, 32> riscv_soc__DOT__core__DOT__decode__DOT__regfile;
    };

    // LOCAL VARIABLES
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ riscv_soc__DOT____Vtogcov__clock;
        CData/*0:0*/ riscv_soc__DOT____Vtogcov__reset;
        CData/*0:0*/ riscv_soc__DOT____Vtogcov__io_difftest_commit;
        CData/*0:0*/ riscv_soc__DOT____Vtogcov__core_io_axi_bus_aw_ready;
        CData/*0:0*/ riscv_soc__DOT____Vtogcov__core_io_axi_bus_aw_valid;
        CData/*0:0*/ riscv_soc__DOT____Vtogcov__core_io_axi_bus_w_ready;
        CData/*0:0*/ riscv_soc__DOT____Vtogcov__core_io_axi_bus_w_valid;
        CData/*7:0*/ riscv_soc__DOT____Vtogcov__core_io_axi_bus_w_bits_wstrb;
        CData/*0:0*/ riscv_soc__DOT____Vtogcov__core_io_axi_bus_w_bits_wlast;
        CData/*0:0*/ riscv_soc__DOT____Vtogcov__core_io_axi_bus_b_valid;
        CData/*0:0*/ riscv_soc__DOT____Vtogcov__core_io_axi_bus_ar_ready;
        CData/*0:0*/ riscv_soc__DOT____Vtogcov__core_io_axi_bus_ar_valid;
        CData/*7:0*/ riscv_soc__DOT____Vtogcov__core_io_axi_bus_ar_bits_arlen;
        CData/*0:0*/ riscv_soc__DOT____Vtogcov__core_io_axi_bus_r_valid;
        CData/*0:0*/ riscv_soc__DOT____Vtogcov__core_io_axi_bus_r_bits_rlast;
        CData/*0:0*/ riscv_soc__DOT____Vtogcov__core_difftest_commit;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cpu_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cpu_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cache_bus_w_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cache_bus_w_bits_wlast;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cache_bus_b_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cache_bus_r_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cache_bus_r_bits_rlast;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cache_bus_r_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cpu_valid;
        CData/*7:0*/ riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cpu_bits_wstrb;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cpu_bits_is_w;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cpu_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_w_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_w_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_w_bits_wlast;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_b_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_b_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_r_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_r_bits_rlast;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_r_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_io_bus1_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_io_bus1_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_io_bus2_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_io_bus2_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_io_AXI_Bus_b_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_1_io_fetch_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_1_io_fetch_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_1_io_wb_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_1_io_wb_ready;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__fetch_io_in_de_stall;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__fetch_io_in_wb_stall;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__fetch_io_in_ex_stall;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__fetch_io_in_flush;
        CData/*2:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_opType;
        CData/*5:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_exuType;
        CData/*4:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_rs1_addr;
        CData/*4:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_rs2_addr;
        CData/*4:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_rs_addr;
        CData/*4:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_wb_rs_addr;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_wb_w_rs_en;
        CData/*4:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_rs_addr;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_w_rs_en;
        CData/*5:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_exuType;
        CData/*4:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_rs2_addr;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_mem_avalid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_w_mem_en;
        CData/*0:0*/ riscv_soc__DOT__core__DOT____Vtogcov__decode_io_in_stall;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram1_data_io_WEN;
    };
    struct {
        CData/*5:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram1_data_io_A;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram1_tag_io_WEN;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram1_tag_io_A;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram2_data_io_WEN;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram2_data_io_A;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram2_tag_io_WEN;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram2_tag_io_A;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_cache_state;
        CData/*7:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_wstrb;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_is_w;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_index;
        CData/*3:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_offset;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_cache_write;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_chosen_tag;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__hit_1;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__hit_2;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__tag_valid_1;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__tag_valid_2;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__tag_dirty_1;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__tag_dirty_2;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_0;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_1;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_2;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_3;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_4;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_5;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_6;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_7;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_8;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_9;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_10;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_11;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_12;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_13;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_14;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_15;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_16;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_17;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_18;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_19;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_20;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_21;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_22;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_23;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_24;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_25;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_26;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_27;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_28;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_29;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_30;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_31;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_32;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_33;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_34;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_35;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_36;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_37;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_38;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_39;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_40;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_41;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_42;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_43;
    };
    struct {
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_44;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_45;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_46;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_47;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_48;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_49;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_50;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_51;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_52;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_53;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_54;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_55;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_56;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_57;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_58;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_59;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_60;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_61;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_62;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_lru_63;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_start_operation;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_cnt;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_rbus_finish;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_wbus_finish;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_data__DOT__sram__DOT____Vtogcov__wen;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_tag__DOT__sram__DOT____Vtogcov__wen;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_data__DOT__sram__DOT____Vtogcov__wen;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_tag__DOT__sram__DOT____Vtogcov__wen;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram1_data_io_WEN;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram1_data_io_A;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram1_tag_io_WEN;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram1_tag_io_A;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram2_data_io_WEN;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram2_data_io_A;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram2_tag_io_WEN;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram2_tag_io_A;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_cache_state;
        CData/*7:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_wstrb;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_is_w;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_index;
        CData/*3:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_offset;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_cache_write;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_chosen_tag;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__hit_1;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__hit_2;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__tag_valid_1;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__tag_valid_2;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__tag_dirty_1;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__tag_dirty_2;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_0;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_1;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_2;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_3;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_4;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_5;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_6;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_7;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_8;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_9;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_10;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_11;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_12;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_13;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_14;
    };
    struct {
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_15;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_16;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_17;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_18;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_19;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_20;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_21;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_22;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_23;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_24;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_25;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_26;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_27;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_28;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_29;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_30;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_31;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_32;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_33;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_34;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_35;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_36;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_37;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_38;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_39;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_40;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_41;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_42;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_43;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_44;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_45;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_46;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_47;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_48;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_49;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_50;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_51;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_52;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_53;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_54;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_55;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_56;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_57;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_58;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_59;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_60;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_61;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_62;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_lru_63;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_start_operation;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_cnt;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_rbus_finish;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_wbus_finish;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_data__DOT__sram__DOT____Vtogcov__wen;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_tag__DOT__sram__DOT____Vtogcov__wen;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_data__DOT__sram__DOT____Vtogcov__wen;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_tag__DOT__sram__DOT____Vtogcov__wen;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__reg_w_cnt;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__w_locked;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__w_lockId;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__w_chosen;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__reg_r_cnt;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__r_locked;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__r_lockId;
    };
    struct {
        CData/*1:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__r_chosen;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__reg_aw_ok;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__cross_bar__DOT____Vtogcov__reg_ar_ok;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__fetch__DOT____Vtogcov__stall;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__fetch__DOT____Vtogcov__reg_flush;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__fetch__DOT____Vtogcov__need_update;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__alu_exu_io_next_pc_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__alu_exu_io_w_rs_en;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__lsu_exu_io_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__lsu_exu_io_w_mem_en;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__mu_exu_io_in_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__mu_exu_io_out_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__reg_flush;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__reg_w_rs_en;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__reg_exuType;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__reg_mem_avalid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__reg_w_mem_en;
        CData/*3:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__w_rs_en;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__u_rs1_l_rs2;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__s_rs1_l_rs2;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vtogcov__div_io_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vtogcov__div_io_stall;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vtogcov__div_io_out_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vtogcov__mul_io_stall;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vtogcov__mul_io_valid;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vtogcov__mul_io_out_valid;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__reg_state;
        CData/*6:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__reg_cnt;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__reg_exuType;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__reg_cnt;
        CData/*1:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__reg_state;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__reg_exuType;
        CData/*2:0*/ riscv_soc__DOT__core__DOT__decode__DOT____Vtogcov__reg_opType;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__decode__DOT____Vtogcov__reg_exuType;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__decode__DOT____Vtogcov__stall;
        CData/*3:0*/ riscv_soc__DOT__core__DOT__decode__DOT____Vtogcov__instType;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__decode__DOT____Vtogcov__temp_stall;
        CData/*4:0*/ riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__reg_rs_addr;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__reg_w_rs_en;
        CData/*5:0*/ riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__reg_exuType;
        CData/*0:0*/ riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__reg_ls_state;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT____Vtogcov__mem_wen;
        CData/*3:0*/ riscv_soc__DOT__axi_ram__DOT____Vtogcov__reg_rlen;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT____Vtogcov__reg_r_state;
        CData/*0:0*/ riscv_soc__DOT__axi_ram__DOT____Vtogcov__reg_is_w;
        CData/*3:0*/ __Vdly__riscv_soc__DOT__core__DOT__i_cache__DOT__reg_offset;
        CData/*5:0*/ __Vdlyvdim0__riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_data__DOT__sram__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_data__DOT__sram__DOT__ram__v0;
        CData/*5:0*/ __Vdlyvdim0__riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_tag__DOT__sram__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_tag__DOT__sram__DOT__ram__v0;
        CData/*5:0*/ __Vdlyvdim0__riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_data__DOT__sram__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_data__DOT__sram__DOT__ram__v0;
        CData/*5:0*/ __Vdlyvdim0__riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_tag__DOT__sram__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_tag__DOT__sram__DOT__ram__v0;
        CData/*3:0*/ __Vdly__riscv_soc__DOT__core__DOT__d_cache__DOT__reg_offset;
        CData/*5:0*/ __Vdlyvdim0__riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_data__DOT__sram__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_data__DOT__sram__DOT__ram__v0;
        CData/*5:0*/ __Vdlyvdim0__riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_tag__DOT__sram__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_tag__DOT__sram__DOT__ram__v0;
        CData/*5:0*/ __Vdlyvdim0__riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_data__DOT__sram__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_data__DOT__sram__DOT__ram__v0;
        CData/*5:0*/ __Vdlyvdim0__riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_tag__DOT__sram__DOT__ram__v0;
        CData/*0:0*/ __Vdlyvset__riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_tag__DOT__sram__DOT__ram__v0;
    };
    struct {
        CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_r_cnt;
        CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__cross_bar__DOT__reg_w_cnt;
        CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT__reg_state;
        CData/*5:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_cnt;
        CData/*1:0*/ __Vdly__riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT__reg_state;
        CData/*4:0*/ __Vdlyvdim0__riscv_soc__DOT__core__DOT__decode__DOT__regfile__v0;
        CData/*0:0*/ __Vdlyvset__riscv_soc__DOT__core__DOT__decode__DOT__regfile__v0;
        CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__write_back__DOT__reg_bus_is_w;
        CData/*0:0*/ __Vdly__riscv_soc__DOT__core__DOT__write_back__DOT__reg_ls_state;
        CData/*0:0*/ __Vdly__riscv_soc__DOT__axi_ram__DOT__reg_r_state;
        CData/*0:0*/ __Vclklast__TOP__clock;
        SData/*15:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_cache_wstrb;
        SData/*15:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_cache_wstrb;
        IData/*31:0*/ riscv_soc__DOT____Vtogcov__io_difftest_inst;
        IData/*31:0*/ riscv_soc__DOT____Vtogcov__core_difftest_inst;
        IData/*31:0*/ riscv_soc__DOT__core__DOT____Vtogcov__fetch_io_out_inst;
        IData/*31:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_inst;
        IData/*31:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_inst;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram1_data_io_Q;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram1_data_io_BWEN;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram1_data_io_D;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram1_tag_io_Q;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram1_tag_io_D;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram2_data_io_Q;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__sram2_tag_io_Q;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__cache_mask;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__cache_wdata;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram1_data_io_Q;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram1_data_io_BWEN;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram1_data_io_D;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram1_tag_io_Q;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram1_tag_io_D;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram2_data_io_Q;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__sram2_tag_io_Q;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__cache_mask;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__cache_wdata;
        IData/*31:0*/ riscv_soc__DOT__core__DOT__fetch__DOT____Vtogcov__reg_temp_inst;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__temp_w_en_and_rs_data;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__subresult;
        IData/*31:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__srlw_temp;
        IData/*31:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__sraw_temp;
        VlWide<4>/*127:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__temp_result_data;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__next_pc3;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__temp_result_pc;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__dividend;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__divisor;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__reg_divisor;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__reg_dividend;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__reg_rem;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__reg_q;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__div__DOT____Vtogcov__neg_divisor;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__mul_data2;
        VlWide<3>/*66:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__temp_mul2;
        VlWide<3>/*66:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__reg_temp_mul2;
        VlWide<3>/*64:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__reg_mul1;
        VlWide<5>/*129:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__reg_result;
        VlWide<3>/*65:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT__mul__DOT____Vtogcov__pp;
        IData/*31:0*/ riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__reg_inst;
        IData/*31:0*/ riscv_soc__DOT__axi_ram__DOT____Vtogcov__mem_io_wmask_lo;
        IData/*31:0*/ riscv_soc__DOT__axi_ram__DOT____Vtogcov__mem_io_wmask_hi;
        VlWide<4>/*127:0*/ __Vdlyvval__riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_data__DOT__sram__DOT__ram__v0;
        VlWide<4>/*127:0*/ __Vdlyvval__riscv_soc__DOT__core__DOT__i_cache__DOT__sram1_tag__DOT__sram__DOT__ram__v0;
        VlWide<4>/*127:0*/ __Vdlyvval__riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_data__DOT__sram__DOT__ram__v0;
        VlWide<4>/*127:0*/ __Vdlyvval__riscv_soc__DOT__core__DOT__i_cache__DOT__sram2_tag__DOT__sram__DOT__ram__v0;
    };
    struct {
        VlWide<4>/*127:0*/ __Vdlyvval__riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_data__DOT__sram__DOT__ram__v0;
        VlWide<4>/*127:0*/ __Vdlyvval__riscv_soc__DOT__core__DOT__d_cache__DOT__sram1_tag__DOT__sram__DOT__ram__v0;
        VlWide<4>/*127:0*/ __Vdlyvval__riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_data__DOT__sram__DOT__ram__v0;
        VlWide<4>/*127:0*/ __Vdlyvval__riscv_soc__DOT__core__DOT__d_cache__DOT__sram2_tag__DOT__sram__DOT__ram__v0;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_0;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_1;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_2;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_3;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_4;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_5;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_6;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_7;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_8;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_9;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_10;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_11;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_12;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_13;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_14;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_15;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_16;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_17;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_18;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_19;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_20;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_21;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_22;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_23;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_24;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_25;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_26;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_27;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_28;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_29;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_30;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_reg_31;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__io_difftest_pc;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core_io_axi_bus_aw_bits_awaddr;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core_io_axi_bus_w_bits_wdata;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core_io_axi_bus_ar_bits_araddr;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core_io_axi_bus_r_bits_rdata;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core_difftest_pc;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_0;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_1;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_2;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_3;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_4;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_5;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_6;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_7;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_8;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_9;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_10;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_11;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_12;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_13;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_14;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_15;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_16;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_17;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_18;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_19;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_20;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_21;
    };
    struct {
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_22;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_23;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_24;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_25;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_26;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_27;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_28;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_29;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_30;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__core___05FWIRE_31;
        QData/*63:0*/ riscv_soc__DOT____Vtogcov__difftest_inst;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cpu_bits_addr;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cpu_bits_rdata;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cache_bus_w_bits_waddr;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cache_bus_w_bits_wdata;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__i_cache_io_cache_bus_r_bits_raddr;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cpu_bits_addr;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cpu_bits_rdata;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cpu_bits_wdata;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_w_bits_waddr;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_w_bits_wdata;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__d_cache_io_cache_bus_r_bits_raddr;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_1_io_fetch_bits_rdata;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__cross_bar_1_io_wb_bits_rdata;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__fetch_io_in_next_pc;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__fetch_io_out_pc_1;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_rs1_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_rs2_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_imm_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_pc;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_in_wb_result_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_rs_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_pc;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_rs2_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT____Vtogcov__execute_io_out_mem_addr;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_wdata;
        QData/*53:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__reg_tag;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__cache_mask_lo;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__rdata1;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__i_cache__DOT____Vtogcov__rdata2;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_wdata;
        QData/*53:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__reg_tag;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__cache_mask_lo;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__rdata1;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__d_cache__DOT____Vtogcov__rdata2;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__fetch__DOT____Vtogcov__reg_temp_pc_1;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__fetch__DOT____Vtogcov__reg_next_pc;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__alu_exu_io_op_data1;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__alu_exu_io_op_data2;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__alu_exu_io_result_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__alu_exu_io_result_pc;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__lsu_exu_io_rs1_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__lsu_exu_io_address_result;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__mu_exu_io_result_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT____Vtogcov__reg_rs_addr;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__rs2_data;
        QData/*62:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__sllw_temp;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__alu_exu__DOT____Vtogcov__add_temp;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vtogcov__div_io_result;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__execute__DOT__mu_exu__DOT____Vtogcov__mul_io_result;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__decode__DOT____Vtogcov__regfile_MPORT_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__decode__DOT____Vtogcov__regfile_rs1_data_MPORT_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__decode__DOT____Vtogcov__regfile_rs2_data_MPORT_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__reg_result_data;
    };
    struct {
        QData/*63:0*/ riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__mem_r_data;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__mem_data_result;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__mem_wstrb;
        QData/*63:0*/ riscv_soc__DOT__core__DOT__write_back__DOT____Vtogcov__reg_pc;
        QData/*63:0*/ riscv_soc__DOT__axi_ram__DOT____Vtogcov__mem_raddr;
        QData/*63:0*/ riscv_soc__DOT__axi_ram__DOT____Vtogcov__mem_waddr;
        QData/*63:0*/ riscv_soc__DOT__axi_ram__DOT____Vtogcov__mem_wmask;
        QData/*63:0*/ riscv_soc__DOT__axi_ram__DOT____Vtogcov__reg_raddr;
        QData/*63:0*/ __Vdlyvval__riscv_soc__DOT__core__DOT__decode__DOT__regfile__v0;
        VlUnpacked<CData/*0:0*/, 2> __Vm_traceActivity;
    };

    // INTERNAL VARIABLES
    Vriscv_soc__Syms* vlSymsp;  // Symbol table
    // Coverage
    void __vlCoverInsert(uint32_t* countp, bool enable, const char* filenamep, int lineno, int column,
        const char* hierp, const char* pagep, const char* commentp, const char* linescovp);

    // CONSTRUCTORS
  private:
    VL_UNCOPYABLE(Vriscv_soc___024root);  ///< Copying not allowed
  public:
    Vriscv_soc___024root(const char* name);
    ~Vriscv_soc___024root();

    // INTERNAL METHODS
    void __Vconfigure(Vriscv_soc__Syms* symsp, bool first);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);

//----------


#endif  // guard
