<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4721" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4721{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4721{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4721{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4721{left:70px;bottom:133px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t5_4721{left:70px;bottom:116px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t6_4721{left:83px;bottom:998px;letter-spacing:-0.16px;}
#t7_4721{left:139px;bottom:998px;letter-spacing:-0.16px;}
#t8_4721{left:190px;bottom:998px;letter-spacing:-0.15px;}
#t9_4721{left:448px;bottom:998px;letter-spacing:-0.13px;}
#ta_4721{left:541px;bottom:998px;letter-spacing:-0.12px;}
#tb_4721{left:541px;bottom:976px;letter-spacing:-0.11px;}
#tc_4721{left:541px;bottom:959px;letter-spacing:-0.11px;}
#td_4721{left:541px;bottom:943px;letter-spacing:-0.11px;}
#te_4721{left:541px;bottom:926px;letter-spacing:-0.11px;}
#tf_4721{left:541px;bottom:909px;letter-spacing:-0.11px;}
#tg_4721{left:541px;bottom:892px;letter-spacing:-0.08px;word-spacing:0.01px;}
#th_4721{left:541px;bottom:871px;letter-spacing:-0.11px;}
#ti_4721{left:541px;bottom:854px;letter-spacing:-0.12px;}
#tj_4721{left:541px;bottom:837px;letter-spacing:-0.11px;}
#tk_4721{left:190px;bottom:813px;letter-spacing:-0.1px;}
#tl_4721{left:542px;bottom:813px;letter-spacing:-0.12px;}
#tm_4721{left:541px;bottom:791px;letter-spacing:-0.11px;}
#tn_4721{left:541px;bottom:774px;letter-spacing:-0.11px;}
#to_4721{left:190px;bottom:750px;letter-spacing:-0.13px;}
#tp_4721{left:541px;bottom:750px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_4721{left:541px;bottom:729px;letter-spacing:-0.11px;}
#tr_4721{left:541px;bottom:712px;letter-spacing:-0.1px;word-spacing:-0.8px;}
#ts_4721{left:541px;bottom:695px;letter-spacing:-0.12px;}
#tt_4721{left:541px;bottom:674px;letter-spacing:-0.12px;}
#tu_4721{left:541px;bottom:652px;letter-spacing:-0.12px;}
#tv_4721{left:541px;bottom:631px;letter-spacing:-0.13px;}
#tw_4721{left:541px;bottom:609px;letter-spacing:-0.13px;}
#tx_4721{left:541px;bottom:588px;letter-spacing:-0.13px;}
#ty_4721{left:541px;bottom:567px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tz_4721{left:190px;bottom:542px;letter-spacing:-0.14px;}
#t10_4721{left:541px;bottom:542px;letter-spacing:-0.14px;}
#t11_4721{left:190px;bottom:518px;letter-spacing:-0.19px;}
#t12_4721{left:542px;bottom:518px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t13_4721{left:541px;bottom:496px;letter-spacing:-0.11px;}
#t14_4721{left:541px;bottom:480px;letter-spacing:-0.11px;word-spacing:-0.63px;}
#t15_4721{left:541px;bottom:463px;letter-spacing:-0.12px;}
#t16_4721{left:190px;bottom:438px;letter-spacing:-0.14px;}
#t17_4721{left:541px;bottom:438px;letter-spacing:-0.14px;}
#t18_4721{left:82px;bottom:414px;letter-spacing:-0.17px;}
#t19_4721{left:139px;bottom:414px;letter-spacing:-0.17px;}
#t1a_4721{left:190px;bottom:414px;letter-spacing:-0.15px;}
#t1b_4721{left:448px;bottom:414px;letter-spacing:-0.15px;}
#t1c_4721{left:541px;bottom:414px;letter-spacing:-0.12px;}
#t1d_4721{left:541px;bottom:393px;letter-spacing:-0.12px;}
#t1e_4721{left:82px;bottom:368px;letter-spacing:-0.15px;}
#t1f_4721{left:139px;bottom:368px;letter-spacing:-0.17px;}
#t1g_4721{left:190px;bottom:368px;letter-spacing:-0.14px;}
#t1h_4721{left:448px;bottom:368px;letter-spacing:-0.14px;}
#t1i_4721{left:541px;bottom:368px;letter-spacing:-0.11px;}
#t1j_4721{left:541px;bottom:347px;letter-spacing:-0.12px;}
#t1k_4721{left:82px;bottom:322px;letter-spacing:-0.17px;}
#t1l_4721{left:139px;bottom:322px;letter-spacing:-0.16px;}
#t1m_4721{left:190px;bottom:322px;letter-spacing:-0.14px;}
#t1n_4721{left:448px;bottom:322px;letter-spacing:-0.12px;}
#t1o_4721{left:542px;bottom:322px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_4721{left:541px;bottom:301px;letter-spacing:-0.12px;}
#t1q_4721{left:82px;bottom:276px;letter-spacing:-0.17px;}
#t1r_4721{left:139px;bottom:276px;letter-spacing:-0.17px;}
#t1s_4721{left:190px;bottom:276px;letter-spacing:-0.15px;}
#t1t_4721{left:448px;bottom:276px;letter-spacing:-0.15px;}
#t1u_4721{left:541px;bottom:276px;letter-spacing:-0.12px;}
#t1v_4721{left:541px;bottom:255px;letter-spacing:-0.12px;}
#t1w_4721{left:82px;bottom:231px;letter-spacing:-0.17px;}
#t1x_4721{left:139px;bottom:231px;letter-spacing:-0.17px;}
#t1y_4721{left:190px;bottom:231px;letter-spacing:-0.14px;}
#t1z_4721{left:448px;bottom:231px;letter-spacing:-0.14px;}
#t20_4721{left:541px;bottom:231px;letter-spacing:-0.11px;}
#t21_4721{left:541px;bottom:209px;letter-spacing:-0.12px;}
#t22_4721{left:76px;bottom:185px;letter-spacing:-0.11px;}
#t23_4721{left:76px;bottom:168px;letter-spacing:-0.12px;}
#t24_4721{left:87px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t25_4721{left:172px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t26_4721{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t27_4721{left:102px;bottom:1046px;letter-spacing:-0.13px;}
#t28_4721{left:232px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t29_4721{left:470px;bottom:1046px;letter-spacing:-0.14px;}
#t2a_4721{left:648px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t2b_4721{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2c_4721{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4721{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4721{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4721{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4721{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4721{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4721{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4721" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4721Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4721" style="-webkit-user-select: none;"><object width="935" height="1210" data="4721/4721.svg" type="image/svg+xml" id="pdf4721" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4721" class="t s1_4721">Vol. 4 </span><span id="t2_4721" class="t s1_4721">2-199 </span>
<span id="t3_4721" class="t s2_4721">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4721" class="t s3_4721">Table 2-22 lists the MSRs of uncore PMU for Intel processors with a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="t5_4721" class="t s3_4721">value of 06_2AH. </span>
<span id="t6_4721" class="t s4_4721">60CH </span><span id="t7_4721" class="t s4_4721">1548 </span><span id="t8_4721" class="t s4_4721">MSR_PKGC7_IRTL </span><span id="t9_4721" class="t s4_4721">Package </span><span id="ta_4721" class="t s4_4721">Package C7 Interrupt Response Limit (R/W) </span>
<span id="tb_4721" class="t s4_4721">This MSR defines the budget allocated for the </span>
<span id="tc_4721" class="t s4_4721">package to exit from a C7 to a C0 state, where </span>
<span id="td_4721" class="t s4_4721">interrupt request can be delivered to the core and </span>
<span id="te_4721" class="t s4_4721">serviced. Additional core-exit latency may be </span>
<span id="tf_4721" class="t s4_4721">applicable depending on the actual C-state the core </span>
<span id="tg_4721" class="t s4_4721">is in. </span>
<span id="th_4721" class="t s4_4721">Note: C-state values are processor specific C-state </span>
<span id="ti_4721" class="t s4_4721">code names, unrelated to MWAIT extension C-state </span>
<span id="tj_4721" class="t s4_4721">parameters or ACPI C-states. </span>
<span id="tk_4721" class="t s4_4721">9:0 </span><span id="tl_4721" class="t s4_4721">Interrupt Response Time Limit (R/W) </span>
<span id="tm_4721" class="t s4_4721">Specifies the limit that should be used to decide if </span>
<span id="tn_4721" class="t s4_4721">the package should be put into a package C7 state. </span>
<span id="to_4721" class="t s4_4721">12:10 </span><span id="tp_4721" class="t s4_4721">Time Unit (R/W) </span>
<span id="tq_4721" class="t s4_4721">Specifies the encoding value of time unit of the </span>
<span id="tr_4721" class="t s4_4721">interrupt response time limit. The following time unit </span>
<span id="ts_4721" class="t s4_4721">encodings are supported: </span>
<span id="tt_4721" class="t s4_4721">000b: 1 ns </span>
<span id="tu_4721" class="t s4_4721">001b: 32 ns </span>
<span id="tv_4721" class="t s4_4721">010b: 1024 ns </span>
<span id="tw_4721" class="t s4_4721">011b: 32768 ns </span>
<span id="tx_4721" class="t s4_4721">100b: 1048576 ns </span>
<span id="ty_4721" class="t s4_4721">101b: 33554432 ns </span>
<span id="tz_4721" class="t s4_4721">14:13 </span><span id="t10_4721" class="t s4_4721">Reserved </span>
<span id="t11_4721" class="t s4_4721">15 </span><span id="t12_4721" class="t s4_4721">Valid (R/W) </span>
<span id="t13_4721" class="t s4_4721">Indicates whether the values in bits 12:0 are valid </span>
<span id="t14_4721" class="t s4_4721">and can be used by the processor for package C-sate </span>
<span id="t15_4721" class="t s4_4721">management. </span>
<span id="t16_4721" class="t s4_4721">63:16 </span><span id="t17_4721" class="t s4_4721">Reserved </span>
<span id="t18_4721" class="t s4_4721">639H </span><span id="t19_4721" class="t s4_4721">1593 </span><span id="t1a_4721" class="t s4_4721">MSR_PP0_ENERGY_STATUS </span><span id="t1b_4721" class="t s4_4721">Package </span><span id="t1c_4721" class="t s4_4721">PP0 Energy Status (R/O) </span>
<span id="t1d_4721" class="t s4_4721">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="t1e_4721" class="t s4_4721">63AH </span><span id="t1f_4721" class="t s4_4721">1594 </span><span id="t1g_4721" class="t s4_4721">MSR_PP0_POLICY </span><span id="t1h_4721" class="t s4_4721">Package </span><span id="t1i_4721" class="t s4_4721">PP0 Balance Policy (R/W) </span>
<span id="t1j_4721" class="t s4_4721">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="t1k_4721" class="t s4_4721">640H </span><span id="t1l_4721" class="t s4_4721">1600 </span><span id="t1m_4721" class="t s4_4721">MSR_PP1_POWER_LIMIT </span><span id="t1n_4721" class="t s4_4721">Package </span><span id="t1o_4721" class="t s4_4721">PP1 RAPL Power Limit Control (R/W) </span>
<span id="t1p_4721" class="t s4_4721">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="t1q_4721" class="t s4_4721">641H </span><span id="t1r_4721" class="t s4_4721">1601 </span><span id="t1s_4721" class="t s4_4721">MSR_PP1_ENERGY_STATUS </span><span id="t1t_4721" class="t s4_4721">Package </span><span id="t1u_4721" class="t s4_4721">PP1 Energy Status (R/O) </span>
<span id="t1v_4721" class="t s4_4721">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="t1w_4721" class="t s4_4721">642H </span><span id="t1x_4721" class="t s4_4721">1602 </span><span id="t1y_4721" class="t s4_4721">MSR_PP1_POLICY </span><span id="t1z_4721" class="t s4_4721">Package </span><span id="t20_4721" class="t s4_4721">PP1 Balance Policy (R/W) </span>
<span id="t21_4721" class="t s4_4721">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="t22_4721" class="t s4_4721">See Table 2-20, Table 2-21, and Table 2-22 for MSR definitions applicable to processors with a CPUID Signature </span>
<span id="t23_4721" class="t s4_4721">DisplayFamily_DisplayModel value of 06_2AH. </span>
<span id="t24_4721" class="t s5_4721">Table 2-21. </span><span id="t25_4721" class="t s5_4721">MSRs Supported by the 2nd Generation Intel® Core™ Processors (Sandy Bridge Microarchitecture) </span>
<span id="t26_4721" class="t s6_4721">Register </span>
<span id="t27_4721" class="t s6_4721">Address </span><span id="t28_4721" class="t s6_4721">Register Name / Bit Fields </span><span id="t29_4721" class="t s6_4721">Scope </span><span id="t2a_4721" class="t s6_4721">Bit Description </span>
<span id="t2b_4721" class="t s6_4721">Hex </span><span id="t2c_4721" class="t s6_4721">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
