{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521725709620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521725709620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 22 09:35:09 2018 " "Processing started: Thu Mar 22 09:35:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521725709620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725709620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725709620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521725710729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/LogicalStep_Lab4_top.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723195 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/LogicalStep_Lab4_top.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723195 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723195 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-logicCompx4 " "Found design unit 1: Compx4-logicCompx4" {  } { { "compx4.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/compx4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723195 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "compx4.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/compx4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-logicCompx1 " "Found design unit 1: Compx1-logicCompx1" {  } { { "compx1.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/compx1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723211 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/compx1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bincounter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bincounter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin_Counter4bit-one " "Found design unit 1: Bin_Counter4bit-one" {  } { { "BinCounter4.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/BinCounter4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723211 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin_Counter4bit " "Found entity 1: Bin_Counter4bit" {  } { { "BinCounter4.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/BinCounter4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/Bidir_shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723211 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MealySM-msm " "Found design unit 1: MealySM-msm" {  } { { "mealy_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/mealy_sm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723226 ""} { "Info" "ISGN_ENTITY_NAME" "1 MealySM " "Found entity 1: MealySM" {  } { { "mealy_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/mealy_sm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MooreSM1-mosm1 " "Found design unit 1: MooreSM1-mosm1" {  } { { "moore_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/moore_sm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723226 ""} { "Info" "ISGN_ENTITY_NAME" "1 MooreSM1 " "Found entity 1: MooreSM1" {  } { { "moore_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/moore_sm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_sm2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_sm2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MooreSM2-mosm2 " "Found design unit 1: MooreSM2-mosm2" {  } { { "moore_sm2.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/moore_sm2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723226 ""} { "Info" "ISGN_ENTITY_NAME" "1 MooreSM2 " "Found entity 1: MooreSM2" {  } { { "moore_sm2.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/moore_sm2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxmod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxMod-logic " "Found design unit 1: muxMod-logic" {  } { { "muxMod.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/muxMod.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723226 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxMod " "Found entity 1: muxMod" {  } { { "muxMod.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/muxMod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723226 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521725723320 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(21) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(21)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/LogicalStep_Lab4_top.vhd" 21 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723336 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MealySM MealySM:mealysmInstance " "Elaborating entity \"MealySM\" for hierarchy \"MealySM:mealysmInstance\"" {  } { { "LogicalStep_Lab4_top.vhd" "mealysmInstance" { Text "N:/1b/ECE124/Lab/Lab4/LogicalStep_Lab4_top.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521725723336 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xClkEn mealy_sm.vhd(71) " "VHDL Process Statement warning at mealy_sm.vhd(71): inferring latch(es) for signal or variable \"xClkEn\", which holds its previous value in one or more paths through the process" {  } { { "mealy_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/mealy_sm.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521725723336 "|LogicalStep_Lab4_top|MealySM:mealysmInstance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xUD mealy_sm.vhd(71) " "VHDL Process Statement warning at mealy_sm.vhd(71): inferring latch(es) for signal or variable \"xUD\", which holds its previous value in one or more paths through the process" {  } { { "mealy_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/mealy_sm.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521725723336 "|LogicalStep_Lab4_top|MealySM:mealysmInstance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yClkEn mealy_sm.vhd(71) " "VHDL Process Statement warning at mealy_sm.vhd(71): inferring latch(es) for signal or variable \"yClkEn\", which holds its previous value in one or more paths through the process" {  } { { "mealy_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/mealy_sm.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521725723336 "|LogicalStep_Lab4_top|MealySM:mealysmInstance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yUD mealy_sm.vhd(71) " "VHDL Process Statement warning at mealy_sm.vhd(71): inferring latch(es) for signal or variable \"yUD\", which holds its previous value in one or more paths through the process" {  } { { "mealy_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/mealy_sm.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521725723336 "|LogicalStep_Lab4_top|MealySM:mealysmInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yUD mealy_sm.vhd(71) " "Inferred latch for \"yUD\" at mealy_sm.vhd(71)" {  } { { "mealy_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/mealy_sm.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723336 "|LogicalStep_Lab4_top|MealySM:mealysmInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yClkEn mealy_sm.vhd(71) " "Inferred latch for \"yClkEn\" at mealy_sm.vhd(71)" {  } { { "mealy_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/mealy_sm.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723336 "|LogicalStep_Lab4_top|MealySM:mealysmInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xUD mealy_sm.vhd(71) " "Inferred latch for \"xUD\" at mealy_sm.vhd(71)" {  } { { "mealy_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/mealy_sm.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723336 "|LogicalStep_Lab4_top|MealySM:mealysmInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xClkEn mealy_sm.vhd(71) " "Inferred latch for \"xClkEn\" at mealy_sm.vhd(71)" {  } { { "mealy_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/mealy_sm.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723336 "|LogicalStep_Lab4_top|MealySM:mealysmInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin_Counter4bit Bin_Counter4bit:xCountInstance " "Elaborating entity \"Bin_Counter4bit\" for hierarchy \"Bin_Counter4bit:xCountInstance\"" {  } { { "LogicalStep_Lab4_top.vhd" "xCountInstance" { Text "N:/1b/ECE124/Lab/Lab4/LogicalStep_Lab4_top.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521725723336 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter BinCounter4.vhd(36) " "VHDL Process Statement warning at BinCounter4.vhd(36): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinCounter4.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/BinCounter4.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521725723351 "|LogicalStep_Lab4_top|Bin_Counter4bit:xCountInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:xCompInstance " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:xCompInstance\"" {  } { { "LogicalStep_Lab4_top.vhd" "xCompInstance" { Text "N:/1b/ECE124/Lab/Lab4/LogicalStep_Lab4_top.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521725723351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:xCompInstance\|Compx1:inst0 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:xCompInstance\|Compx1:inst0\"" {  } { { "compx4.vhd" "inst0" { Text "N:/1b/ECE124/Lab/Lab4/compx4.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521725723351 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1521725723382 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.vhd 2 1 " "Using design file mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-logic " "Found design unit 1: mux-logic" {  } { { "mux.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723382 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521725723382 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521725723382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:muxInstance " "Elaborating entity \"mux\" for hierarchy \"mux:muxInstance\"" {  } { { "LogicalStep_Lab4_top.vhd" "muxInstance" { Text "N:/1b/ECE124/Lab/Lab4/LogicalStep_Lab4_top.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521725723382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxMod muxMod:blinkingMux " "Elaborating entity \"muxMod\" for hierarchy \"muxMod:blinkingMux\"" {  } { { "LogicalStep_Lab4_top.vhd" "blinkingMux" { Text "N:/1b/ECE124/Lab/Lab4/LogicalStep_Lab4_top.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521725723382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:sevenX " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:sevenX\"" {  } { { "LogicalStep_Lab4_top.vhd" "sevenX" { Text "N:/1b/ECE124/Lab/Lab4/LogicalStep_Lab4_top.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521725723414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:display " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:display\"" {  } { { "LogicalStep_Lab4_top.vhd" "display" { Text "N:/1b/ECE124/Lab/Lab4/LogicalStep_Lab4_top.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521725723429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:bidirShiftInstance " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:bidirShiftInstance\"" {  } { { "LogicalStep_Lab4_top.vhd" "bidirShiftInstance" { Text "N:/1b/ECE124/Lab/Lab4/LogicalStep_Lab4_top.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521725723429 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_EN Bidir_shift_reg.vhd(24) " "VHDL Process Statement warning at Bidir_shift_reg.vhd(24): signal \"CLK_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/Bidir_shift_reg.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521725723429 "|LogicalStep_Lab4_top|Bidir_shift_reg:bidirShiftInstance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg Bidir_shift_reg.vhd(31) " "VHDL Process Statement warning at Bidir_shift_reg.vhd(31): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/Bidir_shift_reg.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521725723429 "|LogicalStep_Lab4_top|Bidir_shift_reg:bidirShiftInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MooreSM1 MooreSM1:extenderInstance " "Elaborating entity \"MooreSM1\" for hierarchy \"MooreSM1:extenderInstance\"" {  } { { "LogicalStep_Lab4_top.vhd" "extenderInstance" { Text "N:/1b/ECE124/Lab/Lab4/LogicalStep_Lab4_top.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521725723429 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "e_out moore_sm.vhd(63) " "VHDL Process Statement warning at moore_sm.vhd(63): inferring latch(es) for signal or variable \"e_out\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/moore_sm.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521725723445 "|LogicalStep_Lab4_top|MooreSM1:extenderInstance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "g_en moore_sm.vhd(63) " "VHDL Process Statement warning at moore_sm.vhd(63): inferring latch(es) for signal or variable \"g_en\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/moore_sm.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521725723445 "|LogicalStep_Lab4_top|MooreSM1:extenderInstance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bClkEn moore_sm.vhd(63) " "VHDL Process Statement warning at moore_sm.vhd(63): inferring latch(es) for signal or variable \"bClkEn\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/moore_sm.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521725723445 "|LogicalStep_Lab4_top|MooreSM1:extenderInstance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LR moore_sm.vhd(63) " "VHDL Process Statement warning at moore_sm.vhd(63): inferring latch(es) for signal or variable \"LR\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/moore_sm.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521725723445 "|LogicalStep_Lab4_top|MooreSM1:extenderInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LR moore_sm.vhd(63) " "Inferred latch for \"LR\" at moore_sm.vhd(63)" {  } { { "moore_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/moore_sm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723445 "|LogicalStep_Lab4_top|MooreSM1:extenderInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bClkEn moore_sm.vhd(63) " "Inferred latch for \"bClkEn\" at moore_sm.vhd(63)" {  } { { "moore_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/moore_sm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723445 "|LogicalStep_Lab4_top|MooreSM1:extenderInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_en moore_sm.vhd(63) " "Inferred latch for \"g_en\" at moore_sm.vhd(63)" {  } { { "moore_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/moore_sm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723445 "|LogicalStep_Lab4_top|MooreSM1:extenderInstance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_out moore_sm.vhd(63) " "Inferred latch for \"e_out\" at moore_sm.vhd(63)" {  } { { "moore_sm.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/moore_sm.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725723445 "|LogicalStep_Lab4_top|MooreSM1:extenderInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MooreSM2 MooreSM2:grapplerInstance " "Elaborating entity \"MooreSM2\" for hierarchy \"MooreSM2:grapplerInstance\"" {  } { { "LogicalStep_Lab4_top.vhd" "grapplerInstance" { Text "N:/1b/ECE124/Lab/Lab4/LogicalStep_Lab4_top.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521725723445 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/LogicalStep_Lab4_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521725723976 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/1b/ECE124/Lab/Lab4/LogicalStep_Lab4_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521725723976 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521725723976 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521725724007 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521725724244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521725724525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521725724525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521725724713 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521725724713 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521725724713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521725724713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "855 " "Peak virtual memory: 855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521725724775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 22 09:35:24 2018 " "Processing ended: Thu Mar 22 09:35:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521725724775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521725724775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521725724775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521725724775 ""}
