abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/alu4.blif
abc command print_stats
[1;37malu4                          :[0m i/o =   14/    8  lat =    0  nd =  1114  edge =   2789  area =2798.00  delay =12.70  lev = 11
--------------- round 1 ---------------
seed = 628206095
n688 is replaced by n305 with estimated error 0
error = 0
area = 2793
delay = 12.7
#gates = 1114
output circuit result/alu4_1_0_2793_12.7.blif
time = 18125851 us
--------------- round 2 ---------------
seed = 2239740652
n900 is replaced by n1129 with estimated error 0
error = 0
area = 2789
delay = 12.7
#gates = 1112
output circuit result/alu4_2_0_2789_12.7.blif
time = 35950497 us
--------------- round 3 ---------------
seed = 3881111089
n409 is replaced by n770 with estimated error 0
error = 0
area = 2786
delay = 12.7
#gates = 1111
output circuit result/alu4_3_0_2786_12.7.blif
time = 54239576 us
--------------- round 4 ---------------
seed = 1090517613
n1115 is replaced by n441 with estimated error 0
error = 0
area = 2783
delay = 12.7
#gates = 1110
output circuit result/alu4_4_0_2783_12.7.blif
time = 72081379 us
--------------- round 5 ---------------
seed = 1692012390
n1106 is replaced by n1059 with estimated error 0
error = 0
area = 2780
delay = 12.7
#gates = 1109
output circuit result/alu4_5_0_2780_12.7.blif
time = 89946643 us
--------------- round 6 ---------------
seed = 2147062388
n843 is replaced by one with estimated error 0
error = 0
area = 2776
delay = 12.7
#gates = 1108
output circuit result/alu4_6_0_2776_12.7.blif
time = 107900261 us
--------------- round 7 ---------------
seed = 4286340261
n569 is replaced by one with estimated error 8e-05
error = 8e-05
area = 2773
delay = 12.7
#gates = 1107
output circuit result/alu4_7_8e-05_2773_12.7.blif
time = 125708983 us
--------------- round 8 ---------------
seed = 1947725609
n659 is replaced by n611 with estimated error 4e-05
error = 4e-05
area = 2771
delay = 12.7
#gates = 1106
output circuit result/alu4_8_4e-05_2771_12.7.blif
time = 143442284 us
--------------- round 9 ---------------
seed = 2626479715
n292 is replaced by n574 with estimated error 0.00012
error = 0.00012
area = 2769
delay = 12.7
#gates = 1105
output circuit result/alu4_9_0.00012_2769_12.7.blif
time = 161090038 us
--------------- round 10 ---------------
seed = 866073126
n325 is replaced by n286 with estimated error 5e-05
error = 5e-05
area = 2767
delay = 12.7
#gates = 1104
output circuit result/alu4_10_5e-05_2767_12.7.blif
time = 178723222 us
--------------- round 11 ---------------
seed = 1408936234
n588 is replaced by n327 with estimated error 6e-05
error = 6e-05
area = 2765
delay = 12.7
#gates = 1103
output circuit result/alu4_11_6e-05_2765_12.7.blif
time = 196377641 us
--------------- round 12 ---------------
seed = 303880226
n967 is replaced by n345 with estimated error 6e-05
error = 6e-05
area = 2763
delay = 12.7
#gates = 1102
output circuit result/alu4_12_6e-05_2763_12.7.blif
time = 213953756 us
--------------- round 13 ---------------
seed = 4017059545
n108 is replaced by n39 with estimated error 1e-05
error = 1e-05
area = 2761
delay = 12.7
#gates = 1101
output circuit result/alu4_13_1e-05_2761_12.7.blif
time = 231588040 us
--------------- round 14 ---------------
seed = 1415960564
n334 is replaced by n408 with estimated error 5e-05
error = 5e-05
area = 2760
delay = 12.7
#gates = 1100
output circuit result/alu4_14_5e-05_2760_12.7.blif
time = 249186733 us
--------------- round 15 ---------------
seed = 3388470470
n799 is replaced by n797 with estimated error 9e-05
error = 9e-05
area = 2759
delay = 12.7
#gates = 1099
output circuit result/alu4_15_9e-05_2759_12.7.blif
time = 267118052 us
--------------- round 16 ---------------
seed = 320475201
n858 is replaced by one with estimated error 0.00013
error = 0.00013
area = 2752
delay = 12.7
#gates = 1096
output circuit result/alu4_16_0.00013_2752_12.7.blif
time = 284768340 us
--------------- round 17 ---------------
seed = 1174412848
n1004 is replaced by one with estimated error 0.00013
error = 0.00013
area = 2749
delay = 12.7
#gates = 1095
output circuit result/alu4_17_0.00013_2749_12.7.blif
time = 302199807 us
--------------- round 18 ---------------
seed = 4192408491
n289 is replaced by one with estimated error 0.00013
error = 0.00013
area = 2746
delay = 12.7
#gates = 1094
output circuit result/alu4_18_0.00013_2746_12.7.blif
time = 319682522 us
--------------- round 19 ---------------
seed = 1553409050
n505 is replaced by one with estimated error 0.00024
error = 0.00024
area = 2743
delay = 12.7
#gates = 1093
output circuit result/alu4_19_0.00024_2743_12.7.blif
time = 337061045 us
--------------- round 20 ---------------
seed = 92436542
n898 is replaced by zero with estimated error 0.00028
error = 0.00028
area = 2740
delay = 12.7
#gates = 1092
output circuit result/alu4_20_0.00028_2740_12.7.blif
time = 354411694 us
--------------- round 21 ---------------
seed = 2113643789
n559 is replaced by one with estimated error 0.00043
error = 0.00043
area = 2736
delay = 12.7
#gates = 1091
output circuit result/alu4_21_0.00043_2736_12.7.blif
time = 371843310 us
--------------- round 22 ---------------
seed = 3741119319
n901 is replaced by one with estimated error 0.00041
error = 0.00041
area = 2730
delay = 12.7
#gates = 1089
output circuit result/alu4_22_0.00041_2730_12.7.blif
time = 389207354 us
--------------- round 23 ---------------
seed = 3160599097
n883 is replaced by one with estimated error 0.00054
error = 0.00054
area = 2726
delay = 12.7
#gates = 1088
output circuit result/alu4_23_0.00054_2726_12.7.blif
time = 406414046 us
--------------- round 24 ---------------
seed = 3274649249
n928 is replaced by one with estimated error 0.00049
error = 0.00049
area = 2722
delay = 12.7
#gates = 1087
output circuit result/alu4_24_0.00049_2722_12.7.blif
time = 423583586 us
--------------- round 25 ---------------
seed = 2793873067
n504 is replaced by one with estimated error 0.00071
error = 0.00071
area = 2719
delay = 12.7
#gates = 1086
output circuit result/alu4_25_0.00071_2719_12.7.blif
time = 440699378 us
--------------- round 26 ---------------
seed = 1488356460
n507 is replaced by one with estimated error 0.00079
error = 0.00079
area = 2710
delay = 12.7
#gates = 1082
output circuit result/alu4_26_0.00079_2710_12.7.blif
time = 457853635 us
--------------- round 27 ---------------
seed = 2206549709
n487 is replaced by one with estimated error 0.0006
error = 0.0006
area = 2704
delay = 12.7
#gates = 1080
output circuit result/alu4_27_0.0006_2704_12.7.blif
time = 474912615 us
--------------- round 28 ---------------
seed = 4000279236
n1127 is replaced by one with estimated error 0.00068
error = 0.00068
area = 2699
delay = 12.7
#gates = 1078
output circuit result/alu4_28_0.00068_2699_12.7.blif
time = 491885900 us
--------------- round 29 ---------------
seed = 1402951568
n995 is replaced by one with estimated error 0.00077
error = 0.00077
area = 2696
delay = 12.7
#gates = 1077
output circuit result/alu4_29_0.00077_2696_12.7.blif
time = 508858743 us
--------------- round 30 ---------------
seed = 1134165624
n993 is replaced by n572 with estimated error 0.00072
error = 0.00072
area = 2695
delay = 12.7
#gates = 1076
output circuit result/alu4_30_0.00072_2695_12.7.blif
time = 525788542 us
--------------- round 31 ---------------
seed = 3782174989
n568 is replaced by one with estimated error 0.00075
error = 0.00075
area = 2692
delay = 12.7
#gates = 1075
output circuit result/alu4_31_0.00075_2692_12.7.blif
time = 542652855 us
--------------- round 32 ---------------
seed = 306297413
n986 is replaced by zero with estimated error 0.00094
error = 0.00094
area = 2690
delay = 12.7
#gates = 1074
output circuit result/alu4_32_0.00094_2690_12.7.blif
time = 559545891 us
--------------- round 33 ---------------
seed = 3256718008
n472 is replaced by one with estimated error 0.00099
error = 0.00099
area = 2686
delay = 12.7
#gates = 1073
output circuit result/alu4_33_0.00099_2686_12.7.blif
time = 576396459 us
--------------- round 34 ---------------
seed = 1986319868
exceed error bound
