# Reading C:/intelFPGA/18.1/modelsim_ae/tcl/vsim/pref.tcl
# do lab4_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/18.1/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {lab4.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:10 on Nov 17,2021
# vcom -reportprogress 300 -93 -work work lab4.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity lab4
# -- Compiling architecture structure of lab4
# End time: 13:42:11 on Nov 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/JUYI/Desktop/110-1 Micro System/lab4/lab4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:11 on Nov 17,2021
# vcom -reportprogress 300 -93 -work work C:/Users/JUYI/Desktop/110-1 Micro System/lab4/lab4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity lab4
# -- Compiling architecture Behavior of lab4
# End time: 13:42:11 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /NA=lab4_vhd.sdo -L altera -L cycloneive -L gate_work -L work -voptargs="+acc"  lab4
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -sdftyp /NA=lab4_vhd.sdo -L altera -L cycloneive -L gate_work -L work -voptargs=""+acc"" lab4 
# Start time: 13:42:11 on Nov 17,2021
# //  ModelSim - Intel FPGA Edition 10.5b Oct  5 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.lab4(behavior)
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from lab4_vhd.sdo
# ** Error (suppressible): (vsim-SDF-3250) lab4_vhd.sdo(0): Failed to find INSTANCE '/NA'.
# ** Error (suppressible): (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s).
# ** Error (suppressible): (vsim-SDF-3250) lab4_vhd.sdo(0): Failed to find INSTANCE '/NA'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab4_run_msim_gate_vhdl.do PAUSED at line 12
# End time: 13:43:09 on Nov 17,2021, Elapsed time: 0:00:58
# Errors: 3, Warnings: 0
