verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/ps_block/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/ps_block/ipshared/e257/hdl" --include "../../../../project_1.srcs/sources_1/bd/ps_block/ipshared/1b7e/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/ps_block/ipshared/4543/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/ps_block/ipshared/b205/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/ps_block/ipshared/122e/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/ps_block/ipshared/46fd/hdl" \
"../../../bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/sim/ps_block_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/ps_block/ip/ps_block_clkTestTop_0_0/sim/ps_block_clkTestTop_0_0.v" \
"../../../bd/ps_block/ip/ps_block_xbar_0/sim/ps_block_xbar_0.v" \
"../../../bd/ps_block/ip/ps_block_debug_bridge_0_1/bd_0/ip/ip_0/sim/bd_5559_axi_jtag_0.v" \
"../../../bd/ps_block/ip/ps_block_debug_bridge_0_1/bd_0/ip/ip_2/sim/bd_5559_bs_switch_1_0.v" \
"../../../bd/ps_block/ip/ps_block_debug_bridge_0_1/bd_0/sim/bd_5559.v" \
"../../../bd/ps_block/ip/ps_block_debug_bridge_0_1/sim/ps_block_debug_bridge_0_1.v" \
"../../../bd/ps_block/ip/ps_block_debug_bridge_1_1/bd_0/ip/ip_0/sim/bd_9508_xsdbm_0.v" \
"../../../bd/ps_block/ip/ps_block_debug_bridge_1_1/bd_0/ip/ip_1/sim/bd_9508_lut_buffer_0.v" \
"../../../bd/ps_block/ip/ps_block_debug_bridge_1_1/bd_0/sim/bd_9508.v" \
"../../../bd/ps_block/ip/ps_block_debug_bridge_1_1/sim/ps_block_debug_bridge_1_1.v" \
"../../../bd/ps_block/ip/ps_block_vio_0_0/sim/ps_block_vio_0_0.v" \
"../../../bd/ps_block/ipshared/a423/hdl/reg64_v1_0_S00_AXI.v" \
"../../../bd/ps_block/ipshared/a423/hdl/reg64_v1_0.v" \
"../../../bd/ps_block/ip/ps_block_reg64_0_0/sim/ps_block_reg64_0_0.v" \
"../../../bd/ps_block/ip/ps_block_auto_pc_0/sim/ps_block_auto_pc_0.v" \
"../../../bd/ps_block/ip/ps_block_auto_ds_0/sim/ps_block_auto_ds_0.v" \
"../../../bd/ps_block/ip/ps_block_auto_pc_1/sim/ps_block_auto_pc_1.v" \
"../../../bd/ps_block/sim/ps_block.v" \

verilog xil_defaultlib "glbl.v"

nosort
