{
	"DESIGN_NAME": "add3x64",
	"VERILOG_FILES": ["dir::src/ba_pipelined.v"],
	"CLOCK_PERIOD": 10.0,
	"CLOCK_PORT": "clk",
	"STA_CORNERS": ["max_ss_100C_1v60"],
	"RUN_POST_GRT_RESIZER_TIMING": true,
	"PL_RESIZER_SETUP_SLACK_MARGIN": 1.0,
	"GRT_RESIZER_SETUP_SLACK_MARGIN": 1.0,
	"//FP_CORE_UTIL": 20,
	"MAX_FANOUT_CONSTRAINT": 6,
    "GRT_ANTENNA_ITERS": 10,
    "GRT_ANTENNA_MARGIN": 15,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
	"DIE_AREA": [0, 0, 100, 400],
	"FP_SIZING": "absolute",
	"SYNTH_STRATEGY": "DELAY 2",
	"FALLBACK_SDC_FILE": "dir::add64.sdc"
}