Classic Timing Analyzer report for EXP2
Tue Oct 17 09:20:41 2017
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. Clock Setup: 'CPPC'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                ; To                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.143 ns                                       ; Q8                                  ; Reg:inst4|inst                      ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.923 ns                                      ; uPC:inst1|74161:inst|f74161:sub|110 ; O8                                  ; CPPC       ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 13.666 ns                                      ; XPC                                 ; O8                                  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.497 ns                                       ; Q6                                  ; 74374:inst|18                       ; --         ; CPR      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst|f74161:sub|9   ; uPC:inst1|74161:inst|f74161:sub|110 ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'CPPC'          ; N/A   ; None          ; 351.62 MHz ( period = 2.844 ns )               ; uPC:inst1|74161:inst|f74161:sub|9   ; uPC:inst1|74161:inst|f74161:sub|110 ; CPPC       ; CPPC     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                     ;                                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CPMAR           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CPR             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CPPC            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                  ; To                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst|f74161:sub|9     ; uPC:inst1|74161:inst|f74161:sub|110   ; CLK        ; CLK      ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst|f74161:sub|99    ; uPC:inst1|74161:inst|f74161:sub|110   ; CLK        ; CLK      ; None                        ; None                      ; 2.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|110 ; uPC:inst25|74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|99   ; uPC:inst1|74161:inst|f74161:sub|110   ; CLK        ; CLK      ; None                        ; None                      ; 1.988 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|9   ; uPC:inst25|74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|9   ; uPC:inst25|74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|87   ; uPC:inst1|74161:inst|f74161:sub|87    ; CLK        ; CLK      ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst|f74161:sub|9    ; uPC:inst25|74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|87   ; uPC:inst1|74161:inst|f74161:sub|99    ; CLK        ; CLK      ; None                        ; None                      ; 1.947 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst|f74161:sub|87    ; uPC:inst1|74161:inst|f74161:sub|99    ; CLK        ; CLK      ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|110  ; uPC:inst1|74161:inst|f74161:sub|110   ; CLK        ; CLK      ; None                        ; None                      ; 1.839 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|9    ; uPC:inst1|74161:inst|f74161:sub|87    ; CLK        ; CLK      ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|9    ; uPC:inst1|74161:inst|f74161:sub|99    ; CLK        ; CLK      ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|110 ; uPC:inst25|74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|99  ; uPC:inst25|74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 1.786 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|99  ; uPC:inst25|74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.784 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst|f74161:sub|9     ; uPC:inst1|74161:inst|f74161:sub|87    ; CLK        ; CLK      ; None                        ; None                      ; 1.783 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|87  ; uPC:inst25|74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.783 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|87  ; uPC:inst25|74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst|f74161:sub|9     ; uPC:inst1|74161:inst|f74161:sub|99    ; CLK        ; CLK      ; None                        ; None                      ; 1.780 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|110 ; uPC:inst25|74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|110 ; uPC:inst25|74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 1.554 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst|f74161:sub|9    ; uPC:inst25|74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.548 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|9   ; uPC:inst25|74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 1.547 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|9   ; uPC:inst25|74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 1.544 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|87   ; uPC:inst1|74161:inst|f74161:sub|9     ; CLK        ; CLK      ; None                        ; None                      ; 1.528 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|87   ; uPC:inst1|74161:inst|f74161:sub|110   ; CLK        ; CLK      ; None                        ; None                      ; 1.527 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst|f74161:sub|9    ; uPC:inst25|74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|99   ; uPC:inst1|74161:inst|f74161:sub|99    ; CLK        ; CLK      ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|99   ; uPC:inst1|74161:inst|f74161:sub|9     ; CLK        ; CLK      ; None                        ; None                      ; 1.475 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|99   ; uPC:inst1|74161:inst|f74161:sub|87    ; CLK        ; CLK      ; None                        ; None                      ; 1.474 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|99  ; uPC:inst25|74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.380 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|9    ; uPC:inst1|74161:inst|f74161:sub|9     ; CLK        ; CLK      ; None                        ; None                      ; 1.379 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|9    ; uPC:inst1|74161:inst|f74161:sub|110   ; CLK        ; CLK      ; None                        ; None                      ; 1.378 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|110  ; uPC:inst1|74161:inst|f74161:sub|99    ; CLK        ; CLK      ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|110  ; uPC:inst1|74161:inst|f74161:sub|87    ; CLK        ; CLK      ; None                        ; None                      ; 1.364 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|87  ; uPC:inst25|74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 1.359 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|87  ; uPC:inst25|74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 1.356 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst|f74161:sub|99   ; uPC:inst25|74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|87   ; uPC:inst1|74161:inst1|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.244 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|87   ; uPC:inst1|74161:inst1|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.242 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|87  ; uPC:inst25|74161:inst1|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst|f74161:sub|87   ; uPC:inst25|74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.233 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst|f74161:sub|87   ; uPC:inst25|74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.231 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|110  ; uPC:inst1|74161:inst|f74161:sub|9     ; CLK        ; CLK      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|99  ; uPC:inst25|74161:inst1|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 1.218 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|99  ; uPC:inst25|74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|9   ; uPC:inst25|74161:inst1|f74161:sub|99  ; CLK        ; CLK      ; None                        ; None                      ; 1.209 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|9   ; uPC:inst25|74161:inst1|f74161:sub|87  ; CLK        ; CLK      ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|99   ; uPC:inst1|74161:inst1|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst|f74161:sub|87    ; uPC:inst1|74161:inst|f74161:sub|110   ; CLK        ; CLK      ; None                        ; None                      ; 1.176 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|9    ; uPC:inst1|74161:inst1|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.092 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|9    ; uPC:inst1|74161:inst1|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.092 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|9    ; uPC:inst1|74161:inst1|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 1.087 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|9   ; uPC:inst25|74161:inst1|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 1.064 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|87  ; uPC:inst25|74161:inst1|f74161:sub|99  ; CLK        ; CLK      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|9    ; uPC:inst1|74161:inst1|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|87   ; uPC:inst1|74161:inst1|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|99   ; uPC:inst1|74161:inst1|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst1|f74161:sub|110  ; uPC:inst1|74161:inst1|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst|f74161:sub|9     ; uPC:inst1|74161:inst|f74161:sub|9     ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst|f74161:sub|87    ; uPC:inst1|74161:inst|f74161:sub|87    ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst|f74161:sub|99    ; uPC:inst1|74161:inst|f74161:sub|99    ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst1|74161:inst|f74161:sub|110   ; uPC:inst1|74161:inst|f74161:sub|110   ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|9   ; uPC:inst25|74161:inst1|f74161:sub|9   ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|87  ; uPC:inst25|74161:inst1|f74161:sub|87  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|110 ; uPC:inst25|74161:inst1|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst1|f74161:sub|99  ; uPC:inst25|74161:inst1|f74161:sub|99  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst|f74161:sub|9    ; uPC:inst25|74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst|f74161:sub|87   ; uPC:inst25|74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst|f74161:sub|99   ; uPC:inst25|74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; uPC:inst25|74161:inst|f74161:sub|110  ; uPC:inst25|74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+---------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CPPC'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                 ; To                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 351.62 MHz ( period = 2.844 ns )               ; uPC:inst1|74161:inst|f74161:sub|9    ; uPC:inst1|74161:inst|f74161:sub|110  ; CPPC       ; CPPC     ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst|f74161:sub|99   ; uPC:inst1|74161:inst|f74161:sub|110  ; CPPC       ; CPPC     ; None                        ; None                      ; 2.228 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|99  ; uPC:inst1|74161:inst|f74161:sub|110  ; CPPC       ; CPPC     ; None                        ; None                      ; 1.988 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|87  ; uPC:inst1|74161:inst|f74161:sub|87   ; CPPC       ; CPPC     ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|87  ; uPC:inst1|74161:inst|f74161:sub|99   ; CPPC       ; CPPC     ; None                        ; None                      ; 1.947 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst|f74161:sub|87   ; uPC:inst1|74161:inst|f74161:sub|99   ; CPPC       ; CPPC     ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|110 ; uPC:inst1|74161:inst|f74161:sub|110  ; CPPC       ; CPPC     ; None                        ; None                      ; 1.839 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|9   ; uPC:inst1|74161:inst|f74161:sub|87   ; CPPC       ; CPPC     ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|9   ; uPC:inst1|74161:inst|f74161:sub|99   ; CPPC       ; CPPC     ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst|f74161:sub|9    ; uPC:inst1|74161:inst|f74161:sub|87   ; CPPC       ; CPPC     ; None                        ; None                      ; 1.783 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst|f74161:sub|9    ; uPC:inst1|74161:inst|f74161:sub|99   ; CPPC       ; CPPC     ; None                        ; None                      ; 1.780 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|87  ; uPC:inst1|74161:inst|f74161:sub|9    ; CPPC       ; CPPC     ; None                        ; None                      ; 1.528 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|87  ; uPC:inst1|74161:inst|f74161:sub|110  ; CPPC       ; CPPC     ; None                        ; None                      ; 1.527 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|99  ; uPC:inst1|74161:inst|f74161:sub|99   ; CPPC       ; CPPC     ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|99  ; uPC:inst1|74161:inst|f74161:sub|9    ; CPPC       ; CPPC     ; None                        ; None                      ; 1.475 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|99  ; uPC:inst1|74161:inst|f74161:sub|87   ; CPPC       ; CPPC     ; None                        ; None                      ; 1.474 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|9   ; uPC:inst1|74161:inst|f74161:sub|9    ; CPPC       ; CPPC     ; None                        ; None                      ; 1.379 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|9   ; uPC:inst1|74161:inst|f74161:sub|110  ; CPPC       ; CPPC     ; None                        ; None                      ; 1.378 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|110 ; uPC:inst1|74161:inst|f74161:sub|99   ; CPPC       ; CPPC     ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|110 ; uPC:inst1|74161:inst|f74161:sub|87   ; CPPC       ; CPPC     ; None                        ; None                      ; 1.364 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|87  ; uPC:inst1|74161:inst1|f74161:sub|110 ; CPPC       ; CPPC     ; None                        ; None                      ; 1.244 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|87  ; uPC:inst1|74161:inst1|f74161:sub|99  ; CPPC       ; CPPC     ; None                        ; None                      ; 1.242 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|110 ; uPC:inst1|74161:inst|f74161:sub|9    ; CPPC       ; CPPC     ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|99  ; uPC:inst1|74161:inst1|f74161:sub|110 ; CPPC       ; CPPC     ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst|f74161:sub|87   ; uPC:inst1|74161:inst|f74161:sub|110  ; CPPC       ; CPPC     ; None                        ; None                      ; 1.176 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|9   ; uPC:inst1|74161:inst1|f74161:sub|99  ; CPPC       ; CPPC     ; None                        ; None                      ; 1.092 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|9   ; uPC:inst1|74161:inst1|f74161:sub|110 ; CPPC       ; CPPC     ; None                        ; None                      ; 1.092 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|9   ; uPC:inst1|74161:inst1|f74161:sub|87  ; CPPC       ; CPPC     ; None                        ; None                      ; 1.087 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|9   ; uPC:inst1|74161:inst1|f74161:sub|9   ; CPPC       ; CPPC     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|87  ; uPC:inst1|74161:inst1|f74161:sub|87  ; CPPC       ; CPPC     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|99  ; uPC:inst1|74161:inst1|f74161:sub|99  ; CPPC       ; CPPC     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst1|f74161:sub|110 ; uPC:inst1|74161:inst1|f74161:sub|110 ; CPPC       ; CPPC     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst|f74161:sub|9    ; uPC:inst1|74161:inst|f74161:sub|9    ; CPPC       ; CPPC     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst|f74161:sub|87   ; uPC:inst1|74161:inst|f74161:sub|87   ; CPPC       ; CPPC     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst|f74161:sub|99   ; uPC:inst1|74161:inst|f74161:sub|99   ; CPPC       ; CPPC     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; uPC:inst1|74161:inst|f74161:sub|110  ; uPC:inst1|74161:inst|f74161:sub|110  ; CPPC       ; CPPC     ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To              ; To Clock ;
+-------+--------------+------------+------+-----------------+----------+
; N/A   ; None         ; 3.143 ns   ; Q8   ; Reg:inst4|inst  ; CLK      ;
; N/A   ; None         ; 3.115 ns   ; Q1   ; Reg:inst4|inst8 ; CLK      ;
; N/A   ; None         ; 3.029 ns   ; Q8   ; Reg:inst4|inst  ; CPMAR    ;
; N/A   ; None         ; 3.001 ns   ; Q1   ; Reg:inst4|inst8 ; CPMAR    ;
; N/A   ; None         ; 2.752 ns   ; Q7   ; Reg:inst4|inst1 ; CLK      ;
; N/A   ; None         ; 2.752 ns   ; Q4   ; Reg:inst4|inst4 ; CLK      ;
; N/A   ; None         ; 2.638 ns   ; Q7   ; Reg:inst4|inst1 ; CPMAR    ;
; N/A   ; None         ; 2.638 ns   ; Q4   ; Reg:inst4|inst4 ; CPMAR    ;
; N/A   ; None         ; 2.373 ns   ; Q2   ; Reg:inst4|inst7 ; CLK      ;
; N/A   ; None         ; 2.331 ns   ; Q5   ; Reg:inst4|inst3 ; CLK      ;
; N/A   ; None         ; 2.327 ns   ; Q6   ; Reg:inst4|inst2 ; CLK      ;
; N/A   ; None         ; 2.309 ns   ; Q3   ; Reg:inst4|inst5 ; CLK      ;
; N/A   ; None         ; 2.259 ns   ; Q2   ; Reg:inst4|inst7 ; CPMAR    ;
; N/A   ; None         ; 2.217 ns   ; Q5   ; Reg:inst4|inst3 ; CPMAR    ;
; N/A   ; None         ; 2.213 ns   ; Q6   ; Reg:inst4|inst2 ; CPMAR    ;
; N/A   ; None         ; 2.195 ns   ; Q3   ; Reg:inst4|inst5 ; CPMAR    ;
; N/A   ; None         ; 0.909 ns   ; Q8   ; 74374:inst|20   ; CLK      ;
; N/A   ; None         ; 0.860 ns   ; Q7   ; 74374:inst|19   ; CLK      ;
; N/A   ; None         ; 0.793 ns   ; Q8   ; 74374:inst|20   ; CPR      ;
; N/A   ; None         ; 0.744 ns   ; Q7   ; 74374:inst|19   ; CPR      ;
; N/A   ; None         ; 0.457 ns   ; Q3   ; 74374:inst|15   ; CLK      ;
; N/A   ; None         ; 0.434 ns   ; Q1   ; 74374:inst|13   ; CLK      ;
; N/A   ; None         ; 0.341 ns   ; Q3   ; 74374:inst|15   ; CPR      ;
; N/A   ; None         ; 0.318 ns   ; Q1   ; 74374:inst|13   ; CPR      ;
; N/A   ; None         ; 0.284 ns   ; Q4   ; 74374:inst|16   ; CLK      ;
; N/A   ; None         ; 0.168 ns   ; Q4   ; 74374:inst|16   ; CPR      ;
; N/A   ; None         ; 0.042 ns   ; Q5   ; 74374:inst|17   ; CLK      ;
; N/A   ; None         ; -0.074 ns  ; Q5   ; 74374:inst|17   ; CPR      ;
; N/A   ; None         ; -0.108 ns  ; Q2   ; 74374:inst|14   ; CLK      ;
; N/A   ; None         ; -0.115 ns  ; Q6   ; 74374:inst|18   ; CLK      ;
; N/A   ; None         ; -0.224 ns  ; Q2   ; 74374:inst|14   ; CPR      ;
; N/A   ; None         ; -0.231 ns  ; Q6   ; 74374:inst|18   ; CPR      ;
+-------+--------------+------------+------+-----------------+----------+


+------------------------------------------------------------------------------------------------+
; tco                                                                                            ;
+-------+--------------+------------+---------------------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                                  ; To    ; From Clock ;
+-------+--------------+------------+---------------------------------------+-------+------------+
; N/A   ; None         ; 14.923 ns  ; uPC:inst1|74161:inst|f74161:sub|110   ; O8    ; CPPC       ;
; N/A   ; None         ; 14.181 ns  ; uPC:inst1|74161:inst|f74161:sub|9     ; O5    ; CPPC       ;
; N/A   ; None         ; 14.002 ns  ; uPC:inst1|74161:inst|f74161:sub|110   ; O8    ; CLK        ;
; N/A   ; None         ; 13.963 ns  ; uPC:inst1|74161:inst|f74161:sub|99    ; O7    ; CPPC       ;
; N/A   ; None         ; 13.896 ns  ; uPC:inst1|74161:inst|f74161:sub|87    ; O6    ; CPPC       ;
; N/A   ; None         ; 13.573 ns  ; uPC:inst1|74161:inst1|f74161:sub|87   ; O2    ; CPPC       ;
; N/A   ; None         ; 13.477 ns  ; uPC:inst1|74161:inst1|f74161:sub|110  ; O4    ; CPPC       ;
; N/A   ; None         ; 13.260 ns  ; uPC:inst1|74161:inst|f74161:sub|9     ; O5    ; CLK        ;
; N/A   ; None         ; 13.064 ns  ; 74374:inst|20                         ; Q8    ; CPR        ;
; N/A   ; None         ; 13.042 ns  ; uPC:inst1|74161:inst|f74161:sub|99    ; O7    ; CLK        ;
; N/A   ; None         ; 12.975 ns  ; uPC:inst1|74161:inst|f74161:sub|87    ; O6    ; CLK        ;
; N/A   ; None         ; 12.948 ns  ; 74374:inst|20                         ; Q8    ; CLK        ;
; N/A   ; None         ; 12.796 ns  ; uPC:inst1|74161:inst1|f74161:sub|9    ; O1    ; CPPC       ;
; N/A   ; None         ; 12.753 ns  ; uPC:inst1|74161:inst1|f74161:sub|99   ; O3    ; CPPC       ;
; N/A   ; None         ; 12.688 ns  ; 74374:inst|13                         ; Q1    ; CPR        ;
; N/A   ; None         ; 12.670 ns  ; 74374:inst|19                         ; Q7    ; CPR        ;
; N/A   ; None         ; 12.652 ns  ; uPC:inst1|74161:inst1|f74161:sub|87   ; O2    ; CLK        ;
; N/A   ; None         ; 12.640 ns  ; 74374:inst|15                         ; Q3    ; CPR        ;
; N/A   ; None         ; 12.572 ns  ; 74374:inst|13                         ; Q1    ; CLK        ;
; N/A   ; None         ; 12.556 ns  ; uPC:inst1|74161:inst1|f74161:sub|110  ; O4    ; CLK        ;
; N/A   ; None         ; 12.554 ns  ; 74374:inst|19                         ; Q7    ; CLK        ;
; N/A   ; None         ; 12.524 ns  ; 74374:inst|15                         ; Q3    ; CLK        ;
; N/A   ; None         ; 12.317 ns  ; Reg:inst4|inst                        ; O8    ; CPMAR      ;
; N/A   ; None         ; 12.299 ns  ; 74374:inst|16                         ; Q4    ; CPR        ;
; N/A   ; None         ; 12.238 ns  ; 74374:inst|17                         ; Q5    ; CPR        ;
; N/A   ; None         ; 12.203 ns  ; Reg:inst4|inst                        ; O8    ; CLK        ;
; N/A   ; None         ; 12.183 ns  ; 74374:inst|16                         ; Q4    ; CLK        ;
; N/A   ; None         ; 12.122 ns  ; 74374:inst|17                         ; Q5    ; CLK        ;
; N/A   ; None         ; 12.094 ns  ; uPC:inst1|74161:inst1|f74161:sub|87   ; PCO2  ; CPPC       ;
; N/A   ; None         ; 12.080 ns  ; uPC:inst1|74161:inst1|f74161:sub|9    ; PCO1  ; CPPC       ;
; N/A   ; None         ; 12.079 ns  ; uPC:inst1|74161:inst1|f74161:sub|99   ; PCO3  ; CPPC       ;
; N/A   ; None         ; 12.059 ns  ; uPC:inst1|74161:inst|f74161:sub|87    ; PCO6  ; CPPC       ;
; N/A   ; None         ; 12.050 ns  ; uPC:inst1|74161:inst|f74161:sub|9     ; PCO5  ; CPPC       ;
; N/A   ; None         ; 12.039 ns  ; uPC:inst1|74161:inst1|f74161:sub|110  ; PCO4  ; CPPC       ;
; N/A   ; None         ; 11.980 ns  ; 74374:inst|14                         ; Q2    ; CPR        ;
; N/A   ; None         ; 11.929 ns  ; 74374:inst|18                         ; Q6    ; CPR        ;
; N/A   ; None         ; 11.875 ns  ; uPC:inst1|74161:inst1|f74161:sub|9    ; O1    ; CLK        ;
; N/A   ; None         ; 11.864 ns  ; 74374:inst|14                         ; Q2    ; CLK        ;
; N/A   ; None         ; 11.832 ns  ; uPC:inst1|74161:inst1|f74161:sub|99   ; O3    ; CLK        ;
; N/A   ; None         ; 11.813 ns  ; 74374:inst|18                         ; Q6    ; CLK        ;
; N/A   ; None         ; 11.697 ns  ; uPC:inst1|74161:inst|f74161:sub|99    ; PCO7  ; CPPC       ;
; N/A   ; None         ; 11.664 ns  ; Reg:inst4|inst1                       ; O7    ; CPMAR      ;
; N/A   ; None         ; 11.628 ns  ; uPC:inst1|74161:inst|f74161:sub|110   ; PCO8  ; CPPC       ;
; N/A   ; None         ; 11.619 ns  ; Reg:inst4|inst2                       ; O6    ; CPMAR      ;
; N/A   ; None         ; 11.550 ns  ; Reg:inst4|inst1                       ; O7    ; CLK        ;
; N/A   ; None         ; 11.505 ns  ; Reg:inst4|inst2                       ; O6    ; CLK        ;
; N/A   ; None         ; 11.356 ns  ; Reg:inst4|inst7                       ; MARO1 ; CPMAR      ;
; N/A   ; None         ; 11.309 ns  ; Reg:inst4|inst1                       ; MARO6 ; CPMAR      ;
; N/A   ; None         ; 11.298 ns  ; Reg:inst4|inst7                       ; O2    ; CPMAR      ;
; N/A   ; None         ; 11.293 ns  ; Reg:inst4|inst8                       ; MARO0 ; CPMAR      ;
; N/A   ; None         ; 11.281 ns  ; Reg:inst4|inst2                       ; MARO5 ; CPMAR      ;
; N/A   ; None         ; 11.262 ns  ; Reg:inst4|inst3                       ; O5    ; CPMAR      ;
; N/A   ; None         ; 11.242 ns  ; Reg:inst4|inst7                       ; MARO1 ; CLK        ;
; N/A   ; None         ; 11.239 ns  ; Reg:inst4|inst4                       ; O4    ; CPMAR      ;
; N/A   ; None         ; 11.195 ns  ; Reg:inst4|inst1                       ; MARO6 ; CLK        ;
; N/A   ; None         ; 11.184 ns  ; Reg:inst4|inst7                       ; O2    ; CLK        ;
; N/A   ; None         ; 11.179 ns  ; Reg:inst4|inst8                       ; MARO0 ; CLK        ;
; N/A   ; None         ; 11.173 ns  ; uPC:inst1|74161:inst1|f74161:sub|87   ; PCO2  ; CLK        ;
; N/A   ; None         ; 11.167 ns  ; Reg:inst4|inst2                       ; MARO5 ; CLK        ;
; N/A   ; None         ; 11.159 ns  ; uPC:inst1|74161:inst1|f74161:sub|9    ; PCO1  ; CLK        ;
; N/A   ; None         ; 11.158 ns  ; uPC:inst1|74161:inst1|f74161:sub|99   ; PCO3  ; CLK        ;
; N/A   ; None         ; 11.148 ns  ; Reg:inst4|inst3                       ; O5    ; CLK        ;
; N/A   ; None         ; 11.138 ns  ; uPC:inst1|74161:inst|f74161:sub|87    ; PCO6  ; CLK        ;
; N/A   ; None         ; 11.129 ns  ; uPC:inst1|74161:inst|f74161:sub|9     ; PCO5  ; CLK        ;
; N/A   ; None         ; 11.125 ns  ; Reg:inst4|inst4                       ; O4    ; CLK        ;
; N/A   ; None         ; 11.118 ns  ; uPC:inst1|74161:inst1|f74161:sub|110  ; PCO4  ; CLK        ;
; N/A   ; None         ; 10.945 ns  ; Reg:inst4|inst4                       ; MARO3 ; CPMAR      ;
; N/A   ; None         ; 10.943 ns  ; Reg:inst4|inst                        ; MARO7 ; CPMAR      ;
; N/A   ; None         ; 10.935 ns  ; Reg:inst4|inst5                       ; MARO2 ; CPMAR      ;
; N/A   ; None         ; 10.933 ns  ; Reg:inst4|inst3                       ; MARO4 ; CPMAR      ;
; N/A   ; None         ; 10.908 ns  ; Reg:inst4|inst5                       ; O3    ; CPMAR      ;
; N/A   ; None         ; 10.882 ns  ; Reg:inst4|inst8                       ; O1    ; CPMAR      ;
; N/A   ; None         ; 10.831 ns  ; Reg:inst4|inst4                       ; MARO3 ; CLK        ;
; N/A   ; None         ; 10.829 ns  ; Reg:inst4|inst                        ; MARO7 ; CLK        ;
; N/A   ; None         ; 10.821 ns  ; Reg:inst4|inst5                       ; MARO2 ; CLK        ;
; N/A   ; None         ; 10.819 ns  ; Reg:inst4|inst3                       ; MARO4 ; CLK        ;
; N/A   ; None         ; 10.794 ns  ; Reg:inst4|inst5                       ; O3    ; CLK        ;
; N/A   ; None         ; 10.776 ns  ; uPC:inst1|74161:inst|f74161:sub|99    ; PCO7  ; CLK        ;
; N/A   ; None         ; 10.768 ns  ; Reg:inst4|inst8                       ; O1    ; CLK        ;
; N/A   ; None         ; 10.707 ns  ; uPC:inst1|74161:inst|f74161:sub|110   ; PCO8  ; CLK        ;
; N/A   ; None         ; 9.576 ns   ; uPC:inst25|74161:inst|f74161:sub|110  ; RA7   ; CLK        ;
; N/A   ; None         ; 9.321 ns   ; uPC:inst25|74161:inst|f74161:sub|9    ; RA4   ; CLK        ;
; N/A   ; None         ; 9.292 ns   ; uPC:inst25|74161:inst|f74161:sub|87   ; RA5   ; CLK        ;
; N/A   ; None         ; 9.288 ns   ; uPC:inst25|74161:inst|f74161:sub|99   ; RA6   ; CLK        ;
; N/A   ; None         ; 9.232 ns   ; uPC:inst25|74161:inst1|f74161:sub|110 ; RA3   ; CLK        ;
; N/A   ; None         ; 9.110 ns   ; uPC:inst25|74161:inst1|f74161:sub|87  ; RA1   ; CLK        ;
; N/A   ; None         ; 8.916 ns   ; uPC:inst25|74161:inst1|f74161:sub|99  ; RA2   ; CLK        ;
; N/A   ; None         ; 8.861 ns   ; uPC:inst25|74161:inst1|f74161:sub|9   ; RA0   ; CLK        ;
+-------+--------------+------------+---------------------------------------+-------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 13.666 ns       ; XPC  ; O8    ;
; N/A   ; None              ; 13.199 ns       ; XMAR ; O8    ;
; N/A   ; None              ; 13.010 ns       ; XPC  ; O7    ;
; N/A   ; None              ; 12.965 ns       ; XPC  ; O6    ;
; N/A   ; None              ; 12.645 ns       ; XPC  ; O2    ;
; N/A   ; None              ; 12.549 ns       ; XMAR ; O7    ;
; N/A   ; None              ; 12.532 ns       ; XPC  ; O5    ;
; N/A   ; None              ; 12.505 ns       ; XPC  ; O4    ;
; N/A   ; None              ; 12.504 ns       ; XMAR ; O6    ;
; N/A   ; None              ; 12.216 ns       ; OE   ; Q8    ;
; N/A   ; None              ; 12.184 ns       ; XMAR ; O2    ;
; N/A   ; None              ; 12.179 ns       ; XPC  ; O3    ;
; N/A   ; None              ; 12.154 ns       ; XMAR ; O5    ;
; N/A   ; None              ; 12.150 ns       ; XPC  ; O1    ;
; N/A   ; None              ; 12.133 ns       ; XMAR ; O4    ;
; N/A   ; None              ; 11.876 ns       ; OE   ; Q7    ;
; N/A   ; None              ; 11.876 ns       ; OE   ; Q6    ;
; N/A   ; None              ; 11.863 ns       ; OE   ; Q5    ;
; N/A   ; None              ; 11.853 ns       ; OE   ; Q4    ;
; N/A   ; None              ; 11.800 ns       ; XMAR ; O3    ;
; N/A   ; None              ; 11.776 ns       ; XMAR ; O1    ;
; N/A   ; None              ; 11.501 ns       ; OE   ; Q2    ;
; N/A   ; None              ; 11.501 ns       ; OE   ; Q1    ;
; N/A   ; None              ; 11.488 ns       ; OE   ; Q3    ;
; N/A   ; None              ; 11.023 ns       ; rdi  ; rd    ;
; N/A   ; None              ; 10.872 ns       ; wri  ; wr    ;
; N/A   ; None              ; 6.950 ns        ; CLK  ; uRD   ;
; N/A   ; None              ; 6.949 ns        ; CLK  ; CPuIR ;
+-------+-------------------+-----------------+------+-------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To              ; To Clock ;
+---------------+-------------+-----------+------+-----------------+----------+
; N/A           ; None        ; 0.497 ns  ; Q6   ; 74374:inst|18   ; CPR      ;
; N/A           ; None        ; 0.490 ns  ; Q2   ; 74374:inst|14   ; CPR      ;
; N/A           ; None        ; 0.381 ns  ; Q6   ; 74374:inst|18   ; CLK      ;
; N/A           ; None        ; 0.374 ns  ; Q2   ; 74374:inst|14   ; CLK      ;
; N/A           ; None        ; 0.340 ns  ; Q5   ; 74374:inst|17   ; CPR      ;
; N/A           ; None        ; 0.224 ns  ; Q5   ; 74374:inst|17   ; CLK      ;
; N/A           ; None        ; 0.098 ns  ; Q4   ; 74374:inst|16   ; CPR      ;
; N/A           ; None        ; -0.018 ns ; Q4   ; 74374:inst|16   ; CLK      ;
; N/A           ; None        ; -0.052 ns ; Q1   ; 74374:inst|13   ; CPR      ;
; N/A           ; None        ; -0.075 ns ; Q3   ; 74374:inst|15   ; CPR      ;
; N/A           ; None        ; -0.168 ns ; Q1   ; 74374:inst|13   ; CLK      ;
; N/A           ; None        ; -0.191 ns ; Q3   ; 74374:inst|15   ; CLK      ;
; N/A           ; None        ; -0.478 ns ; Q7   ; 74374:inst|19   ; CPR      ;
; N/A           ; None        ; -0.527 ns ; Q8   ; 74374:inst|20   ; CPR      ;
; N/A           ; None        ; -0.594 ns ; Q7   ; 74374:inst|19   ; CLK      ;
; N/A           ; None        ; -0.643 ns ; Q8   ; 74374:inst|20   ; CLK      ;
; N/A           ; None        ; -1.929 ns ; Q3   ; Reg:inst4|inst5 ; CPMAR    ;
; N/A           ; None        ; -1.947 ns ; Q6   ; Reg:inst4|inst2 ; CPMAR    ;
; N/A           ; None        ; -1.951 ns ; Q5   ; Reg:inst4|inst3 ; CPMAR    ;
; N/A           ; None        ; -1.993 ns ; Q2   ; Reg:inst4|inst7 ; CPMAR    ;
; N/A           ; None        ; -2.043 ns ; Q3   ; Reg:inst4|inst5 ; CLK      ;
; N/A           ; None        ; -2.061 ns ; Q6   ; Reg:inst4|inst2 ; CLK      ;
; N/A           ; None        ; -2.065 ns ; Q5   ; Reg:inst4|inst3 ; CLK      ;
; N/A           ; None        ; -2.107 ns ; Q2   ; Reg:inst4|inst7 ; CLK      ;
; N/A           ; None        ; -2.372 ns ; Q7   ; Reg:inst4|inst1 ; CPMAR    ;
; N/A           ; None        ; -2.372 ns ; Q4   ; Reg:inst4|inst4 ; CPMAR    ;
; N/A           ; None        ; -2.486 ns ; Q7   ; Reg:inst4|inst1 ; CLK      ;
; N/A           ; None        ; -2.486 ns ; Q4   ; Reg:inst4|inst4 ; CLK      ;
; N/A           ; None        ; -2.735 ns ; Q1   ; Reg:inst4|inst8 ; CPMAR    ;
; N/A           ; None        ; -2.763 ns ; Q8   ; Reg:inst4|inst  ; CPMAR    ;
; N/A           ; None        ; -2.849 ns ; Q1   ; Reg:inst4|inst8 ; CLK      ;
; N/A           ; None        ; -2.877 ns ; Q8   ; Reg:inst4|inst  ; CLK      ;
+---------------+-------------+-----------+------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue Oct 17 09:20:41 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EXP2 -c EXP2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CPMAR" is an undefined clock
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "CPR" is an undefined clock
    Info: Assuming node "CPPC" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst24" as buffer
    Info: Detected gated clock "inst18" as buffer
    Info: Detected gated clock "inst19" as buffer
Info: No valid register-to-register data paths exist for clock "CPMAR"
Info: Clock "CLK" Internal fmax is restricted to 340.02 MHz between source register "uPC:inst1|74161:inst|f74161:sub|9" and destination register "uPC:inst1|74161:inst|f74161:sub|110"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.580 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y16_N23; Fanout = 6; REG Node = 'uPC:inst1|74161:inst|f74161:sub|9'
            Info: 2: + IC(0.777 ns) + CELL(0.651 ns) = 1.428 ns; Loc. = LCCOMB_X29_Y16_N6; Fanout = 1; COMB Node = 'uPC:inst1|74161:inst|f74161:sub|110~6'
            Info: 3: + IC(0.393 ns) + CELL(0.651 ns) = 2.472 ns; Loc. = LCCOMB_X29_Y16_N30; Fanout = 1; COMB Node = 'uPC:inst1|74161:inst|f74161:sub|110~7'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.580 ns; Loc. = LCFF_X29_Y16_N31; Fanout = 3; REG Node = 'uPC:inst1|74161:inst|f74161:sub|110'
            Info: Total cell delay = 1.410 ns ( 54.65 % )
            Info: Total interconnect delay = 1.170 ns ( 45.35 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 5.977 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'
                Info: 2: + IC(1.460 ns) + CELL(0.370 ns) = 2.980 ns; Loc. = LCCOMB_X28_Y10_N18; Fanout = 1; COMB Node = 'inst24'
                Info: 3: + IC(1.403 ns) + CELL(0.000 ns) = 4.383 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst24~clkctrl'
                Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 5.977 ns; Loc. = LCFF_X29_Y16_N31; Fanout = 3; REG Node = 'uPC:inst1|74161:inst|f74161:sub|110'
                Info: Total cell delay = 2.186 ns ( 36.57 % )
                Info: Total interconnect delay = 3.791 ns ( 63.43 % )
            Info: - Longest clock path from clock "CLK" to source register is 5.977 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'
                Info: 2: + IC(1.460 ns) + CELL(0.370 ns) = 2.980 ns; Loc. = LCCOMB_X28_Y10_N18; Fanout = 1; COMB Node = 'inst24'
                Info: 3: + IC(1.403 ns) + CELL(0.000 ns) = 4.383 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst24~clkctrl'
                Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 5.977 ns; Loc. = LCFF_X29_Y16_N23; Fanout = 6; REG Node = 'uPC:inst1|74161:inst|f74161:sub|9'
                Info: Total cell delay = 2.186 ns ( 36.57 % )
                Info: Total interconnect delay = 3.791 ns ( 63.43 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: No valid register-to-register data paths exist for clock "CPR"
Info: Clock "CPPC" has Internal fmax of 351.62 MHz between source register "uPC:inst1|74161:inst|f74161:sub|9" and destination register "uPC:inst1|74161:inst|f74161:sub|110" (period= 2.844 ns)
    Info: + Longest register to register delay is 2.580 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y16_N23; Fanout = 6; REG Node = 'uPC:inst1|74161:inst|f74161:sub|9'
        Info: 2: + IC(0.777 ns) + CELL(0.651 ns) = 1.428 ns; Loc. = LCCOMB_X29_Y16_N6; Fanout = 1; COMB Node = 'uPC:inst1|74161:inst|f74161:sub|110~6'
        Info: 3: + IC(0.393 ns) + CELL(0.651 ns) = 2.472 ns; Loc. = LCCOMB_X29_Y16_N30; Fanout = 1; COMB Node = 'uPC:inst1|74161:inst|f74161:sub|110~7'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.580 ns; Loc. = LCFF_X29_Y16_N31; Fanout = 3; REG Node = 'uPC:inst1|74161:inst|f74161:sub|110'
        Info: Total cell delay = 1.410 ns ( 54.65 % )
        Info: Total interconnect delay = 1.170 ns ( 45.35 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CPPC" to destination register is 6.898 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'CPPC'
            Info: 2: + IC(2.294 ns) + CELL(0.623 ns) = 3.901 ns; Loc. = LCCOMB_X28_Y10_N18; Fanout = 1; COMB Node = 'inst24'
            Info: 3: + IC(1.403 ns) + CELL(0.000 ns) = 5.304 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst24~clkctrl'
            Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 6.898 ns; Loc. = LCFF_X29_Y16_N31; Fanout = 3; REG Node = 'uPC:inst1|74161:inst|f74161:sub|110'
            Info: Total cell delay = 2.273 ns ( 32.95 % )
            Info: Total interconnect delay = 4.625 ns ( 67.05 % )
        Info: - Longest clock path from clock "CPPC" to source register is 6.898 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'CPPC'
            Info: 2: + IC(2.294 ns) + CELL(0.623 ns) = 3.901 ns; Loc. = LCCOMB_X28_Y10_N18; Fanout = 1; COMB Node = 'inst24'
            Info: 3: + IC(1.403 ns) + CELL(0.000 ns) = 5.304 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst24~clkctrl'
            Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 6.898 ns; Loc. = LCFF_X29_Y16_N23; Fanout = 6; REG Node = 'uPC:inst1|74161:inst|f74161:sub|9'
            Info: Total cell delay = 2.273 ns ( 32.95 % )
            Info: Total interconnect delay = 4.625 ns ( 67.05 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "Reg:inst4|inst" (data pin = "Q8", clock pin = "CLK") is 3.143 ns
    Info: + Longest pin to register delay is 9.086 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_201; Fanout = 1; PIN Node = 'Q8'
        Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X3_Y19_N2; Fanout = 2; COMB Node = 'Q8~0'
        Info: 3: + IC(7.632 ns) + CELL(0.460 ns) = 9.086 ns; Loc. = LCFF_X29_Y14_N7; Fanout = 2; REG Node = 'Reg:inst4|inst'
        Info: Total cell delay = 1.454 ns ( 16.00 % )
        Info: Total interconnect delay = 7.632 ns ( 84.00 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 5.903 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'
        Info: 2: + IC(1.458 ns) + CELL(0.370 ns) = 2.978 ns; Loc. = LCCOMB_X28_Y10_N0; Fanout = 1; COMB Node = 'inst19'
        Info: 3: + IC(1.340 ns) + CELL(0.000 ns) = 4.318 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst19~clkctrl'
        Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 5.903 ns; Loc. = LCFF_X29_Y14_N7; Fanout = 2; REG Node = 'Reg:inst4|inst'
        Info: Total cell delay = 2.186 ns ( 37.03 % )
        Info: Total interconnect delay = 3.717 ns ( 62.97 % )
Info: tco from clock "CPPC" to destination pin "O8" through register "uPC:inst1|74161:inst|f74161:sub|110" is 14.923 ns
    Info: + Longest clock path from clock "CPPC" to source register is 6.898 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 1; CLK Node = 'CPPC'
        Info: 2: + IC(2.294 ns) + CELL(0.623 ns) = 3.901 ns; Loc. = LCCOMB_X28_Y10_N18; Fanout = 1; COMB Node = 'inst24'
        Info: 3: + IC(1.403 ns) + CELL(0.000 ns) = 5.304 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst24~clkctrl'
        Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 6.898 ns; Loc. = LCFF_X29_Y16_N31; Fanout = 3; REG Node = 'uPC:inst1|74161:inst|f74161:sub|110'
        Info: Total cell delay = 2.273 ns ( 32.95 % )
        Info: Total interconnect delay = 4.625 ns ( 67.05 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 7.721 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y16_N31; Fanout = 3; REG Node = 'uPC:inst1|74161:inst|f74161:sub|110'
        Info: 2: + IC(1.494 ns) + CELL(0.624 ns) = 2.118 ns; Loc. = LCCOMB_X29_Y14_N6; Fanout = 1; COMB Node = 'selector:inst3|inst34'
        Info: 3: + IC(2.337 ns) + CELL(3.266 ns) = 7.721 ns; Loc. = PIN_179; Fanout = 0; PIN Node = 'O8'
        Info: Total cell delay = 3.890 ns ( 50.38 % )
        Info: Total interconnect delay = 3.831 ns ( 49.62 % )
Info: Longest tpd from source pin "XPC" to destination pin "O8" is 13.666 ns
    Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; PIN Node = 'XPC'
    Info: 2: + IC(6.419 ns) + CELL(0.650 ns) = 8.063 ns; Loc. = LCCOMB_X29_Y14_N6; Fanout = 1; COMB Node = 'selector:inst3|inst34'
    Info: 3: + IC(2.337 ns) + CELL(3.266 ns) = 13.666 ns; Loc. = PIN_179; Fanout = 0; PIN Node = 'O8'
    Info: Total cell delay = 4.910 ns ( 35.93 % )
    Info: Total interconnect delay = 8.756 ns ( 64.07 % )
Info: th for register "74374:inst|18" (data pin = "Q6", clock pin = "CPR") is 0.497 ns
    Info: + Longest clock path from clock "CPR" to destination register is 7.399 ns
        Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 1; CLK Node = 'CPR'
        Info: 2: + IC(1.930 ns) + CELL(0.370 ns) = 3.264 ns; Loc. = LCCOMB_X28_Y10_N4; Fanout = 1; COMB Node = 'inst18'
        Info: 3: + IC(2.551 ns) + CELL(0.000 ns) = 5.815 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst18~clkctrl'
        Info: 4: + IC(0.918 ns) + CELL(0.666 ns) = 7.399 ns; Loc. = LCFF_X3_Y17_N9; Fanout = 1; REG Node = '74374:inst|18'
        Info: Total cell delay = 2.000 ns ( 27.03 % )
        Info: Total interconnect delay = 5.399 ns ( 72.97 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.208 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_199; Fanout = 1; PIN Node = 'Q6'
        Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X3_Y19_N0; Fanout = 2; COMB Node = 'Q6~0'
        Info: 3: + IC(5.754 ns) + CELL(0.460 ns) = 7.208 ns; Loc. = LCFF_X3_Y17_N9; Fanout = 1; REG Node = '74374:inst|18'
        Info: Total cell delay = 1.454 ns ( 20.17 % )
        Info: Total interconnect delay = 5.754 ns ( 79.83 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 211 megabytes
    Info: Processing ended: Tue Oct 17 09:20:41 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


