<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/stm32l1/cpu.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_47dfb6a83550221192b29f122e7f4a30.html">stm32l1</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cpu.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32l1_2cpu_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2014 Freie Universit√§t Berlin</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser General</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Public License v2.1. See the file LICENSE in the top level directory for more</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;cpu.h&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;board.h&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;periph_conf.h&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="init_8h.html">periph/init.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* Check the source to be used for the PLL */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#if defined(CLOCK_HSI) &amp;&amp; defined(CLOCK_HSE)</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#error &quot;Only provide one of two CLOCK_HSI/CLOCK_HSE&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#elif CLOCK_HSI</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define CLOCK_CR_SOURCE            RCC_CR_HSION</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define CLOCK_CR_SOURCE_RDY        RCC_CR_HSIRDY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define CLOCK_PLL_SOURCE           RCC_CFGR_PLLSRC_HSI</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#elif CLOCK_HSE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define CLOCK_CR_SOURCE            RCC_CR_HSEON</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define CLOCK_CR_SOURCE_RDY        RCC_CR_HSERDY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define CLOCK_PLL_SOURCE           RCC_CFGR_PLLSRC_HSE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#error &quot;Please provide CLOCK_HSI or CLOCK_HSE in boards/NAME/includes/perhip_cpu.h&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="lpc11u34_2cpu_8c.html#a77a5156421b30155252c84627925814b">clk_init</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group__cpu__cortexm__common.html#ga560ad8614ae03841a10b489f4370bc51">   44</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cpu__cortexm__common.html#ga560ad8614ae03841a10b489f4370bc51">cpu_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;{</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="comment">/* initialize the Cortex-M core */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <a class="code" href="group__cpu__cortexm__common.html#ga618ef3d6a7eede1d913eff0873ff9012">cortexm_init</a>();</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="comment">/* initialize system clocks */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <a class="code" href="lpc11u34_2cpu_8c.html#a77a5156421b30155252c84627925814b">clk_init</a>();</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="comment">/* trigger static peripheral initialization */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <a class="code" href="group__drivers__periph__init.html#ga2cd4bdd061501508fe71aa672f690e81">periph_init</a>();</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;}</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="lpc11u34_2cpu_8c.html#a77a5156421b30155252c84627925814b">clk_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;{</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="comment">/* Reset the RCC clock configuration to the default reset state(for debug purpose) */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="comment">/* Set MSION bit */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="comment">/* Reset SW, HPRE, PPRE1, PPRE2, MCOSEL and MCOPRE bits */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= ~(<a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="comment">/* Reset HSION, HSEON, CSSON and PLLON bits */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= ~(<a class="code" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="comment">/* Disable all interrupts */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR = 0x0;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="comment">/* SYSCLK, HCLK, PCLK2 and PCLK1 configuration */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="comment">/* Enable high speed clock source */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= CLOCK_CR_SOURCE;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="comment">/* Wait till the high speed clock source is ready</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">     * NOTE: the MCU will stay here forever if you use an external clock source and it&#39;s not connected */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordflow">while</span> (!(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; CLOCK_CR_SOURCE_RDY)) {}</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <a class="code" href="cc26x0__vims_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= <a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#gac469106633ce3df56306668ff4da0451">FLASH_ACR_ACC64</a>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="comment">/* Enable Prefetch Buffer */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="cc26x0__vims_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="comment">/* Flash 1 wait state */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="cc26x0__vims_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR |= <a class="code" href="boards_2f4vi1_2include_2periph__conf_8h.html#a25567390a2e71de9019f56ac31cebc2a">CLOCK_FLASH_LATENCY</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="comment">/* Power enable */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="cpu__common_8c.html#a8e041ea8d5deb05257048da1642d36ce">periph_clk_en</a>(<a class="code" href="stm32__common_2include_2periph__cpu__common_8h.html#afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45">APB1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="comment">/* Select the Voltage Range 1 (1.8 V) */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR = <a class="code" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</a>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="comment">/* Wait Until the Voltage Regulator is ready */</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR &amp; <a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1">PWR_CSR_VOSF</a>) != 0) {}</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="comment">/* HCLK = SYSCLK */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="boards_2f4vi1_2include_2periph__conf_8h.html#a11f66224742678d401efba36fb4d9164">CLOCK_AHB_DIV</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="comment">/* PCLK2 = HCLK */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="boards_2f4vi1_2include_2periph__conf_8h.html#a34259b3a8aae08bd77bab9cecdf1398e">CLOCK_APB2_DIV</a>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">/* PCLK1 = HCLK */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="boards_2f4vi1_2include_2periph__conf_8h.html#a2cad8e54e6cdecca5c8a58a411ef5a93">CLOCK_APB1_DIV</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="comment">/*  PLL configuration: PLLCLK = CLOCK_SOURCE / PLL_DIV * PLL_MUL */</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= ~((uint32_t)(<a class="code" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code" href="group__cpu__specific___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>));</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)(CLOCK_PLL_SOURCE | <a class="code" href="boards_2arduino-due_2include_2periph__conf_8h.html#ad7c20feb5ba29cd3c6479fa74db3bbb0">CLOCK_PLL_DIV</a> | <a class="code" href="boards_2arduino-due_2include_2periph__conf_8h.html#a902a38d6dfe9bc80271132ace0d1ca69">CLOCK_PLL_MUL</a>);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="comment">/* Enable PLL */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="comment">/* Wait till PLL is ready */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == 0) {}</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="comment">/* Select PLL as system clock source */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= ~((uint32_t)(<a class="code" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>));</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR |= (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="comment">/* Wait till PLL is used as system clock source */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">while</span> ((<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; (uint32_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>) != <a class="code" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>) {}</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;}</div><div class="ttc" id="cpu__common_8c_html_a8e041ea8d5deb05257048da1642d36ce"><div class="ttname"><a href="cpu__common_8c.html#a8e041ea8d5deb05257048da1642d36ce">periph_clk_en</a></div><div class="ttdeci">void periph_clk_en(bus_t bus, uint32_t mask)</div><div class="ttdoc">Enable the given peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__common_8c_source.html#l00037">cpu_common.c:37</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02790">stm32f030x8.h:2790</a></div></div>
<div class="ttc" id="boards_2f4vi1_2include_2periph__conf_8h_html_a11f66224742678d401efba36fb4d9164"><div class="ttname"><a href="boards_2f4vi1_2include_2periph__conf_8h.html#a11f66224742678d401efba36fb4d9164">CLOCK_AHB_DIV</a></div><div class="ttdeci">#define CLOCK_AHB_DIV</div><div class="ttdef"><b>Definition:</b> <a href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00042">periph_conf.h:42</a></div></div>
<div class="ttc" id="init_8h_html"><div class="ttname"><a href="init_8h.html">init.h</a></div><div class="ttdoc">Common peripheral driver initialization interface. </div></div>
<div class="ttc" id="boards_2arduino-due_2include_2periph__conf_8h_html_a902a38d6dfe9bc80271132ace0d1ca69"><div class="ttname"><a href="boards_2arduino-due_2include_2periph__conf_8h.html#a902a38d6dfe9bc80271132ace0d1ca69">CLOCK_PLL_MUL</a></div><div class="ttdeci">#define CLOCK_PLL_MUL</div><div class="ttdef"><b>Definition:</b> <a href="boards_2arduino-due_2include_2periph__conf_8h_source.html#l00043">periph_conf.h:43</a></div></div>
<div class="ttc" id="cc26x0__vims_8h_html_a844ea28ba1e0a5a0e497f16b61ea306b"><div class="ttname"><a href="cc26x0__vims_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a></div><div class="ttdeci">#define FLASH</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__vims_8h_source.html#l00180">cc26x0_vims.h:180</a></div></div>
<div class="ttc" id="boards_2f4vi1_2include_2periph__conf_8h_html_a34259b3a8aae08bd77bab9cecdf1398e"><div class="ttname"><a href="boards_2f4vi1_2include_2periph__conf_8h.html#a34259b3a8aae08bd77bab9cecdf1398e">CLOCK_APB2_DIV</a></div><div class="ttdeci">#define CLOCK_APB2_DIV</div><div class="ttdef"><b>Definition:</b> <a href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00043">periph_conf.h:43</a></div></div>
<div class="ttc" id="group__cpu__specific___peripheral___registers___bits___definition_html_gad6d1731e7b6bfda6962dcef892cfdede"><div class="ttname"><a href="group__cpu__specific___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a></div><div class="ttdeci">#define RCC_CFGR_PLLDIV</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l03566">stm32l1xx.h:3566</a></div></div>
<div class="ttc" id="stm32__common_2include_2periph__cpu__common_8h_html_afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45"><div class="ttname"><a href="stm32__common_2include_2periph__cpu__common_8h.html#afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45">APB1</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32__common_2include_2periph__cpu__common_8h_source.html#l00058">periph_cpu_common.h:58</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02775">stm32f030x8.h:2775</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02860">stm32f030x8.h:2860</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2c67e2279804a83ef24438267d9d4a6c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SWS_PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02807">stm32f030x8.h:2807</a></div></div>
<div class="ttc" id="lpc11u34_2cpu_8c_html_a77a5156421b30155252c84627925814b"><div class="ttname"><a href="lpc11u34_2cpu_8c.html#a77a5156421b30155252c84627925814b">clk_init</a></div><div class="ttdeci">void clk_init(void)</div><div class="ttdoc">Initialize the CPU clock. </div><div class="ttdef"><b>Definition:</b> <a href="lpc11u34_2cpu_8c_source.html#l00039">cpu.c:39</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00543">stm32f030x8.h:543</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga27b4e08a8936aa9828c5d683fde2fb59"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</a></div><div class="ttdeci">#define PWR_CR_VOS_0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f401xe_8h_source.html#l02138">stm32f401xe.h:2138</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga082e7e91fffee86db39676396d01a8e0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a></div><div class="ttdeci">#define FLASH_ACR_PRFTEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f205xx_8h_source.html#l03187">stm32f205xx.h:3187</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga04651c526497822a859942b928e57f8e"><div class="ttname"><a href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a></div><div class="ttdeci">#define PWR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00521">stm32f030x8.h:521</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacc05308869ad055e1e6f2c32d738aecd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a></div><div class="ttdeci">#define RCC_CR_CSSON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02778">stm32f030x8.h:2778</a></div></div>
<div class="ttc" id="group__drivers__periph__init_html_ga2cd4bdd061501508fe71aa672f690e81"><div class="ttname"><a href="group__drivers__periph__init.html#ga2cd4bdd061501508fe71aa672f690e81">periph_init</a></div><div class="ttdeci">void periph_init(void)</div><div class="ttdoc">Common peripheral initialization function. </div><div class="ttdef"><b>Definition:</b> <a href="init_8c_source.html#l00023">init.c:23</a></div></div>
<div class="ttc" id="group__cpu__specific___peripheral___registers___bits___definition_html_gac469106633ce3df56306668ff4da0451"><div class="ttname"><a href="group__cpu__specific___peripheral___registers___bits___definition.html#gac469106633ce3df56306668ff4da0451">FLASH_ACR_ACC64</a></div><div class="ttdeci">#define FLASH_ACR_ACC64</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l02423">stm32l1xx.h:2423</a></div></div>
<div class="ttc" id="group__cpu__cortexm__common_html_ga560ad8614ae03841a10b489f4370bc51"><div class="ttname"><a href="group__cpu__cortexm__common.html#ga560ad8614ae03841a10b489f4370bc51">cpu_init</a></div><div class="ttdeci">void cpu_init(void)</div><div class="ttdoc">Initialize the CPU, set IRQ priorities. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2cpu_8c_source.html#l00026">cpu.c:26</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02769">stm32f030x8.h:2769</a></div></div>
<div class="ttc" id="group__cpu__specific___peripheral___registers___bits___definition_html_ga760e9fa30782fc54fec0b0f886eda0f1"><div class="ttname"><a href="group__cpu__specific___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1">PWR_CSR_VOSF</a></div><div class="ttdeci">#define PWR_CSR_VOSF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l03433">stm32l1xx.h:3433</a></div></div>
<div class="ttc" id="group__cpu__cortexm__common_html_ga618ef3d6a7eede1d913eff0873ff9012"><div class="ttname"><a href="group__cpu__cortexm__common.html#ga618ef3d6a7eede1d913eff0873ff9012">cortexm_init</a></div><div class="ttdeci">void cortexm_init(void)</div><div class="ttdoc">Initialize Cortex-M specific core parts of the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cortexm__init_8c_source.html#l00029">cortexm_init.c:29</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga538fd5df8d890696483a0e901d739309"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02873">stm32f030x8.h:2873</a></div></div>
<div class="ttc" id="boards_2f4vi1_2include_2periph__conf_8h_html_a2cad8e54e6cdecca5c8a58a411ef5a93"><div class="ttname"><a href="boards_2f4vi1_2include_2periph__conf_8h.html#a2cad8e54e6cdecca5c8a58a411ef5a93">CLOCK_APB1_DIV</a></div><div class="ttdeci">#define CLOCK_APB1_DIV</div><div class="ttdef"><b>Definition:</b> <a href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00044">periph_conf.h:44</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga87389cacb2eaf53730da13a2a33cd487"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SW_PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02796">stm32f030x8.h:2796</a></div></div>
<div class="ttc" id="boards_2f4vi1_2include_2periph__conf_8h_html_a25567390a2e71de9019f56ac31cebc2a"><div class="ttname"><a href="boards_2f4vi1_2include_2periph__conf_8h.html#a25567390a2e71de9019f56ac31cebc2a">CLOCK_FLASH_LATENCY</a></div><div class="ttdeci">#define CLOCK_FLASH_LATENCY</div><div class="ttdef"><b>Definition:</b> <a href="boards_2f4vi1_2include_2periph__conf_8h_source.html#l00045">periph_conf.h:45</a></div></div>
<div class="ttc" id="boards_2arduino-due_2include_2periph__conf_8h_html_ad7c20feb5ba29cd3c6479fa74db3bbb0"><div class="ttname"><a href="boards_2arduino-due_2include_2periph__conf_8h.html#ad7c20feb5ba29cd3c6479fa74db3bbb0">CLOCK_PLL_DIV</a></div><div class="ttdeci">#define CLOCK_PLL_DIV</div><div class="ttdef"><b>Definition:</b> <a href="boards_2arduino-due_2include_2periph__conf_8h_source.html#l00044">periph_conf.h:44</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02801">stm32f030x8.h:2801</a></div></div>
<div class="ttc" id="group__cpu__specific___peripheral___registers___bits___definition_html_gaee09fff7bffaaabc64d99627f2249795"><div class="ttname"><a href="group__cpu__specific___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a></div><div class="ttdeci">#define RCC_CR_MSION</div><div class="ttdef"><b>Definition:</b> <a href="stm32l1xx_8h_source.html#l03449">stm32l1xx.h:3449</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02784">stm32f030x8.h:2784</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02741">stm32f030x8.h:2741</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5c19997ccd28464b80a7c3325da0ca60"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a></div><div class="ttdeci">#define RCC_APB1ENR_PWREN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03142">stm32f030x8.h:3142</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l02781">stm32f030x8.h:2781</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:56:58 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
