{
  "design": {
    "design_info": {
      "boundary_crc": "0x8FECA950C273B232",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../acoustics-v2-zybo.gen/sources_1/bd/AGC",
      "name": "AGC",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "LTC2315_Driver_Wrapp_0": "",
      "clk_wiz_0": "",
      "xlconstant_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "ports": {
      "data": {
        "type": "data",
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "sck": {
        "type": "clk",
        "direction": "O"
      },
      "miso": {
        "direction": "I"
      },
      "cs": {
        "direction": "O"
      },
      "valid": {
        "direction": "O"
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "LTC2315_Driver_Wrapp_0": {
        "vlnv": "xilinx.com:module_ref:LTC2315_Driver_Wrapper:1.0",
        "ip_revision": "1",
        "xci_name": "AGC_LTC2315_Driver_Wrapp_0_0",
        "xci_path": "ip\\AGC_LTC2315_Driver_Wrapp_0_0\\AGC_LTC2315_Driver_Wrapp_0_0.xci",
        "inst_hier_path": "LTC2315_Driver_Wrapp_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "LTC2315_Driver_Wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "enable": {
            "direction": "I"
          },
          "reset_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "87500000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "data": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "valid": {
            "direction": "O"
          },
          "miso": {
            "direction": "I"
          },
          "sck": {
            "direction": "O"
          },
          "cs": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "AGC_clk_wiz_0_0",
        "xci_path": "ip\\AGC_clk_wiz_0_0\\AGC_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "257.981"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "254.101"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "87.5"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "35"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "2"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "false"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "AGC_xlconstant_0_0",
        "xci_path": "ip\\AGC_xlconstant_0_0\\AGC_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      }
    },
    "nets": {
      "LTC2315_Driver_Wrapp_0_cs": {
        "ports": [
          "LTC2315_Driver_Wrapp_0/cs",
          "cs"
        ]
      },
      "LTC2315_Driver_Wrapp_0_data": {
        "ports": [
          "LTC2315_Driver_Wrapp_0/data",
          "data"
        ]
      },
      "LTC2315_Driver_Wrapp_0_sck": {
        "ports": [
          "LTC2315_Driver_Wrapp_0/sck",
          "sck"
        ]
      },
      "LTC2315_Driver_Wrapp_0_valid": {
        "ports": [
          "LTC2315_Driver_Wrapp_0/valid",
          "valid"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "LTC2315_Driver_Wrapp_0/clk"
        ]
      },
      "miso_1": {
        "ports": [
          "miso",
          "LTC2315_Driver_Wrapp_0/miso"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "LTC2315_Driver_Wrapp_0/reset_n",
          "clk_wiz_0/resetn"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "LTC2315_Driver_Wrapp_0/enable"
        ]
      }
    }
  }
}