#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1efbd10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f45fc0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1efa040 .functor NOT 1, L_0x1f80f00, C4<0>, C4<0>, C4<0>;
L_0x1f80cb0 .functor XOR 8, L_0x1f80a50, L_0x1f80c10, C4<00000000>, C4<00000000>;
L_0x1f80df0 .functor XOR 8, L_0x1f80cb0, L_0x1f80d20, C4<00000000>, C4<00000000>;
v0x1f6e080_0 .net *"_ivl_10", 7 0, L_0x1f80d20;  1 drivers
v0x1f6e180_0 .net *"_ivl_12", 7 0, L_0x1f80df0;  1 drivers
v0x1f6e260_0 .net *"_ivl_2", 7 0, L_0x1f809b0;  1 drivers
v0x1f6e320_0 .net *"_ivl_4", 7 0, L_0x1f80a50;  1 drivers
v0x1f6e400_0 .net *"_ivl_6", 7 0, L_0x1f80c10;  1 drivers
v0x1f6e530_0 .net *"_ivl_8", 7 0, L_0x1f80cb0;  1 drivers
v0x1f6e610_0 .net "areset", 0 0, L_0x1efa450;  1 drivers
v0x1f6e6b0_0 .var "clk", 0 0;
v0x1f6e750_0 .net "predict_history_dut", 6 0, v0x1f6cde0_0;  1 drivers
v0x1f6e810_0 .net "predict_history_ref", 6 0, L_0x1f701b0;  1 drivers
v0x1f6e8b0_0 .net "predict_pc", 6 0, L_0x1f6f440;  1 drivers
v0x1f6e950_0 .net "predict_taken_dut", 0 0, L_0x1f13cf0;  1 drivers
v0x1f6e9f0_0 .net "predict_taken_ref", 0 0, L_0x1f6fff0;  1 drivers
v0x1f6ea90_0 .net "predict_valid", 0 0, v0x1f6add0_0;  1 drivers
v0x1f6eb30_0 .var/2u "stats1", 223 0;
v0x1f6ebd0_0 .var/2u "strobe", 0 0;
v0x1f6ec90_0 .net "tb_match", 0 0, L_0x1f80f00;  1 drivers
v0x1f6ee40_0 .net "tb_mismatch", 0 0, L_0x1efa040;  1 drivers
v0x1f6eee0_0 .net "train_history", 6 0, L_0x1f6f9f0;  1 drivers
v0x1f6efa0_0 .net "train_mispredicted", 0 0, L_0x1f6f890;  1 drivers
v0x1f6f040_0 .net "train_pc", 6 0, L_0x1f6fb80;  1 drivers
v0x1f6f100_0 .net "train_taken", 0 0, L_0x1f6f670;  1 drivers
v0x1f6f1a0_0 .net "train_valid", 0 0, v0x1f6b750_0;  1 drivers
v0x1f6f240_0 .net "wavedrom_enable", 0 0, v0x1f6b820_0;  1 drivers
v0x1f6f2e0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1f6b8c0_0;  1 drivers
v0x1f6f380_0 .net "wavedrom_title", 511 0, v0x1f6b9a0_0;  1 drivers
L_0x1f809b0 .concat [ 7 1 0 0], L_0x1f701b0, L_0x1f6fff0;
L_0x1f80a50 .concat [ 7 1 0 0], L_0x1f701b0, L_0x1f6fff0;
L_0x1f80c10 .concat [ 7 1 0 0], v0x1f6cde0_0, L_0x1f13cf0;
L_0x1f80d20 .concat [ 7 1 0 0], L_0x1f701b0, L_0x1f6fff0;
L_0x1f80f00 .cmp/eeq 8, L_0x1f809b0, L_0x1f80df0;
S_0x1f41500 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1f45fc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1efdde0 .param/l "LNT" 0 3 22, C4<01>;
P_0x1efde20 .param/l "LT" 0 3 22, C4<10>;
P_0x1efde60 .param/l "SNT" 0 3 22, C4<00>;
P_0x1efdea0 .param/l "ST" 0 3 22, C4<11>;
P_0x1efdee0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1efa930 .functor XOR 7, v0x1f68f70_0, L_0x1f6f440, C4<0000000>, C4<0000000>;
L_0x1f250e0 .functor XOR 7, L_0x1f6f9f0, L_0x1f6fb80, C4<0000000>, C4<0000000>;
v0x1f387e0_0 .net *"_ivl_11", 0 0, L_0x1f6ff00;  1 drivers
L_0x7f3400b411c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f38ab0_0 .net *"_ivl_12", 0 0, L_0x7f3400b411c8;  1 drivers
L_0x7f3400b41210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1efa0b0_0 .net *"_ivl_16", 6 0, L_0x7f3400b41210;  1 drivers
v0x1efa2f0_0 .net *"_ivl_4", 1 0, L_0x1f6fd10;  1 drivers
v0x1efa4c0_0 .net *"_ivl_6", 8 0, L_0x1f6fe10;  1 drivers
L_0x7f3400b41180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1efaa20_0 .net *"_ivl_9", 1 0, L_0x7f3400b41180;  1 drivers
v0x1f68c50_0 .net "areset", 0 0, L_0x1efa450;  alias, 1 drivers
v0x1f68d10_0 .net "clk", 0 0, v0x1f6e6b0_0;  1 drivers
v0x1f68dd0 .array "pht", 0 127, 1 0;
v0x1f68e90_0 .net "predict_history", 6 0, L_0x1f701b0;  alias, 1 drivers
v0x1f68f70_0 .var "predict_history_r", 6 0;
v0x1f69050_0 .net "predict_index", 6 0, L_0x1efa930;  1 drivers
v0x1f69130_0 .net "predict_pc", 6 0, L_0x1f6f440;  alias, 1 drivers
v0x1f69210_0 .net "predict_taken", 0 0, L_0x1f6fff0;  alias, 1 drivers
v0x1f692d0_0 .net "predict_valid", 0 0, v0x1f6add0_0;  alias, 1 drivers
v0x1f69390_0 .net "train_history", 6 0, L_0x1f6f9f0;  alias, 1 drivers
v0x1f69470_0 .net "train_index", 6 0, L_0x1f250e0;  1 drivers
v0x1f69550_0 .net "train_mispredicted", 0 0, L_0x1f6f890;  alias, 1 drivers
v0x1f69610_0 .net "train_pc", 6 0, L_0x1f6fb80;  alias, 1 drivers
v0x1f696f0_0 .net "train_taken", 0 0, L_0x1f6f670;  alias, 1 drivers
v0x1f697b0_0 .net "train_valid", 0 0, v0x1f6b750_0;  alias, 1 drivers
E_0x1f0a970 .event posedge, v0x1f68c50_0, v0x1f68d10_0;
L_0x1f6fd10 .array/port v0x1f68dd0, L_0x1f6fe10;
L_0x1f6fe10 .concat [ 7 2 0 0], L_0x1efa930, L_0x7f3400b41180;
L_0x1f6ff00 .part L_0x1f6fd10, 1, 1;
L_0x1f6fff0 .functor MUXZ 1, L_0x7f3400b411c8, L_0x1f6ff00, v0x1f6add0_0, C4<>;
L_0x1f701b0 .functor MUXZ 7, L_0x7f3400b41210, v0x1f68f70_0, v0x1f6add0_0, C4<>;
S_0x1f410f0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 30, 3 30 0, S_0x1f41500;
 .timescale -12 -12;
v0x1f383c0_0 .var/i "i", 31 0;
S_0x1f699d0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1f45fc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1f69b80 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1efa450 .functor BUFZ 1, v0x1f6aea0_0, C4<0>, C4<0>, C4<0>;
L_0x7f3400b410a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f6a660_0 .net *"_ivl_10", 0 0, L_0x7f3400b410a8;  1 drivers
L_0x7f3400b410f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1f6a740_0 .net *"_ivl_14", 6 0, L_0x7f3400b410f0;  1 drivers
L_0x7f3400b41138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1f6a820_0 .net *"_ivl_18", 6 0, L_0x7f3400b41138;  1 drivers
L_0x7f3400b41018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1f6a8e0_0 .net *"_ivl_2", 6 0, L_0x7f3400b41018;  1 drivers
L_0x7f3400b41060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f6a9c0_0 .net *"_ivl_6", 0 0, L_0x7f3400b41060;  1 drivers
v0x1f6aaf0_0 .net "areset", 0 0, L_0x1efa450;  alias, 1 drivers
v0x1f6ab90_0 .net "clk", 0 0, v0x1f6e6b0_0;  alias, 1 drivers
v0x1f6ac60_0 .net "predict_pc", 6 0, L_0x1f6f440;  alias, 1 drivers
v0x1f6ad30_0 .var "predict_pc_r", 6 0;
v0x1f6add0_0 .var "predict_valid", 0 0;
v0x1f6aea0_0 .var "reset", 0 0;
v0x1f6af40_0 .net "tb_match", 0 0, L_0x1f80f00;  alias, 1 drivers
v0x1f6b000_0 .net "train_history", 6 0, L_0x1f6f9f0;  alias, 1 drivers
v0x1f6b0f0_0 .var "train_history_r", 6 0;
v0x1f6b1b0_0 .net "train_mispredicted", 0 0, L_0x1f6f890;  alias, 1 drivers
v0x1f6b280_0 .var "train_mispredicted_r", 0 0;
v0x1f6b320_0 .net "train_pc", 6 0, L_0x1f6fb80;  alias, 1 drivers
v0x1f6b520_0 .var "train_pc_r", 6 0;
v0x1f6b5e0_0 .net "train_taken", 0 0, L_0x1f6f670;  alias, 1 drivers
v0x1f6b6b0_0 .var "train_taken_r", 0 0;
v0x1f6b750_0 .var "train_valid", 0 0;
v0x1f6b820_0 .var "wavedrom_enable", 0 0;
v0x1f6b8c0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1f6b9a0_0 .var "wavedrom_title", 511 0;
E_0x1f09e10/0 .event negedge, v0x1f68d10_0;
E_0x1f09e10/1 .event posedge, v0x1f68d10_0;
E_0x1f09e10 .event/or E_0x1f09e10/0, E_0x1f09e10/1;
L_0x1f6f440 .functor MUXZ 7, L_0x7f3400b41018, v0x1f6ad30_0, v0x1f6add0_0, C4<>;
L_0x1f6f670 .functor MUXZ 1, L_0x7f3400b41060, v0x1f6b6b0_0, v0x1f6b750_0, C4<>;
L_0x1f6f890 .functor MUXZ 1, L_0x7f3400b410a8, v0x1f6b280_0, v0x1f6b750_0, C4<>;
L_0x1f6f9f0 .functor MUXZ 7, L_0x7f3400b410f0, v0x1f6b0f0_0, v0x1f6b750_0, C4<>;
L_0x1f6fb80 .functor MUXZ 7, L_0x7f3400b41138, v0x1f6b520_0, v0x1f6b750_0, C4<>;
S_0x1f69c40 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1f699d0;
 .timescale -12 -12;
v0x1f69ea0_0 .var/2u "arfail", 0 0;
v0x1f69f80_0 .var "async", 0 0;
v0x1f6a040_0 .var/2u "datafail", 0 0;
v0x1f6a0e0_0 .var/2u "srfail", 0 0;
E_0x1f09bc0 .event posedge, v0x1f68d10_0;
E_0x1eeb9f0 .event negedge, v0x1f68d10_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1f09bc0;
    %wait E_0x1f09bc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6aea0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f09bc0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1eeb9f0;
    %load/vec4 v0x1f6af40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f6a040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6aea0_0, 0;
    %wait E_0x1f09bc0;
    %load/vec4 v0x1f6af40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f69ea0_0, 0, 1;
    %wait E_0x1f09bc0;
    %load/vec4 v0x1f6af40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f6a0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6aea0_0, 0;
    %load/vec4 v0x1f6a0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1f69ea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1f69f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1f6a040_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1f69f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1f6a1a0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1f699d0;
 .timescale -12 -12;
v0x1f6a3a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f6a480 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1f699d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f6bc20 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1f45fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x1f13cf0 .functor OR 1, L_0x1f804d0, L_0x1f80700, C4<0>, C4<0>;
v0x1f6c510_0 .net *"_ivl_0", 31 0, L_0x1f70340;  1 drivers
L_0x7f3400b412e8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f6c610_0 .net *"_ivl_11", 29 0, L_0x7f3400b412e8;  1 drivers
L_0x7f3400b41330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1f6c6f0_0 .net/2u *"_ivl_12", 31 0, L_0x7f3400b41330;  1 drivers
v0x1f6c7e0_0 .net *"_ivl_14", 0 0, L_0x1f80700;  1 drivers
L_0x7f3400b41258 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f6c8a0_0 .net *"_ivl_3", 29 0, L_0x7f3400b41258;  1 drivers
L_0x7f3400b412a0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1f6c9d0_0 .net/2u *"_ivl_4", 31 0, L_0x7f3400b412a0;  1 drivers
v0x1f6cab0_0 .net *"_ivl_6", 0 0, L_0x1f804d0;  1 drivers
v0x1f6cb70_0 .net *"_ivl_8", 31 0, L_0x1f805c0;  1 drivers
v0x1f6cc50_0 .net "areset", 0 0, L_0x1efa450;  alias, 1 drivers
v0x1f6ccf0_0 .net "clk", 0 0, v0x1f6e6b0_0;  alias, 1 drivers
v0x1f6cde0_0 .var "global_history", 6 0;
v0x1f6cec0_0 .var "index", 6 0;
v0x1f6cfa0 .array "pht", 127 0, 1 0;
v0x1f6d060_0 .net "predict_history", 6 0, v0x1f6cde0_0;  alias, 1 drivers
v0x1f6d140_0 .var "predict_outcome", 1 0;
v0x1f6d220_0 .net "predict_pc", 6 0, L_0x1f6f440;  alias, 1 drivers
v0x1f6d330_0 .net "predict_taken", 0 0, L_0x1f13cf0;  alias, 1 drivers
v0x1f6d500_0 .net "predict_valid", 0 0, v0x1f6add0_0;  alias, 1 drivers
v0x1f6d5f0_0 .net "train_history", 6 0, L_0x1f6f9f0;  alias, 1 drivers
v0x1f6d700_0 .var "train_history_reg", 6 0;
v0x1f6d7e0_0 .net "train_mispredicted", 0 0, L_0x1f6f890;  alias, 1 drivers
v0x1f6d8d0_0 .var "train_outcome", 1 0;
v0x1f6d9b0_0 .net "train_pc", 6 0, L_0x1f6fb80;  alias, 1 drivers
v0x1f6dac0_0 .net "train_taken", 0 0, L_0x1f6f670;  alias, 1 drivers
v0x1f6dbb0_0 .net "train_valid", 0 0, v0x1f6b750_0;  alias, 1 drivers
L_0x1f70340 .concat [ 2 30 0 0], v0x1f6d140_0, L_0x7f3400b41258;
L_0x1f804d0 .cmp/eq 32, L_0x1f70340, L_0x7f3400b412a0;
L_0x1f805c0 .concat [ 2 30 0 0], v0x1f6d140_0, L_0x7f3400b412e8;
L_0x1f80700 .cmp/eq 32, L_0x1f805c0, L_0x7f3400b41330;
S_0x1f6bf50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 30, 4 30 0, S_0x1f6bc20;
 .timescale 0 0;
v0x1f6c130_0 .var/i "i", 31 0;
S_0x1f6c230 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 52, 4 52 0, S_0x1f6bc20;
 .timescale 0 0;
v0x1f6c430_0 .var/i "i", 31 0;
S_0x1f6de60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1f45fc0;
 .timescale -12 -12;
E_0x1f4e240 .event anyedge, v0x1f6ebd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f6ebd0_0;
    %nor/r;
    %assign/vec4 v0x1f6ebd0_0, 0;
    %wait E_0x1f4e240;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f699d0;
T_4 ;
    %wait E_0x1f09bc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6aea0_0, 0;
    %wait E_0x1f09bc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6aea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6add0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6b280_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1f6b0f0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1f6b520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6b6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6b750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6add0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1f6ad30_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f69f80_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1f69c40;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f6a480;
    %join;
    %wait E_0x1f09bc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6aea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6add0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1f6ad30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6add0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1f6b0f0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1f6b520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6b6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6b750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6b280_0, 0;
    %wait E_0x1eeb9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6aea0_0, 0;
    %wait E_0x1f09bc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6b750_0, 0;
    %wait E_0x1f09bc0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1f6b0f0_0, 0;
    %wait E_0x1f09bc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6b750_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f09bc0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1f6b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6b6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6b750_0, 0;
    %wait E_0x1f09bc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6b750_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f09bc0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f6a480;
    %join;
    %wait E_0x1f09bc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6aea0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1f6ad30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6add0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1f6b0f0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1f6b520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6b6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6b750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6b280_0, 0;
    %wait E_0x1eeb9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6aea0_0, 0;
    %wait E_0x1f09bc0;
    %wait E_0x1f09bc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6b750_0, 0;
    %wait E_0x1f09bc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6b750_0, 0;
    %wait E_0x1f09bc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6b750_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1f6b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6b6b0_0, 0;
    %wait E_0x1f09bc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6b750_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f09bc0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1f6b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6b6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6b750_0, 0;
    %wait E_0x1f09bc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6b750_0, 0;
    %wait E_0x1f09bc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f6b750_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1f6b0f0_0, 0;
    %wait E_0x1f09bc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f6b750_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f09bc0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f6a480;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f09e10;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1f6b750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6b6b0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1f6b520_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1f6ad30_0, 0;
    %assign/vec4 v0x1f6add0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1f6b0f0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1f6b280_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1f41500;
T_5 ;
    %wait E_0x1f0a970;
    %load/vec4 v0x1f68c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1f410f0;
    %jmp t_0;
    .scope S_0x1f410f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f383c0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1f383c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1f383c0_0;
    %store/vec4a v0x1f68dd0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1f383c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f383c0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1f41500;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1f68f70_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1f692d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1f68f70_0;
    %load/vec4 v0x1f69210_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1f68f70_0, 0;
T_5.5 ;
    %load/vec4 v0x1f697b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1f69470_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1f68dd0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1f696f0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1f69470_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1f68dd0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1f69470_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f68dd0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1f69470_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1f68dd0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1f696f0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1f69470_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1f68dd0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1f69470_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f68dd0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1f69550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1f69390_0;
    %load/vec4 v0x1f696f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1f68f70_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1f6bc20;
T_6 ;
    %wait E_0x1f0a970;
    %load/vec4 v0x1f6cc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1f6cde0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1f6cec0_0, 0;
    %fork t_3, S_0x1f6bf50;
    %jmp t_2;
    .scope S_0x1f6bf50;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f6c130_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x1f6c130_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x1f6c130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f6cfa0, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0x1f6c130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f6c130_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %end;
    .scope S_0x1f6bc20;
t_2 %join;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1f6d140_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1f6d8d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1f6d700_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1f6cde0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1f6d330_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1f6cde0_0, 0;
    %load/vec4 v0x1f6cde0_0;
    %load/vec4 v0x1f6d220_0;
    %xor;
    %assign/vec4 v0x1f6cec0_0, 0;
    %load/vec4 v0x1f6cec0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1f6cfa0, 4;
    %assign/vec4 v0x1f6d140_0, 0;
    %load/vec4 v0x1f6cec0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1f6cfa0, 4;
    %assign/vec4 v0x1f6d8d0_0, 0;
    %load/vec4 v0x1f6d5f0_0;
    %assign/vec4 v0x1f6d700_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1f6bc20;
T_7 ;
    %wait E_0x1f0a970;
    %load/vec4 v0x1f6cc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_5, S_0x1f6c230;
    %jmp t_4;
    .scope S_0x1f6c230;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f6c430_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x1f6c430_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x1f6c430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f6cfa0, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0x1f6c430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f6c430_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x1f6bc20;
t_4 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1f6dbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x1f6dac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.7, 8;
    %load/vec4 v0x1f6cec0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1f6cfa0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %pad/u 2;
    %jmp/1 T_7.8, 8;
T_7.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1f6cec0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1f6cfa0, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 2;
    %jmp/0 T_7.8, 8;
 ; End of false expr.
    %blend;
T_7.8;
    %load/vec4 v0x1f6cec0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f6cfa0, 0, 4;
    %load/vec4 v0x1f6d7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v0x1f6d700_0;
    %assign/vec4 v0x1f6cde0_0, 0;
T_7.9 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1f45fc0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6e6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6ebd0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1f45fc0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f6e6b0_0;
    %inv;
    %store/vec4 v0x1f6e6b0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1f45fc0;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f6ab90_0, v0x1f6ee40_0, v0x1f6e6b0_0, v0x1f6e610_0, v0x1f6ea90_0, v0x1f6e8b0_0, v0x1f6f1a0_0, v0x1f6f100_0, v0x1f6efa0_0, v0x1f6eee0_0, v0x1f6f040_0, v0x1f6e9f0_0, v0x1f6e950_0, v0x1f6e810_0, v0x1f6e750_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1f45fc0;
T_11 ;
    %load/vec4 v0x1f6eb30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1f6eb30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f6eb30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1f6eb30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1f6eb30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f6eb30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1f6eb30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f6eb30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f6eb30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f6eb30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1f45fc0;
T_12 ;
    %wait E_0x1f09e10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f6eb30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f6eb30_0, 4, 32;
    %load/vec4 v0x1f6ec90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1f6eb30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f6eb30_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f6eb30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f6eb30_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1f6e9f0_0;
    %load/vec4 v0x1f6e9f0_0;
    %load/vec4 v0x1f6e950_0;
    %xor;
    %load/vec4 v0x1f6e9f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1f6eb30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f6eb30_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1f6eb30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f6eb30_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1f6e810_0;
    %load/vec4 v0x1f6e810_0;
    %load/vec4 v0x1f6e750_0;
    %xor;
    %load/vec4 v0x1f6e810_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1f6eb30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f6eb30_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1f6eb30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f6eb30_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/gshare/iter0/response6/top_module.sv";
