# HD 4850 eGPU Bring-Up Progress (TinyGPU / M1 Mac)

**Last updated:** 2026-07-22

## Current blocker

**Local GDDR3 VRAM does not retain writes** (stable float bus on FB@0+BIF).  
**AGP + CP `--test` PASS.**

Linux **radeon does not fix this in driver code** — RV770 boot/resume only runs `atom_asic_init` (VBIOS), then `rv770_mc_program` (apertures / `BIF_FB_EN` / HDP). No GDDR3 trainer, no `mc.bin`.

---

## Linux radeon (local `ref/linux/.../radeon/`)

| Step | What it does for VRAM |
|------|------------------------|
| `atom_asic_init` | FWI def SCLK/MCLK → `ASIC_Init` only |
| `rv770_mc_init` | Read `CONFIG_MEMSIZE` / channels — assumes DRAM live |
| `rv770_mc_program` | HDP clear, `rv515_mc_stop` (BIF=0→blackout), apertures, `mc_resume` (clear blackout→BIF=3) |
| DPM later | May `SetVoltage` / program MPLL regs — **not** first-time GDDR3 train |

`SetMemoryClock` flags in `atombios.h`: `FIRST_TIME_CHANGE_CLOCK=0x08000000`, `SKIP_SW_PROGRAM_PLL=0x10000000`. **Driver never sets these**; only VBIOS nested calls do.

Honest take: copying `mc_program` cannot fix float-bus if BIF/blackout already sane.

---

## Best software strategy so far

### `AMD_ATOM_REPAIR_AFTER_MPLLINIT=1` (now **default ON**)

1. Let `MemoryPLLInit` write **CLKF=0** (VBIOS power-up window)
2. **Immediately repair MPLL → CLKF=73** before nested DLL/Training/DeviceInit
3. Rest of `SetMemoryClock` continues with live clock

Results (synth + this hook):

- `MISC0=0x3000422a`, AGP **PASS** (unlike `PATCH_MPLL`)
- IO_DEBUG: **57** pairs before repair (CLKF=0), **159** after (CLKF=73)
- VRAM still **float** (`0x5555555d` / `0x5d555555`) — not sticky

### Also tried

| Experiment | Result |
|------------|--------|
| `PATCH_MPLL` (replace CLKF=0 writes) | Breaks MISC0/AGP; BIF hang |
| Post-hoc-only repair (old default) | AGP OK; all train at CLKF=0 |
| Nested-PS `finish_memory` | Safe; no stick |
| `SetMemoryClock(SKIP\|FIRST\|mclk)=0x180183e4` after good post | No CLKF=0 writes; MISC0 OK; no stick |
| `mc_program`-style FB@0+BIF | Decode works (float visible); writes don’t retain |

---

## Status

| Path | Status |
|------|--------|
| `--atom` (repair-after-MemoryPLLInit) + `--cp-mem-write-test` | **PASS** |
| VRAM stick (MM/BAR0) | **FAIL** (float) |
| `--cp-mem-write-test` | **PASS** — CP writes a supplied payload to AGP-mapped host sysmem; this is **not GPU add** |
| Default `add.py` | **PASS** — real RV770 VS/PS ALU add through AGP; no CPU fallback |
| `AMD_ATOM_PATCH_MPLL` | **Do not use** |

`add.py` now maps BAR0 lazily: only `--vram-probe` (or an explicit
`AMD_BOOT_PROBE_BAR0=1` probe) opens it. Normal boot leaves `BIF_FB_EN=0`, parks
the FB range above the AGP aperture, and puts the CP ring, writeback page, and
diagnostic payload output in contiguous host memory. Thus local VRAM is not a
prerequisite for the RV770 CP write smoke test.

## Diagnosis

This is not an `add.py` allocation or Linux aperture-programming bug. The
Linux RV770 sequence is `atom_asic_init` followed by `rv770_mc_program`: it
clears HDP, programs `MC_VM_*`, releases MC blackout, and enables
`BIF_FB_EN`. The probe reproduces that state yet reads the stable floating
pattern after a write. Those registers choose a route; they cannot make an
unpowered/untrained GDDR3 device retain data. The remaining VRAM investigation
is therefore ATOM power/training or board hardware (especially MVDD/GDDR3), not
CP or AGP setup.

## Real RV770 add status

**Resolved 2026-07-22:** the vertex-fetch instruction correctly used R700
buffer ID 160, but `PKT3_SET_RESOURCE` incorrectly programmed descriptor
offset 160 instead of Mesa's vertex-buffer offset 320. After splitting those
number spaces, PARAM0 fetches correctly. Removing the synthetic position PS
input then maps PARAM0/PARAM1 to LLVM's expected GPR0/GPR1, and the four
hardware ADDs return `[11, 22, 33, 44]` for `[1, 2, 3, 4] + [10, 20, 30, 40]`.
Mixed-sign/decimal vectors and repeated submissions also pass on the attached
`1002:9442` card. The older entries below record the bring-up path to this fix.

`rv770_add.ll` now compiles with LLVM's `-march=r600 -mcpu=rv770` backend to a
64-byte pixel shader containing exactly four hardware `ADD` instructions and a
real `SQ_EXPORT_PIXEL` color export. `rv770_vs.ll` compiles to a 48-byte vertex
shader with `SQ_EXPORT_POS`, `SQ_EXPORT_PARAM[0]`, and
`SQ_EXPORT_PARAM[1]`; `add.py` relocates its CF-export GPRs to Mesa's R700
fetch ABI (`GPR1..3`, because `GPR0` contains the vertex index).  A hand-built
80-byte R700 VFETCH shader reads the three 48-byte vertex attributes from
resource 160, and the PM4 draw contains only graphics packets—no
`PKT3_MEM_WRITE` result payload.

The draw has now been submitted on the attached `1002:9442` card.  CP consumes
the complete 108-dword graphics stream (`CP_RPTR == CP_WPTR`) and the card
remains reachable afterwards, but the AGP `CB_COLOR0` target remains all zero.
Therefore **GPU add is still failing**, not silently falling back to CPU.  The
next debug target is the remaining Linux RV770 graphics initialization/context
state or the 3D color-write route to the AGP aperture.

`AMD_BOOT_ATOM=0 python3 examples_egpu_terrascale/add.py --gpu-add-preflight`
has passed on the attached card: CP/ring initialization succeeds and returns
AGP addresses for the VS, PS, vertex buffer, and FP32 color target. It makes no
graphics submission; this verifies the exact input/output allocation topology
for the next draw-stage implementation.

## Recipe

```bash
rm -f $TMPDIR/amd_usb4.lock
python3 examples_egpu_terrascale/add.py --clock-probe   # prefer CHG=True
python3 examples_egpu_terrascale/add.py --atom           # REPAIR_AFTER_MPLLINIT default 1
AMD_BOOT_ATOM=0 python3 examples_egpu_terrascale/add.py --test
AMD_BOOT_ATOM=0 python3 examples_egpu_terrascale/add.py --vram-probe
```

## GPU-add debug infrastructure (new)

Following `plan.md` Phase 1-4, the graphics-add path now isolates the pipeline:

- **`CB_COLOR_CONTROL = 0x00CC0000`** (was `0` → CB disabled). Encoded by
  `rv770_cb_color_control(rop3=0xCC, special_op=0)`; `CB_COLOR0_INFO` by
  `rv770_color_info_rgba32_float()` (RGBA32_FLOAT, no CMASK/FMASK).
- **Completion fence**: separate AGP page + `SURFACE_SYNC` + `EVENT_WRITE_EOP`
  (CACHE_FLUSH_AND_INV_TS, 32-bit seq write, no IRQ). `run_add` polls the fence,
  not the color target. Fallback `--gpu-add-fence-mode=wait-memwrite` uses
  `WAIT_UNTIL` + a CP `MEM_WRITE` **to the fence only**.
- **Canary**: color target filled with `0xA5` before each draw, so outcomes are
  `canary-intact` (no write) vs `wrote-zero` vs `expected`.
- **Stage ladder**: `--gpu-add-stage={cp,constant,param0,add}`.
  - `cp` — fence only; proves completion + CPU visibility.
  - `constant` — `rv770_constant_ps.ll` exports `{0.25,-0.5,3.0,1.0}`.
  - `param0` — `rv770_param0_ps.ll` exports interpolated PARAM0.
  - `add` — `rv770_add.ll` exports PARAM0+PARAM1.
- **Validation**: `validate_gpu_add_pm4` rejects any `MEM_WRITE` to the color
  target, requires exactly one completion fence, and (for graphics stages)
  requires the fence after the draw.
- **Diagnostics**: `--gpu-add-dump-pm4` (offline decoder) and
  `--gpu-add-dump-registers` (GRBM/CB/SQ/DB snapshot). Full R700 graphics
  context defaults are opt-in via `--gpu-add-full-gfx-init`.

Hardware evidence: `--gpu-add-stage=cp --gpu-add-fence-mode=wait-memwrite`
passes, proving the separate fence page and CPU/AGP visibility.  A graphics
stage with the diagnostic raw fence reaches the post-draw fence, but the
`0xA5` color canary remains unchanged and `GRBM_STATUS` reports active
SH/VGT/SPI/PA units.  The preferred EOP fence times out because graphics does
not reach EOP; this is now distinct from a missing color write.  No CP packet
writes the color allocation.  Default `add.py` remains intentionally failing
until a GPU-produced color result is verified.

An additional `--gpu-add-stage=stream` experiment relocates the four FP32 ADDs
into a VS and configures `VGT_STRMOUT_BUFFER_0` to the AGP result page.  It also
leaves the canary unchanged.  Mesa's allocator shows a key constraint:
`PIPE_USAGE_IMMUTABLE` shader BOs are placed in `RADEON_DOMAIN_VRAM`, while
this direct path puts VS/PS/fetch code in AGP.  Persistent SH activity is
consistent with RV770 shader instruction fetch not accepting that AGP
placement; this is the leading no-VRAM blocker under investigation.

The streamout route was also exercised on hardware.  Its VS contains four
real FP32 ADDs and programs `VGT_STRMOUT_BUFFER_0` at the AGP result page, but
the result canary remains intact.  Mesa's R600 source confirms immutable
shader BOs are allocated in VRAM, whereas GTT/AGP is used for ordinary buffer
resources.  This supports the current diagnosis that CP/AGP DMA works while
the RV770 shader instruction path is not usable from this AGP-only setup; no
CPU or CP arithmetic fallback has been enabled.

Offline `python3 examples_egpu_terrascale/add.py --selftest` passes (R600 llc
present: constant/param0/add PS all compile, stage ladder + validator OK).

Env: `AMD_ATOM_REPAIR_AFTER_MPLLINIT=1` (default), `AMD_ATOM_PATCH_MPLL=0`.

### 2026-07-11 empty-shader isolation

Added opt-in `AMD_GPU_ADD_EMPTY_VS=1` alongside `AMD_GPU_ADD_EMPTY_PS=1`.
Both programs are then minimal `CF_END` blobs and the vertex resource/fetch is
skipped; this is diagnostic only.  On the HD 4850 the combined empty-shader
test with `--gpu-add-fence-mode=wait-memwrite` still timed out, with the color
canary intact (`CP_RPTR==CP_WPTR`, `GRBM_STATUS=0xb2303028`).  The hang is
therefore not specific to the compiled arithmetic or normal vertex-fetch
shader.  No CPU result or CP color write was introduced.

Corrected CP resume to Linux's `CP_ME_CNTL=0` instead of the prior `0xFF`
(reserved low bits).  A constant graphics run still timed out with an
untouched canary, so this parser-state mismatch was not sufficient either.

Found and corrected one real register-constant bug: `PA_CL_CLIP_CNTL` was
mistakenly set to `0x28038` (a non-clip register); Mesa/Linux define it as
`0x28810`.  The full-context constant-stage retest still timed out, so this
fix is necessary but not sufficient.  It remains in the normal code path.

Moved the essential clip/depth/scissor defaults from the optional full-context
replay into every graphics draw packet.  The normal constant-stage test still
timed out with an intact canary (`GRBM_STATUS=0xb2703028`), so stale raster
state is not the remaining blocker.

Ported additional non-context RV770 defaults from `rv770_gpu_init`:
`SQ_MS_FIFO_SIZES`, `SX_EXPORT_BUFFER_SIZES`, `PA_SC_FIFO_SIZE`, and
`SPI_CONFIG_CNTL_1`.  The constant-stage draw still timed out with the canary
intact, so missing FIFO/export defaults were not sufficient.

The isolation state was tightened so an empty VS advertises zero SPI outputs
instead of the normal position/parameter linkage; the same hardware timeout
(`GRBM_STATUS=0xb2303028`) persisted.  This rules out a stale VS-output
declaration as the immediate cause.

The empty-VS probe now also uses a minimal CF_END fetch program (instead of
the normal VTX fetch microprogram).  It still times out with the same status
and untouched canary, so neither the normal fetch shader nor its linkage is
the sole trigger.  This strengthens the evidence that graphics instruction
execution/state on this card is unavailable from the AGP-only setup.

Added diagnostic `AMD_GPU_ADD_POST_DELAY_S` because the raw fence is written by
CP immediately after the draw and is not a graphics completion signal.  A
5-second delay after the raw-fence constant draw still left the 0xA5 canary
untouched (`GRBM_STATUS=0xa2703028`).  The missing CB write is therefore not
just a polling race.

Matched the kernel soft-reset hold time (50 ms instead of the previous 100 us)
for the RV770 graphics-unit reset.  A normal constant-stage run still timed
out (`GRBM_STATUS=0xb2703028`), so reset pulse duration was not the fix.

## Next (VRAM likely beyond Linux driver)

1. Diff IO_DEBUG **content** (57 @ CLKF=0 vs 159 @ CLKF=73) vs desktop-posted dump
2. MMIO-replay nested `GPIOPinControl` write list (MVDD GPIO)
3. Hardware: eGPU **MVDD / GDDR3** power (float `0x55` pattern strongly suggests undriven DQ)

The latest direct test also confirms `--vram-probe` still fails after the full
ATOM memory sequence: MM_INDEX and BAR0 reads return floating values rather
than the written pattern.  This matters because Mesa places immutable R600
shader BOs in VRAM; the AGP-only path can prove CP DMA but cannot yet prove
shader instruction fetch.  The remaining route to a genuine add is therefore
either restoring the card's GDDR3/VRAM path or proving an R700 GTT shader-fetch
configuration; no CPU arithmetic fallback is acceptable.

After dock recovery the HD 4850 re-enumerated with the AGP aperture at
`0x80000000` instead of `0x0`.  The safe CP stage passed at that address, but
a fresh constant graphics test still timed out with an intact canary
(`GRBM_STATUS=0xb27030a8`), so the failure is not limited to low AGP addresses.

The smallest valid graphics probe (`AMD_GPU_ADD_CONSTANT_VS=1` with an empty
PS and no normal vertex fetch) reaches the raw CP fence but leaves the canary
untouched even after a 3-second delay (`GRBM_STATUS=0xa2703028`).  This rules
out normal VFETCH and PS arithmetic as the first failure; the VS/raster/CB
path still produces no observable AGP write.

Ran `AMD_BOOT_VRAM_IO_DEBUG=1` after widening the indexed snapshot to 0x200
entries.  The memory-tail replay changes 167 IO_DEBUG entries (mostly
indices `0x140–0x1ff`), matching the expected large post-MPLL programming
window rather than the earlier truncated zero-diff.  VRAM still fails
(`0x57545d55` readback), so the replay is actively programming the MC but the
resulting GDDR3 bus data remains corrupt.

The explicit VRAM probe now characterizes the failure: BAR0 reads a stable
`555d5655aaa2a9aa`, but writing `0xa5a55a5a` reads back `0x55565d55` through
both BAR0 and MM_INDEX.  This is a responding but incorrectly trained memory
bus, not a floating MMIO register.  An opt-in `AMD_BOOT_VRAM_SET_VOLTAGE=1`
replay of ATOM SetVoltage for MVDDC/MVDDQ was added and tested; both tables
returned success but performed zero writes, so this VBIOS does not expose the
rail change through that revision.  The probe still fails.

The BIOS command header is `SetVoltage` crev=2, so the first replay used the
wrong rev1 index/mode encoding.  Corrected the opt-in path to require an
explicit `AMD_BOOT_VRAM_MVDD_MV` value and encode rev2's type/mode/u16-mV
layout; it refuses to guess a potentially damaging voltage.  No voltage was
applied by default.

An opt-in rev2 `SetVoltage` max-level query for MVDDC/MVDDQ returned unchanged
`ps0=0x6`/level 0 with zero observable table writes on warm boot.  A cold CHG
boot is therefore needed to capture/replay the board's actual MVDD GPIO or
voltage object.

With the dock still warm, `AMD_BOOT_VRAM_REPLAY_POWER=1` correctly refused to
touch the rails because `MISC0=0x30004222` (required cold/unpatched value is
`0x3000422a`).  The guard is working; a cold CHG boot remains necessary for
the captured replay.

After replug, fixed `--vram-probe` to run ASIC_Init whenever CHG is asserted;
previously it incorrectly skipped ATOM because reset `CLKF=50` looked nonzero.
The cold run now executes the captured power replay successfully
(`GPIOPinControl writes=6`, `SetVoltage writes=2`) and completes all memory
tables, but BAR0/MM_INDEX still fail.  Readback changed to
`0x17575d14` (BAR0 bytes `145d5717...`) rather than the prior `0x55565d55`,
proving the replay changes the memory-controller state but does not restore
correct GDDR3 data integrity.

The cold capture exposed exact pre-training payloads: `GPIOPinControl` ps0
`0x0101002f`, followed by rev2 `SetVoltage` ps0 `0x04630001`.  Added an
explicit `AMD_BOOT_VRAM_REPLAY_POWER=1` path to replay those payloads before
the existing memory-training sequence; it is intentionally not enabled by
default because it drives board-specific power GPIOs.

The unmodified default command (`python3 add.py`, stage `add`, EOP fence) was
also rerun after recovery.  It reaches the expected RV770 setup and consumes
the full CP stream, but times out before EOP with the canary intact
(`GRBM_STATUS=0xb2703028`).  Thus the shipped default remains an honest
GPU-only failure rather than silently falling back to CPU computation.

Added `AMD_BOOT_VRAM_MCLK_10KHZ` for controlled clock experiments.  Replayed
the memory tail at 500 MHz and 250 MHz; both produced the same bad readback
`0x17575d14` as 993 MHz.  The fault is not marginal timing at the requested
MCLK; it persists through a 4x clock reduction.

Added `AMD_BOOT_VRAM_SWEEP=1` and tested offsets 0, 4, 0x100, and 0x1000.
All writes fail, with offset 0x100 reading constant `0x55555555` and offsets
0/0x1000 aliasing `0x17575d14`.  This shows address/data-line corruption (not
just one bad location), consistent with a GDDR3 bus/power or training failure.

Implemented `AMD_BOOT_VRAM_FAULT_MAP=1` with 816 tests: zero/one/inverse and
walking-bit data at offsets 0, 4, 8, ..., 0x1000, recording MM_INDEX, BAR0,
and XOR.  It reports 815 bad rows; written data never changes the readback.
The zero-pattern address map is:
`0x0->57545d55`, `0x4->a8aba2aa`, `0x8->57555d55`, `0x10->57555d1d`,
`0x20->17555555`, `0x40->1757155c`, `0x80->57545d55`,
`0x100->55555555`, `0x200->55555554`, `0x400->51555555`,
`0x800->57545d55`, `0x1000->57545d55`.
This localizes the fault as a fixed/corrupt memory response with address
dependent aliases, rather than a software write-protocol issue.

---

## Graphics pipeline hang investigation (2026-07-20)

### macOS host crash — MD L1 TLB `SYSTEM_ACCESS_MODE_IN_SYS` (REVERTED)

**Crash:** Setting the MD (graphics-pipeline) L1 TLBs to
`SYSTEM_ACCESS_MODE_IN_SYS` (mode 2) while VM contexts are off (pass-through)
crashed macOS — the host froze within seconds of running `add.py`.

**Root cause:** With `VM_CONTEXT0_CNTL=0` (no page tables), the MD TLB in
`IN_SYS` mode issued untranslated system-memory requests for graphics fetches.
These requests hit the PCIe bus as invalid transactions, hanging the bus and
taking down the host kernel.

**Fix:** Reverted to `SYSTEM_ACCESS_MODE_NOT_IN_SYS` (mode 3) for all L1 TLBs
(MD + MB).  This is the `rv770_agp_enable` default and matches the Linux driver.
The CP ring test passes and the host is stable.  The graphics pipeline still
hangs at the draw (fence timeout, exit 1) but does not crash the host.

**Lesson:** Never set `SYSTEM_ACCESS_MODE_IN_SYS` on any L1 TLB while VM
contexts are off.  The mode field is only meaningful with active page tables.
The comment in `agp_enable()` now documents this.

### Pipeline hang — GRBM_STATUS progression

The graphics pipeline hang was characterized by `GRBM_STATUS` decoding
(r600d.h bit fields):

| State | GRBM_STATUS | Active units | Idle units | Interpretation |
|-------|-------------|--------------|------------|----------------|
| Before fixes | `0xb2303028` | VGT, TA03, SH, PA, CP | SX, SPI, CB, DB | Stuck at fetch — shader never started |
| After fixes | `0xb2703028` | VGT, TA03, SH, **SX**, **SPI**, PA, CP | CB, DB | Shader executing, exports not reaching CB |

The hang moved from the fetch stage to the shader→CB export stage.  This is
real progress: the SQ is now fetching and executing shaders, but the PS exports
never reach the color backend (CB03_CLEAN=1, CB03_BUSY=0).

### Fixes applied (all verified against Linux `r600_blit_kms.c` and Mesa r600g)

1. **`PACKET3_SURFACE_SYNC(SH_ACTION_ENA)` after shader setup** — flushes the
   shader cache so the SQ fetch unit sees CP-written shader data.  This was the
   critical missing step from `r600_blit_kms.c set_shaders()`.  (add.py:1181)

2. **`SQ_PGM_RESOURCES_PS` bit 28 (`PRIME_CACHE`)** — the Linux blit sets
   `sq_pgm_resources | (1 << 28)` for PS but not VS.  Without it the SQ
   instruction cache prime is incomplete.  (add.py:1176)

3. **`CB_COLOR0_INFO` bit 27 (`CB_SOURCE_FORMAT`)** — `r600_blit_kms
   set_render_target` sets `CB_SOURCE_FORMAT(CB_SF_EXPORT_NORM)`.  Without it
   the CB may not accept PS exports.  (add.py:641)

4. **`SQ_PGM_CF_OFFSET_PS/VS = 0`** — the Linux blit zeroes these explicitly.
   (add.py:1168, 1177)

5. **`SQ_PGM_RESOURCES_FS = 1`** — the r7xx_default_state blob sets
   `SQ_PGM_RESOURCES_FS=0` (no fetch shader), but the LLVM VS uses `CALL_FS`.
   Without enabling the fetch shader, `CALL_FS` hangs waiting for a shader
   that's not active.  (add.py:1162)

6. **`PACKET3_SURFACE_SYNC(VC_ACTION_ENA)` after vertex buffer** — flushes the
   vertex cache so VGT sees CP-written vertex data.  From `r600_blit_kms
   set_vtx_resource()`.  (add.py:1154)

7. **r7xx_default_state blob corrections** — two dwords differed from the
   Linux source: `SPI_THREAD_GROUPING` was 1 instead of 0, and
   `PA_SC_MODE_CNTL` was `0x00514000` instead of `0x00004010`.  Both corrected
   to match `r600_blit_shaders.c r7xx_default_state[]`.  (add.py:1079, 1100)

8. **`SPI_VS_OUT_CONFIG` driven by `num_interp`** — the constant VS exports
   only POS (no PARAM0), but the code unconditionally advertised 1 param
   export.  SPI/SX waited for a PARAM0 export that never came.  Now
   `SPI_VS_OUT_CONFIG` is set to `num_interp << 1` only when `num_interp > 0`.
   (add.py:1192)

### Remaining hang — shader→CB export stage

**Current state:** `GRBM_STATUS=0xb2703028` — SX and SPI are busy (shader
executing), but CB and DB are idle/clean (exports not reaching color backend).

**Hypotheses (not yet tested):**
- The PS exports are malformed or the export target (CB_COLOR0) address is
  wrong (AGP address vs VRAM address mismatch).
- The `CB_COLOR0_BASE` address (in 256-byte units) points to AGP, but the CB
  can't write to AGP without `BIF_FB_EN` or a proper aperture.
- The `SPI_PS_IN_CONTROL_0` bits 28/29 (PERSP/LINEAR_GRADIENT_ENA) may be
  wrong for a constant PS with `NUM_INTERP=0`.

**Next step:** Verify that `CB_COLOR0_BASE` is reachable from the CB's memory
path, and that the PS export format matches `CB_COLOR0_INFO`.  The CB may
require the color target to be in VRAM (like the shaders), which is blocked by
the GDDR3 VRAM retention fault documented above.

## macOS host crash — speculative register additions (2026-07-21, REVERTED)

### What happened

While investigating the shader→CB export hang, I added several groups of
registers from Linux `rv770_gpu_init` that our code didn't set.  Two of these
groups crashed the macOS host (GPU fault → PCIe bus hang → host freeze).

### Crash 1: MCD/MCB client-side L1 TLB registers

**What I added:** 16 MCD/MCB client-side L1 TLB control registers
(`MC_VM_L1_TLB_MCB_RD_GFX_CNTL`, `MC_VM_L1_TLB_MCD_RD_A_CNTL`, etc.) with
`ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING | ENABLE_WAIT_L2_QUERY`,
copied from Linux `r600_pcie_gart_enable`.

**Why it crashed:** `r600_pcie_gart_enable` sets these registers WITH active
page tables (VM contexts enabled).  We have VM contexts OFF (no page tables,
pass-through mode).  Enabling client-side L1 TLBs with fragment processing
but no page tables causes the TLBs to issue untranslated system-memory
requests that hang the PCIe bus — the same crash mechanism as the earlier
`SYSTEM_ACCESS_MODE_IN_SYS` crash.

**Fix:** Removed all MCD/MCB client-side TLB register writes.  These are NOT
set by `rv770_pcie_gart_disable` (the correct Linux reference for our
pass-through mode).  Left at reset defaults.

### Crash 2: Removing ENABLE_L1_TLB from MD/MB L1 TLBs

**What I changed:** After discovering that `rv770_pcie_gart_disable` clears
`ENABLE_L1_TLB` (sets only `EFFECTIVE_L1_TLB_SIZE | EFFECTIVE_L1_QUEUE_SIZE`),
I changed `agp_enable()` to match — removing `ENABLE_L1_TLB`,
`ENABLE_L1_FRAGMENT_PROCESSING`, and `SYSTEM_ACCESS_MODE_NOT_IN_SYS` from all
MD/MB L1 TLBs.

**Why it crashed:** Linux can clear `ENABLE_L1_TLB` because it quiesces the
GPU first and doesn't use the AGP aperture for active graphics.  We DO use
the AGP aperture for active graphics (shader fetch, vertex fetch, color
target).  With `ENABLE_L1_TLB=0`, the GPU's graphics clients (TA, SQ, CB)
bypass the memory controller's AGP aperture mapping and issue raw physical
addresses directly onto the PCIe bus, hanging it.

**Fix:** Restored `ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING |
SYSTEM_ACCESS_MODE_NOT_IN_SYS` on all MD/MB L1 TLBs.  This is the
configuration that was stable before (no host crash, just draw hang at
`GRBM_STATUS=0xb2703028`).

### Crash 3: Speculative rv770_gpu_init registers

**What I added:** `GB_TILING_CONFIG`, `GRBM_CNTL`, `CP_QUEUE_THRESHOLDS`,
`CP_MEQ_THRESHOLDS`, `PA_SC_FORCE_EOV_MAX_CNTS`, `PA_SC_MULTI_CHIP_CNTL`,
`SX_DEBUG_1`, `SMX_DC_CTL0`, `SMX_EVENT_CTL`, `DB_DEBUG3`,
`VGT_OUT_DEALLOC_CNTL`, `VGT_VERTEX_REUSE_BLOCK_CNTL`.

**Why it crashed:** `GB_TILING_CONFIG` requires reading `MC_ARB_RAMCFG` to
compute the correct tiling parameters (pipe count, bank count, group size,
row tiling).  I hardcoded a value that didn't match the actual memory
configuration, causing the CB/DB to use wrong tiling and crash the GPU
(`TinyGPU RPC failed: unknown error`).  Other registers may also have
wrong values for our specific card.

**Fix:** Removed all speculative registers.  Only kept the registers that
were already verified safe (SQ_CONFIG, SQ_GPR_RESOURCE_MGMT, SQ_MS_FIFO_SIZES,
SX_EXPORT_BUFFER_SIZES, PA_SC_FIFO_SIZE, SPI_CONFIG_CNTL_1,
VGT_CACHE_INVALIDATION, VGT_ES_PER_GS, VGT_GS_PER_ES, VGT_GS_PER_VS,
VGT_GS_VERTEX_REUSE, SQ_DYN_GPR_SIZE_SIMD_AB_0-7).

### Key lesson

**`rv770_pcie_gart_disable` is NOT the right reference for our setup.**  Linux
calls `gart_disable` when shutting down GART (no active graphics).  We have
active graphics through the AGP aperture with no page tables — a state Linux
never enters.  The correct configuration is:
- `ENABLE_L1_TLB=1` (TLB enabled, routes aperture addresses through MC)
- `SYSTEM_ACCESS_MODE_NOT_IN_SYS` (pass-through, no PTE lookup)
- `ENABLE_L1_FRAGMENT_PROCESSING=1` (L2 fragment processing)
- `VM_CONTEXT0_CNTL=0` (no page tables)

This is what our code had BEFORE this session's changes.  The `agp_enable()`
docstring now documents why `ENABLE_L1_TLB` must stay set.

### rv770d.h vs r600d.h bit positions

Verified that rv770d.h has DIFFERENT bit positions from r600d.h for the L1
TLB control registers:

| Field | r600d.h | rv770d.h | Our code |
|-------|---------|----------|----------|
| `SYSTEM_ACCESS_MODE` | bits [7:6] | bits [4:3] | bits [4:3] ✓ |
| `EFFECTIVE_L1_TLB_SIZE` | bits [14:12] | bits [17:15] | bits [17:15] ✓ |
| `EFFECTIVE_L1_QUEUE_SIZE` | bits [17:15] | bits [20:18] | bits [20:18] ✓ |
| `SYSTEM_APERTURE_UNMAPPED` | bit 8 | bit 5 | bit 5 ✓ |

Our code uses rv770d.h positions (correct for HD 4850).  The comment in
`add.py` line 1501 documents this.

### Other changes from this session (kept, not crash-related)

1. **`SPI_PS_IN_CONTROL_0` gradient bits** — only set
   `PERSP_GRADIENT_ENA | LINEAR_GRADIENT_ENA` when `num_interp > 0`.  With
   `NUM_INTERP=0` (constant PS), enabling gradients may make SPI wait for
   gradient data that never arrives.  (add.py:1212-1219)

2. **Removed `FULL_CACHE_ENA` from `SURFACE_SYNC`** — the Linux blit
   doesn't use `FULL_CACHE_ENA` in its `SURFACE_SYNC` calls.  (add.py:1155, 1187)

3. **Added `AMD_GPU_ADD_BLIT_VS` env var** — uses the r6xx_vs from Linux
   `r600_blit_shaders.c` (VFETCH, no CALL_FS) for isolation testing.  Not
   active by default.  (add.py:3014-3032)

## Line-by-line Linux comparison findings (2026-07-21)

### PM4 register offset encoding

**Verified:** PM4 `SET_CONTEXT_REG` packet offsets are in DWORDs, not bytes.
The kernel computes `start_reg = (idx_value << 2) + 0x28000`
(`r600_cs.c:1930`).  So the r7xx_default_state blob's `0x1e8` maps to
`0x281E8 << 2`... no: `0x1e8 << 2 = 0x7A0`, `0x7A0 + 0x28000 = 0x287A0` =
`CB_SHADER_CONTROL`.  The blob correctly sets `CB_SHADER_CONTROL = 1`
(`RT0_ENABLE`).  Our `set_context_reg()` uses the same encoding:
`off = (reg_byte - 0x28000) >> 2`.  All blob register offsets are correct.

### `agp_enable()` vs Linux `rv770_pcie_gart_enable`/`disable`

Our `agp_enable()` is a HYBRID of `gart_enable` and `gart_disable`:

| Register | Linux gart_enable | Linux gart_disable | Our code |
|----------|-------------------|--------------------|----------|
| `VM_L2_CNTL` | `ENABLE_L2_CACHE \| FRAG \| LRU \| QUEUE(7)` | `FRAG \| QUEUE(7)` | `FRAG \| LRU \| QUEUE(7)` |
| L1 TLB tmp | `ENABLE_L1_TLB \| FRAG \| NOT_IN_SYS \| PASS_THRU \| SIZE(5) \| QUEUE(5)` | `SIZE(5) \| QUEUE(5)` | matches gart_enable |
| `VM_CONTEXT0_CNTL` | `ENABLE_CONTEXT \| DEPTH(0) \| FAULT_DEFAULT` | `0` | `0` |

**Issue:** `ENABLE_L2_CACHE` is missing.  Our L1 TLBs are enabled (gart_enable
style) but L2 cache is disabled (gart_disable style).  Linux never uses this
combination — gart_enable has both L1+L2 enabled, gart_disable has both
disabled.  The L2 cache may be required for L1 TLB pass-through to work
correctly for graphics writes (CB/DB).  This is a candidate root cause for
the shader→CB export hang: reads pass through (shader fetch works) but
writes may be dropped by the disabled L2 cache.

**Caveat:** Adding `ENABLE_L2_CACHE` without page tables is untested — it
may crash like the MCD/MCB TLB attempt did.  The safe approach would be to
set up a minimal GART page table (identity-mapped) like Linux gart_enable,
but that requires VRAM for the page table, which is blocked by the GDDR3
fault.

### `SQ_THREAD_RESOURCE_MGMT` GS threads bug (pre-existing)

Our value `0x1F1F3E7C` has `NUM_GS_THREADS = 31` (bits [19:16]).
Linux `rv770_gpu_init` computes `NUM_GS_THREADS = 4` for RV770:
- `max_threads = 248`, `max_gs_threads = 32`
- `if ((248*1)/8 > 32)` → `if (31 > 32)` → false
- `gs = (32*1)/8 = 4`

Our value should be `0x1F043E7C`.  This may affect GS thread scheduling but
is unlikely to be the shader→CB hang cause (we don't use GS).  Pre-existing
bug, not introduced this session.

### Missing `rv770_gpu_init` registers

Linux `rv770_gpu_init` sets ~30 registers that our code doesn't.  Most are
set to 0 or overwritten by the draw packet.  The critical ones for the
shader→CB export path that we're missing:

1. **`GB_TILING_CONFIG` (0x98F0)** — computed from `MC_ARB_RAMCFG`.
   Requires reading `MC_ARB_RAMCFG` to compute pipe/bank/group/row tiling.
   Wrong value crashes the GPU.  Must be computed dynamically, not hardcoded.

2. **`SX_DEBUG_1` (0x9058)** — `ENABLE_NEW_SMX_ADDRESS` (bit 16) required
   for correct SMX routing on RV770.  Without it, shader exports may not
   reach the CB through the SMX.  Safe to add (read-modify-write like Linux).

3. **`SMX_DC_CTL0` (0xA020)** — `CACHE_DEPTH = (7*64)-1 = 447` for RV770.
   Controls SMX data cache depth.  Safe to add.

4. **`SMX_EVENT_CTL` (0xA02C)** — flush control for RV770.  Safe to add.

5. **`VGT_OUT_DEALLOC_CNTL` (0x28C5C)** — `num_qd_pipes * 4 = 16` for RV770.
   Controls vertex deallocation.  Safe to add.

6. **`VGT_VERTEX_REUSE_BLOCK_CNTL` (0x28C58)** — `(num_qd_pipes * 4) - 2 = 14`.
   Controls vertex reuse.  Safe to add.

7. **`TA_CNTL_AUX` (0x9508)** — `| DISABLE_CUBE_ANISO`.  Read-modify-write.
   May affect texture fetch.  Safe to add.

8. **`DB_DEBUG3` (0x98B0)** — `DB_CLK_OFF_DELAY(0x1F)` for RV770.
   Read-modify-write.  Safe to add.

9. **`CP_QUEUE_THRESHOLDS` (0x8760)** — `ROQ_IB1_START(0x16) | ROQ_IB2_START(0x2b)`.
   Safe to add.

10. **`CP_MEQ_THRESHOLDS` (0x8764)** — `STQ_SPLIT(0x30)`.  Safe to add.

11. **`PA_SC_FORCE_EOV_MAX_CNTS` (0x8B24)** — `FORCE_EOV_MAX_CLK_CNT(4095) |
    FORCE_EOV_MAX_REZ_CNT(255)`.  Safe to add.

12. **`GRBM_CNTL` (0x8000)** — `GRBM_READ_TIMEOUT(0xFF)`.  Safe to add.

**Next step:** Add the safe registers (items 2-12) one at a time, verifying
no crash after each.  `GB_TILING_CONFIG` (item 1) requires dynamic
computation from `MC_ARB_RAMCFG` and should be added last with careful
testing.  The `ENABLE_L2_CACHE` issue should be investigated separately —
it may require setting up a minimal GART page table.

## Deep comparison with r600_blit_kms.c (2026-07-21, pass 2)

### PM4 count field encoding verified

The PM4 Type-3 count field is (number of data dwords - 1), not the actual
count.  The kernel parser advances `idx += pkt.count + 2` (1 header +
count+1 data = count+2 dwords).  `PACKET3(op, n)` puts `n` in the count
field, meaning `n+1` data dwords.

Our `pkt3` method: `n = len(vals) - 1` → count field = len(vals)-1 →
data dwords = len(vals).  This is correct.

**DRAW_INDEX_AUTO**: `pkt3(DRAW_INDEX_AUTO, 3, DI_SRC_SEL_AUTO_INDEX)`
→ count=1, data=[3, 2].  Matches Linux `draw_auto()` exactly:
```c
PACKET3(DRAW_INDEX_AUTO, 1); 3; DI_SRC_SEL_AUTO_INDEX;
```

### set_render_target comparison

| Field | Linux blit | Our code | Match? |
|-------|-----------|----------|--------|
| CB_COLOR0_BASE | `gpu_addr >> 8` | `color_base >> 8` | ✓ |
| CB_COLOR0_SIZE | `(pitch << 0) \| (slice << 10)` | `0` | ✓ (see below) |
| CB_COLOR0_VIEW | 0 | 0 | ✓ |
| CB_COLOR0_INFO format | `CB_FORMAT(format)` | `0x23 << 2` (RGBA32_FLOAT) | ✓ |
| CB_COLOR0_INFO array mode | `ARRAY_1D_TILED_THIN1 (2)` | `ARRAY_LINEAR_GENERAL (0)` | **diff** |
| CB_COLOR0_INFO source_format | `CB_SF_EXPORT_NORM (1)` | `1 << 27` | ✓ |
| CB_COLOR0_INFO number_type | not set (UNORM=0) | `7 << 12` (FLOAT) | **diff** (correct for our format) |
| CB_COLOR0_INFO simple_float | not set | `1 << 24` | **diff** (minor) |
| CB_COLOR0_TILE | 0 | 0 | ✓ |
| CB_COLOR0_FRAG | 0 | 0 | ✓ |
| CB_COLOR0_MASK | 0 | 0 | ✓ |

**CB_COLOR0_SIZE=0**: For Linux's 8x8 tiled surface, pitch=(8/8)-1=0,
slice=((8*8)/64)-1=0, so SIZE=0 means 1 tile (64 pixels).  For our 1-pixel
LINEAR_GENERAL surface, SIZE=0 also means 1 tile.  The CB should write at
least 1 tile regardless of array mode.  This is probably fine.

**ARRAY_LINEAR_GENERAL vs ARRAY_1D_TILED_THIN1**: Linux always uses tiled
mode.  We use linear mode for our 1-pixel surface (no tiling alignment
needed).  Both should work — the CB supports both modes.  LINEAR_GENERAL
is the simplest mode and works for any address alignment.

### set_shaders comparison

| Step | Linux blit | Our code | Match? |
|------|-----------|----------|--------|
| SQ_PGM_START_VS | `gpu_addr >> 8` | `vs_gpu >> 8` | ✓ |
| SQ_PGM_RESOURCES_VS | `1` (1 GPR) | `4 \| (1<<8)` (4 GPRs + stack) | **diff** (our VS needs more) |
| SQ_PGM_CF_OFFSET_VS | 0 | 0 | ✓ |
| SQ_PGM_START_PS | `gpu_addr >> 8` | `ps_gpu >> 8` | ✓ |
| SQ_PGM_RESOURCES_PS | `1 \| (1<<28)` | `ps_gprs \| (1<<28)` | ✓ (PRIME_CACHE set) |
| SQ_PGM_EXPORTS_PS | `2` | `2` (normal) / `0` (empty PS) | ✓ |
| SQ_PGM_CF_OFFSET_PS | 0 | 0 | ✓ |
| SQ_PGM_START_FS | **not set** | `fetch_gpu >> 8` | **diff** (see below) |
| SQ_PGM_RESOURCES_FS | **not set** (blob=0) | `1` (CALL_FS) / `0` (blit VS) | **diff** (see below) |
| SH_ACTION_ENA sync | `512, vs_gpu_addr` | `512, vs_gpu` | ✓ |

**FS shader difference**: The Linux blit VS uses VFETCH (direct fetch from
vertex buffer), so no fetch shader is needed.  Our LLVM VS uses CALL_FS,
which requires the fetch shader to be enabled.  This is an intentional
difference, not a bug.  When `AMD_GPU_ADD_BLIT_VS=1`, we match Linux
(FS=0).

### set_vtx_resource comparison

| Word | Linux blit | Our code | Match? |
|------|-----------|----------|--------|
| offset | `0x460` (index 160) | `160 * 7 = 0x460` | ✓ |
| word0 (base lo) | `gpu_addr & 0xffffffff` | `vertices_gpu` | ✓ |
| word1 (size) | `48 - 1 = 47` | `PAGE_SIZE - 1` | **diff** (see below) |
| word2 (stride+hi) | `SQ_VTXC_STRIDE(16)` | `48 << 8` (stride=48) | **diff** (see below) |
| word3 | `1 << 0` | `0` | **diff** (see below) |
| word4 | 0 | 0 | ✓ |
| word5 | 0 | 0 | ✓ |
| word6 | `SQ_TEX_VTX_VALID_BUFFER << 30` | `0xC0000000` | ✓ |
| VC_ACTION_ENA sync | `48, gpu_addr` | `PAGE_SIZE, vertices_gpu` | ✓ |

**word1 (size)**: Linux uses 48-1=47 (3 vertices × 16 bytes).  We use
PAGE_SIZE-1 (4095).  The buffer is a full page; the CB only reads what the
VS fetches.  No issue.

**word2 (stride)**: Linux uses 16 (16-byte vertices).  We use 48 (48-byte
vertices with 12 floats: pos + 2 vectors).  Both correct for their
respective vertex formats.

**word3**: Linux sets `1 << 0` (DMA_REQ_SIZE=1, 2 dwords per fetch
request).  Mesa r600 sets `0` (1 dword per request).  We set `0`,
matching Mesa.  This is a performance hint, not a correctness issue.

### draw_auto comparison

| Step | Linux blit | Our code | Match? |
|------|-----------|----------|--------|
| VGT_PRIMITIVE_TYPE | `DI_PT_RECTLIST (0x11)` | `RV770_DI_PT_TRILIST (4)` | **diff** (both work) |
| PACKET3_INDEX_TYPE | `DI_INDEX_SIZE_16_BIT (0)` | not emitted | **diff** (default=0, OK) |
| PACKET3_NUM_INSTANCES | `1` | `set_config_reg(VGT_NUM_INSTANCES, 1)` | ✓ (same reg) |
| DRAW_INDEX_AUTO | count=3, DI_SRC_SEL_AUTO | count=3, DI_SRC_SEL_AUTO | ✓ |

**Primitive type**: RECTLIST vs TRILIST.  Both cover a fullscreen 1-pixel
area.  RECTLIST is specifically for rectangles (3 vertices define a
rectangle).  TRILIST is more general.  Both should work.

**INDEX_TYPE**: We don't emit this packet.  The default index type is
likely 0 (16-bit), which matches Linux's `DI_INDEX_SIZE_16_BIT=0`.  No
issue.

### Summary of pass 2

No new critical bugs found.  All differences from Linux are either:
- Intentional (different vertex format, different shader type, different
  primitive type)
- Performance hints (DMA_REQ_SIZE)
- Correct for our use case (RGBA32_FLOAT needs NUMBER_TYPE=FLOAT, Linux's
  COLOR_8_8_8_8 doesn't)

The main findings from pass 1 remain the most likely causes of the
shader→CB export hang:
1. `ENABLE_L2_CACHE` missing from `VM_L2_CNTL` (hybrid gart_enable/disable)
2. Missing `SX_DEBUG_1` with `ENABLE_NEW_SMX_ADDRESS`
3. `SQ_THREAD_RESOURCE_MGMT` GS threads = 31 instead of 4 (pre-existing)

## Fable-loop audit pass 3 (2026-07-21, 9 parallel subagents)

Each subagent compared one subsystem against Linux/Mesa sources.  All
claims were then verified directly against `rv770d.h` / `rv770.c` /
`r600_state.c` before recording.  Several subagent claims were disproved
and are listed under "Disproved claims" below.

### Confirmed bugs (verified against primary sources)

**B1. `PA_SC_EDGERULE` = 0xFFFF, should be 0xaaaaaaaa** (add.py:1235)
- Linux `rv770_gpu_init`: `WREG32(PA_SC_EDGERULE, 0xaaaaaaaa)`
- r7xx_default_state blob (add.py:1067): `0xaaaaaaaa`
- Mesa r600g: `0xAAAAAAAA` for RV770+
- Our override at line 1235 clobbers the blob's correct value with 0xFFFF.
- **Impact**: wrong edge rasterization rules; could cause over/under-
  rasterization.  Low likelihood as sole hang cause, but definitely wrong.

**B2. `PERSP_GRADIENT_ENA` not set when NUM_INTERP=0** (add.py:1221-1223)
- Mesa `r600_state.c:2561-2563` (verified via Fossies):
  ```c
  spi_ps_in_control_0 = S_0286CC_NUM_INTERP(rshader->ninput) |
              S_0286CC_PERSP_GRADIENT_ENA(1)|      /* UNCONDITIONAL */
              S_0286CC_LINEAR_GRADIENT_ENA(need_linear);
  ```
- `PERSP_GRADIENT_ENA(1)` is set **unconditionally**, even when ninput=0.
- Our comment at line 1215-1216 correctly states this, but the code at
  1221-1223 does the opposite (only sets bit 28 when num_interp > 0).
- **Impact**: constant/stream stages (num_interp=0) may hang SPI.  The
  add stage (num_interp=2) is unaffected because bit 28 IS set there.

**B3. `DB_DEBUG3` (0x98B0) not set** — missing `DB_CLK_OFF_DELAY(0x1f)`
- Linux `rv770.c`: `db_debug3 |= DB_CLK_OFF_DELAY(0x1f)` for CHIP_RV770.
- `DB_CLK_OFF_DELAY(x) = ((x) << 11)` (rv770d.h:366).
- Our code: not set anywhere (verified by grep).
- **Impact**: DB clock may power down too aggressively.  On r600/r700,
  CB and DB share pipeline stages — a DB clock stall could block CB
  completion.  **HIGH likelihood contributor to the shader→CB hang.**

**B4. `CP_QUEUE_THRESHOLDS` (0x8760) not set**
- Linux `rv770.c`: `WREG32(CP_QUEUE_THRESHOLDS, ROQ_IB1_START(0x16) |
  ROQ_IB2_START(0x2b))` = 0x2B16.
- Our code: not set (verified by grep).
- **Impact**: CP internal queue thresholds at default/undefined values.
  Could cause CP stalls under load.  Medium likelihood.

**B5. `CP_MEQ_THRESHOLDS` (0x8764) not set**
- Linux `rv770.c`: `WREG32(CP_MEQ_THRESHOLDS, STQ_SPLIT(0x30))` = 0x30.
- Our code: not set (verified by grep).
- **Impact**: ME queue thresholds at default.  Medium likelihood.

**B6. `CP_PERFMON_CNTL` (0x87FC) not set**
- Linux `rv770.c`: `WREG32(CP_PERFMON_CNTL, 0)`.
- Our code: not set.
- **Impact**: low — perfmon should default to off, but matching Linux
  is safer.

**B7. Completion SURFACE_SYNC has extra action bits** (add.py:976-979)
- Our coher: `TC|VC|CB|CB0|SH|SMX|FULL_CACHE_ENA`
- Linux `r600_fence_ring_emit` for RV770+: `TC|VC|SH|FULL_CACHE_ENA`
- Extra bits: `CB_ACTION_ENA`, `CB0_DEST_BASE_ENA`, `SMX_ACTION_ENA`.
- **Impact**: over-flushing.  Low likelihood of hang, but should match
  Linux to be safe.  Note: `FULL_CACHE_ENA` IS correct for RV770+ (the
  previous session's removal was wrong; Linux uses it for r7xx+).

**B8. `SQ_THREAD_RESOURCE_MGMT` GS threads = 31, should be 4** (add.py)
- Linux: `(max_gs_threads * 1) / 8 = (32 * 1) / 8 = 4` for RV770.
- Our value: 0x1F1F3E7C (GS_THREADS=31).  Correct: 0x1F043E7C.
- **Impact**: low — GS is not used in our pipeline, but it's a real bug.

### Disproved subagent claims (verified false)

**D1. `PA_SC_FIFO_SIZE` = 0x130300F9 is CORRECT**
- Subagent claimed `SC_EARLYZ_TILE_FIFO_SIZE` uses `<< 23`.
- Actual rv770d.h:366: `SC_EARLYZ_TILE_FIFO_SIZE(x) = ((x) << 20)`.
- `(0xF9 << 0) | (0x30 << 12) | (0x130 << 20) = 0x130300F9`.  Our value
  is correct.

**D2. `SQ_GPR_RESOURCE_MGMT_1` = 0x00600060 is CORRECT**
- Subagent claimed missing `NUM_CLAUSE_TEMP_GPRS(48)`.
- Field is 4 bits [31:28]: `48 & 0xF = 0`, so `(0 << 28) = 0`.
- Our value 0x00600060 matches Linux exactly.

**D3. `CB_COLOR0_INFO` RGBA32_FLOAT format is CORRECT**
- Subagent claimed we should use COLOR_8_8_8_8 like Linux blit.
- Our PS exports RGBA32_FLOAT, so CB must be configured for that format.
- Linux blit uses COLOR_8_8_8_8 because its PS exports that format.
- Different use cases, both correct.

**D4. Blob line 1063 packetization difference is NOT a bug**
- Our blob splits Linux's single 0xc00f6900 packet (count=15) into two
  packets: 0xc0096900 (count=9) + 0xc0036900 (count=3).
- Same registers, same values, just different packet structure.
- The CP processes both correctly.

### Other findings (not bugs, just differences)

- **MC programming**: We don't call `rv515_mc_stop`/`resume` before/after
  MC register programming.  Linux does.  Likely safe for AGP-only headless
  bring-up, but adds risk.  Also missing MC idle wait.
- **MC_VM_AGP_BASE = 0**: Linux sets `agp_base >> 22`.  We set 0.  Likely
  correct for our sysmem allocation scheme (contiguous from phys 0).
- **Firmware loading**: Matches Linux exactly (verified).
- **GRBM soft reset**: Matches Linux exactly (verified).
- **CP ring setup**: Matches Linux for writeback-enabled case (verified).
- **DB registers**: All correct for color-only rendering (DB_DEPTH_CONTROL=0,
  DB_DEPTH_INFO=0, DB_RENDER_OVERRIDE=0).  Only DB_DEBUG3 is missing.
- **PA_CL/PA_SU registers**: All correct except PA_SC_EDGERULE (B1).
- **Shader code**: Linux blit uses VFETCH, we use CALL_FS.  Intentional
  difference.  When `AMD_GPU_ADD_BLIT_VS=1`, we match Linux.
- **SURFACE_SYNC timing**: Matches Linux (SH_ACTION_ENA after shaders,
  VC_ACTION_ENA after vertex buffer).

### Prioritized fix list

Ordered by likelihood of causing the shader→CB export hang:

1. **B3: DB_DEBUG3** — DB clock gating could stall shared CB/DB pipeline
2. **Pass 1 #1: ENABLE_L2_CACHE** — writes may be dropped without L2
3. **Pass 1 #2: SX_DEBUG_1** — SMX routing for RV770
4. **B4+B5: CP_QUEUE_THRESHOLDS + CP_MEQ_THRESHOLDS** — CP queue stalls
5. **B2: PERSP_GRADIENT_ENA** — SPI stall for constant/stream stages
6. **B1: PA_SC_EDGERULE** — wrong edge rules
7. **B7: SURFACE_SYNC extra bits** — over-flushing
8. **B8: SQ_THREAD_RESOURCE_MGMT** — GS threads (low impact)
9. **B6: CP_PERFMON_CNTL** — match Linux for safety

## Fable-loop audit pass 4 (2026-07-21, 9 more parallel subagents)

Each subagent compared one subsystem against Linux/Mesa sources.  All
claims were verified directly against primary sources before recording.
Several subagent claims were disproved.

### Confirmed bugs (verified against primary sources)

**B9. `WAIT_3D_IDLE` / `WAIT_3D_IDLECLEAN` wrong bit positions** (add.py:603-604)
- Our code: `WAIT_3D_IDLE = 1 << 0`, `WAIT_3D_IDLECLEAN = 1 << 4`
- Linux r600d.h: `WAIT_3D_IDLE_bit = (1 << 15)`, `WAIT_3D_IDLECLEAN_bit = (1 << 17)`
- Used in the `wait-memwrite` completion fallback (add.py:999-1000).
  Emits `0x11` instead of `0x28000` — the GPU does NOT wait for 3D idle.
- **Impact**: HIGH for wait-memwrite mode.  The EOP mode (default) is
  unaffected because it doesn't use WAIT_UNTIL.  But the fallback path
  is broken.

**B10. `SPI_THREAD_GROUPING` = 0, should be 1** (add.py:1101, blob)
- Blob line 1101: `0xc0056900, 0x000001b1, 0, 0, 0x00000001, 0, 0`
  - offset 0x1b1 → 0x286C4 = SPI_VS_OUT_CONFIG
  - 5 regs: SPI_VS_OUT_CONFIG=0, SPI_THREAD_GROUPING=0, SPI_PS_IN_CONTROL_0=1, ...
- Linux r7xx_default_state: same packet but SPI_THREAD_GROUPING=0x00000001
- Confirmed via reg_srcs/r600: `0x000286C8 R7xx_SPI_THREAD_GROUPING`
- **Impact**: Medium — controls thread grouping for SIMD clusters.
  Wrong value may cause incorrect thread scheduling.

**B11. `SMX_DC_CTL0` (0xA020) not set** — missing CACHE_DEPTH
- Linux rv770.c: `smx_dc_ctl0 |= CACHE_DEPTH((7*64)-1)` = `CACHE_DEPTH(447)`
- `CACHE_DEPTH(x) = ((x) << 1)` (rv770d.h:514), so value = `447 << 1 = 0x37E`
- Subagent claimed 0x3E0 — **wrong**.  Correct value is 0x37E.
- Our code: not set (verified by grep).
- **Impact**: HIGH — SMX data cache depth at default.  Could cause
  export caching failures.  Directly on the shader→CB export path.

**B12. `SMX_EVENT_CTL` (0xA02C) not set** — missing flush control
- Linux rv770.c: `SMX_EVENT_CTL = ES_FLUSH_CTL(4) | GS_FLUSH_CTL(4) |
  ACK_FLUSH_CTL(3) | SYNC_FLUSH_CTL` = `4 | (4<<3) | (3<<6) | (1<<8)` = 0x1E4
- Our code: not set.
- **Impact**: HIGH — SMX flush behavior at default.  Exports may not
  be flushed to memory.  Directly on the shader→CB export path.

**B13. `VGT_VERTEX_REUSE_BLOCK_CNTL` (0x28C58) not set**
- Linux rv770.c: `((num_qd_pipes * 4) - 2) & VTX_REUSE_DEPTH_MASK`
  For 4 pipes: `(4*4)-2 = 14`
- Our code: not set.
- **Impact**: Medium — vertex reuse depth at default.

**B14. `VGT_OUT_DEALLOC_CNTL` (0x28C5C) not set**
- Linux rv770.c: `(num_qd_pipes * 4) & DEALLOC_DIST_MASK` = 16 for 4 pipes
- Our code: not set.
- **Impact**: Medium — output deallocation distance at default.

**B15. No golden registers applied at all**
- Linux applies `r7xx_golden_registers[]` before `rv770_gpu_init`:
  ```
  0x8d00, 0xffffffff, 0x0e0e0074   (SQ_CONFIG? no — 0x8D00 is SQ_DYN_GPR)
  0x8d04, 0xffffffff, 0x013a2b34
  0x9508, 0xffffffff, 0x00000002
  0x8b20, 0xffffffff, 0
  0x88c4, 0xffffffff, 0x000000c2   (VGT_CACHE_INVALIDATION — we set this)
  0x28350, 0xffffffff, 0           (SX_MISC — we set this via blob)
  0x9058, 0xffffffff, 0x0fffc40f   (SX_DEBUG_1 — WE DON'T SET THIS)
  0x240c, 0xffffffff, 0x00000380
  0x733c, 0xffffffff, 0x00000002
  0x2650, 0x00040000, 0
  0x20bc, 0x00040000, 0
  0x7300, 0xffffffff, 0x001000f0
  ```
- Plus `rv770_golden_registers[]` (6 more registers).
- We set some of these (VGT_CACHE_INVALIDATION, SX_MISC) but miss most,
  especially SX_DEBUG_1 (0x9058) which includes ENABLE_NEW_SMX_ADDRESS.
- **Impact**: HIGH — SX_DEBUG_1 golden value 0x0fffc40f sets
  ENABLE_NEW_SMX_ADDRESS (bit 16) which is critical for RV770 SMX
  addressing.  This is the same as pass 1 finding #2 but now confirmed
  via the golden registers path.

### Disproved subagent claims (verified false)

**D5. SMX_DC_CTL0 CACHE_DEPTH value = 0x3E0 is WRONG**
- Subagent said `CACHE_DEPTH(447) = 0x3E0`.
- Actual: `CACHE_DEPTH(x) = (x) << 1`, so `447 << 1 = 894 = 0x37E`.
- The subagent used the wrong shift formula.

**D6. CB_COLOR0_SIZE = 0 is correct for our use case**
- Subagent flagged it as a potential bug if surface size changes.
- For our 1-pixel LINEAR_GENERAL surface, SIZE=0 is correct (1 tile).
- Not a bug.

**D7. CB_COLOR0_INFO LINEAR_GENERAL is correct**
- Subagent flagged it as a deviation from Linux.
- Our PS exports RGBA32_FLOAT to a linear surface — LINEAR_GENERAL is
  correct.  Linux uses ARRAY_1D_TILED_THIN1 because it uses tiled
  surfaces.  Intentional difference, not a bug.

### Other findings (not bugs, just differences)

- **CB registers**: All correct.  CB_TARGET_MASK=0xF, CB_COLOR_CONTROL
  ROP3=0xCC, CB_SHADER_CONTROL=0x1, CB_SHADER_MASK=0xF all match Linux.
- **VGT registers**: All per-draw VGT registers correct.  Only GPU-init
  registers (VGT_VERTEX_REUSE_BLOCK_CNTL, VGT_OUT_DEALLOC_CNTL) missing.
- **SQ_PGM registers**: All addresses and values correct.  Bit 28 of
  SQ_PGM_RESOURCES_PS is UNCACHED_FIRST_INST (not PRIME_CACHE as
  commented) — comment bug only, value is correct.
- **CONTEXT_CONTROL**: Correct (0x80000000, 0x80000000).
- **EVENT_WRITE_EOP**: All fields correct (EVENT_TYPE=0x14, EVENT_INDEX=5,
  DATA_SEL=1).  INT_SEL=0 (we poll) vs Linux INT_SEL=2 (interrupt) —
  intentional difference for TinyGPU.
- **Writeback buffer**: Layout correct (CP_RPTR at offset 1024, scratch
  at offset 0).  Dry-run helper has SCRATCH_UMSK=0 vs runtime 0xFF —
  minor inconsistency, doesn't affect hardware.
- **Shader bytecode**: Fetch shader, empty PS/VS, and noop fetch all
  have EOP set correctly.  LLVM-generated VS/PS cannot be verified
  without running the compiler.  Blit VS matches Linux exactly.
- **Fence mechanism**: EOP path correct.  Wait-memwrite fallback broken
  due to B9 (wrong WAIT_UNTIL bits).  No active lockup detection during
  polling (only after timeout) — acceptable for bring-up.

### Updated prioritized fix list

Ordered by likelihood of causing the shader→CB export hang:

1. **B15/B11/B12: SMX registers** — SX_DEBUG_1 (ENABLE_NEW_SMX_ADDRESS),
   SMX_DC_CTL0 (CACHE_DEPTH=0x37E), SMX_EVENT_CTL (flush=0x1E4).
   All directly on the shader→CB export path.
2. **B3: DB_DEBUG3** — DB clock gating could stall shared CB/DB pipeline
3. **Pass 1 #1: ENABLE_L2_CACHE** — writes may be dropped without L2
4. **B13+B14: VGT_VERTEX_REUSE_BLOCK_CNTL + VGT_OUT_DEALLOC_CNTL**
5. **B4+B5: CP_QUEUE_THRESHOLDS + CP_MEQ_THRESHOLDS** — CP queue stalls
6. **B9: WAIT_UNTIL bit positions** — broken wait-memwrite fallback
7. **B10: SPI_THREAD_GROUPING** — wrong thread grouping
8. **B2: PERSP_GRADIENT_ENA** — SPI stall for constant/stream stages
9. **B1: PA_SC_EDGERULE** — wrong edge rules
10. **B7: SURFACE_SYNC extra bits** — over-flushing
11. **B8: SQ_THREAD_RESOURCE_MGMT** — GS threads (low impact)
12. **B6: CP_PERFMON_CNTL** — match Linux for safety

## Fable-loop audit pass 5 (2026-07-21, fixes applied)

Pass 5 attempted to launch 9 more subagents for deeper verification
(GART/TLB, HDP/BIF, boot sequence, complete blit flow, golden registers,
clock/PM, GB_TILING_CONFIG, SQ_DYN_GPR).  All subagents hit rate limits
and returned no results.  However, the findings from passes 1-4 were
sufficient to apply all confirmed fixes.

### Fixes applied to add.py

All 10 confirmed bugs from the audit have been fixed.  No test runs
performed (per user instruction).  Syntax verified with `ast.parse`.

**GPU init (init_rv770_graphics_resources, ~line 2934):**
- B15: Added `SX_DEBUG_1 (0x9058) = 0x0FFFC40F` (golden register with
  ENABLE_NEW_SMX_ADDRESS bit 16) — was completely missing.
- B11: Added `SMX_DC_CTL0 (0xA020) = 0x0000037E` (CACHE_DEPTH(447))
  — was completely missing.
- B12: Added `SMX_EVENT_CTL (0xA02C) = 0x000001E4` (flush control)
  — was completely missing.
- B3: Added `DB_DEBUG3 (0x98B0)` read-modify-write to set
  DB_CLK_OFF_DELAY(0x1f) — was completely missing.
- B13: Added `VGT_VERTEX_REUSE_BLOCK_CNTL (0x28C58) = 0x0E` (14)
  — was completely missing.
- B14: Added `VGT_OUT_DEALLOC_CNTL (0x28C5C) = 0x10` (16)
  — was completely missing.
- B4: Added `CP_QUEUE_THRESHOLDS (0x8760) = 0x2B16`
  — was completely missing.
- B5: Added `CP_MEQ_THRESHOLDS (0x8764) = 0x30`
  — was completely missing.
- B6: Added `CP_PERFMON_CNTL (0x87FC) = 0`
  — was completely missing.
- B8: Fixed `SQ_THREAD_RESOURCE_MGMT (0x8C0C)`: 0x1F1F3E7C → 0x1F043E7C
  (GS threads 31 → 4).

**Constants (line 603-604):**
- B9: Fixed `WAIT_3D_IDLE`: `1 << 0` → `1 << 15`.
- B9: Fixed `WAIT_3D_IDLECLEAN`: `1 << 4` → `1 << 17`.

**r7xx_default_state blob (line 1101):**
- B10: Fixed `SPI_THREAD_GROUPING`: 0 → 0x00000001.

**SPI_PS_IN_CONTROL_0 (line 1215-1222):**
- B2: `PERSP_GRADIENT_ENA` (bit 28) now set unconditionally (matches
  Mesa r600_state.c).  Previously only set when num_interp > 0.

**PA_SC_EDGERULE (line 1233):**
- B1: Removed the 0xFFFF override.  The blob's 0xaaaaaaaa is now used
  unchanged (matches Linux/Mesa).

**Completion SURFACE_SYNC (line 976-979):**
- B7: Removed extra `CB_ACTION_ENA`, `CB0_DEST_BASE_ENA`,
  `SMX_ACTION_ENA` bits.  Now matches Linux r600_fence_ring_emit for
  RV770+: `TC|VC|SH|FULL_CACHE_ENA`.

### Readback check update

The readback check in init_rv770_graphics_resources now excludes
0x28C58 and 0x28C5C (VGT context registers that may read as zero via
MMIO, like VGT_NUM_INSTANCES).

### Remaining known gaps (not yet fixed)

- **Pass 1 #1: ENABLE_L2_CACHE** in VM_L2_CNTL — the agp_enable()
  hybrid still doesn't set ENABLE_L2_CACHE.  This was the #2 suspect.
  Not fixed because it requires careful analysis of the AGP TLB setup
  (pass 5 subagent for this was rate-limited).
- **MC idle waits** — missing rv515_mc_stop/resume around MC programming.
- **MC_VM_AGP_BASE = 0** — intentional for our sysmem scheme.
- **No golden registers** beyond SX_DEBUG_1 — the other 11 r7xx golden
  registers are not applied.  Some may be relevant.
- **Clock initialization** — not verified (pass 5 subagent rate-limited).
- **GB_TILING_CONFIG** — not verified (pass 5 subagent rate-limited).
- **HDP/BIF registers** — not verified (pass 5 subagent rate-limited).

## Fable-loop audit pass 6 (2026-07-21, 9 more subagents + fixes)

Pass 6 launched 9 subagents covering: GART/TLB, HDP/BIF, golden registers,
clock/PM, GB_TILING_CONFIG, boot sequence, blit flow, MC programming, and
complete rv770_gpu_init audit.  All completed successfully.

### Confirmed bugs (verified against primary sources)

**B16. `BIF_FB_EN = 0` silently drops CB writes** (add.py:1757-1758)
- Our code deliberately set BIF_FB_EN=0 as a workaround for "BAR0 poke hangs".
- Linux rv515_mc_resume sets `BIF_FB_EN = FB_READ_EN | FB_WRITE_EN` (0x3)
  after MC programming.
- The CB (Color Buffer) writes color data to memory via the BIF path.
  With BIF_FB_EN=0, CB writes are silently dropped — CB appears idle.
- **Impact**: **CRITICAL** — this is the most likely root cause of the
  shader→CB export hang.  The shader runs, exports reach SX/SMX, but
  the CB's writes to memory are dropped by BIF.
- **Fix**: Enable BIF_FB_EN by default (0x3), with AMD_BOOT_DISABLE_BIF=1
  env var to restore old behavior for debugging.

**B17. `GB_TILING_CONFIG` (0x98F0) not set** — missing tiling/backend config
- Linux rv770_gpu_init computes this dynamically from MC_ARB_RAMCFG,
  CC_GC_SHADER_PIPE_CONFIG, and CC_RB_BACKEND_DISABLE.
- RV770: max_tile_pipes=8, max_backends=4, max_simds=10.
- Without GB_TILING_CONFIG, the backend map is undefined — CB may be
  mapped to a non-existent backend or wrong memory bank.
- Also missing: DCP_TILING_CONFIG, HDP_TILING_CONFIG, DMA_TILING_CONFIG,
  DMA_TILING_CONFIG2 (all derived from GB_TILING_CONFIG).
- **Impact**: **HIGH** — wrong backend config could cause CB to be disabled.
- **Fix**: Added `_program_gb_tiling_config()` method that dynamically
  computes GB_TILING_CONFIG using the same algorithm as Linux
  r6xx_remap_render_backend.

**B18. 23 of 27 golden registers not applied**
- Linux applies r7xx_golden_registers[] (12 regs) and rv770_golden_registers[]
  (6 regs) BEFORE rv770_gpu_init via rv770_init_golden_registers.
- We only set 4 of 27 (SX_DEBUG_1, VGT_CACHE_INVALIDATION, SX_MISC via blob,
  and SQ_DYN_GPR_SIZE via gpu_init).
- Missing high-risk registers: 0x8d00, 0x8d04, 0x240c, 0x733c, 0x562c, 0x9698
  (undocumented but in golden register arrays).
- Missing medium-risk: TA_CNTL_AUX (0x9508), MC_CITF_MISC_VM_CG (0x2650),
  MC_HUB_MISC_VM_CG (0x20bc), CGTS TCC disable regs.
- **Fix**: Added `_apply_golden_registers()` method that applies all 18
  golden registers (12 r7xx + 6 rv770-specific) before gpu_init regs.

**B19. Missing MC idle waits around MC programming**
- Linux rv770_mc_program calls rv515_mc_stop + r600_mc_wait_for_idle
  BEFORE and r600_mc_wait_for_idle + rv515_mc_resume AFTER MC programming.
- We had no MC idle waits — MC register writes may be lost.
- **Impact**: Medium — MC writes could be unreliable.
- **Fix**: Added `mc_wait_for_idle()` method (polls SRBM_STATUS & 0x3F00).
  Called before and after MC programming in program_agp() (best-effort,
  wrapped in try/except since MC may not be idle on first boot).

### Disproved claims

**D8. VGT_CACHE_INVALIDATION 0xC2 vs golden_dyn_gpr 0x82 — NOT a bug**
- golden_dyn_gpr sets 0x82 (GS_AUTO only) as an intermediate value.
- rv770_gpu_init overwrites it with 0xC2 (ES_AND_GS_AUTO).
- Our value 0xC2 matches rv770_gpu_init exactly.  Not a bug.

**D9. VM_CONTEXT0_CNTL = 0 — NOT a bug for AGP pass-through**
- Linux gart_enable sets VM_CONTEXT0_CNTL = 0x11 (ENABLE_CONTEXT).
- Linux agp_enable sets VM_CONTEXT0_CNTL = 0 (contexts disabled).
- We use AGP pass-through mode (SYSTEM_ACCESS_MODE_NOT_IN_SYS), which
  doesn't use page tables.  VM_CONTEXT0_CNTL=0 is correct for AGP.

### Other findings (not bugs)

- **GART/TLB**: Our agp_enable now matches Linux rv770_agp_enable exactly
  (ENABLE_L2_CACHE fix from pass 5 confirmed correct).  All L1 TLB
  registers match.  No page table setup needed for AGP pass-through.
- **HDP registers**: HDP_DEBUG1 read workaround correct for r7xx.
  HDP_NONSURFACE registers correct.  CONFIG_MEMSIZE stub correct for AGP.
- **Boot sequence**: Our order (program_agp → load_cp_fw → cp_resume) is
  missing rv770_gpu_init between GART enable and CP firmware load.  Our
  init_rv770_graphics_resources is called later during GPU add prep, not
  during boot.  This is a known architectural difference, not a bug.
- **Blit flow**: Our packet sequence differs from Linux blit (we set up
  a complete graphics pipeline state, Linux blit is minimal).  This is
  intentional — different use cases.  The ordering of set_default_state →
  set_shaders → SH_sync → vtx_resource → VC_sync → draw is correct.
- **Clock/PM**: Missing rv770_mgcg_init[] (~155 clock gating registers).
  Deferred — BIF_FB_EN fix is more likely root cause.  If GPU is running
  at full clocks from ATOM BIOS, clock gating defaults may be safe.

### Summary of all fixes applied (passes 5-6)

**Pass 5 (10 fixes):**
- B1-B8, B15: SMX/SX/DB/CP/VGT registers, WAIT_UNTIL bits, SPI_THREAD_GROUPING,
  PERSP_GRADIENT_ENA, PA_SC_EDGERULE, SURFACE_SYNC, SQ_THREAD_RESOURCE_MGMT
- Pass 1 #1: ENABLE_L2_CACHE in VM_L2_CNTL

**Pass 6 (4 fixes):**
- B16: BIF_FB_EN enabled (CB writes no longer silently dropped)
- B17: GB_TILING_CONFIG dynamically computed (backend map correct)
- B18: All 18 golden registers applied before gpu_init
- B19: MC idle waits added around MC programming

### Remaining known gaps

- **B20: Clock gating (mgcg) init** — ~155 registers not set.  Deferred
  because BIF_FB_EN fix is more likely root cause.  If hang persists,
  add rv770_mgcg_init[] array from Linux rv770.c.
- **Boot sequence order** — our init_rv770_graphics_resources is called
  during GPU add prep, not during boot.  Known architectural difference.
- **MC idle wait robustness** — wrapped in try/except since MC may not
  be idle on first boot.  May need refinement.

## Fable-loop audit pass 7 (2026-07-21, 9 more subagents + fixes)

Pass 7 launched 9 subagents covering: complete rv770_gpu_init audit,
rv770_mgcg_init clock gating, TA/TD/TCP texture registers, SPI registers,
PA_SC registers, SQ ring registers, resource/sampler setup, streamout
configuration, and LLVM shader bytecode.  All completed successfully.

### Confirmed bugs (verified against primary sources)

**B22. PA_SC_FORCE_EOV_MAX_CNTS (0x8B24) not set** — rv770_gpu_init
- Linux sets `FORCE_EOV_MAX_CLK_CNT(4095) | FORCE_EOV_MAX_REZ_CNT(255)`
  = 0x00FF0FFF.
- This controls end-of-vertex processing force-EOV counters.
- Missing this can cause vertex processing to hang or fail to complete.
- **Fix**: Added (0x8B24, 0x00FF0FFF) to regs tuple.

**B23. PA_CL_ENHANCE (0x8A14) not set** — rv770_gpu_init tail
- Linux sets `CLIP_VTX_REORDER_ENA | NUM_CLIP_SEQ(3)` = 0xE.
- Enables clip vertex reorder for correct clipping.
- **Fix**: Added (0x8A14, 0xE) to regs tuple.

**B24. TCP_CNTL (0x9610) not set** — rv770_gpu_init tail
- Linux sets to 0 (clear texture cache control).
- **Fix**: Added (0x9610, 0) to regs tuple.

### Disproved claims

**D10. SET_RESOURCE packet structure "fundamentally broken" — NOT a bug**
- The subagent claimed our set_resource emits 7 dwords but Linux emits 8.
- This is WRONG.  Our `pkt3(SET_RESOURCE, index*7, v0..v6)` emits:
  header(count=7) + index*7 + v0..v6 = 9 dwords total.
- Linux emits: header(count=7) + 0x460 + 7 data dwords = 9 dwords.
- 0x460 = 160 * 7 = index * 7.  The subagent confused the offset with WORD0.
- Our 7 values are WORD0-WORD6, matching Linux's 7 data dwords exactly.
- Minor differences (stride 48 vs 16, WORD3 0 vs 1) are correct for our
  use case (3 vec4s per vertex, not 1).

**D11. mgcg_init missing is root cause — UNLIKELY**
- The mgcg subagent confirmed mgcg_init does NOT contain CB clock gating
  registers (CB regs are 0x28040+, mgcg_init is all 0x9xxx range).
- The hang state (SH busy, CB idle) is the OPPOSITE of what missing mgcg
  would cause: if shader units were clock-gated off, SH would be IDLE.
- SH being BUSY means the shader IS running.  CB being IDLE means CB's
  writes are being dropped (BIF_FB_EN=0, now fixed in pass 6).
- mgcg_init is 155 registers — deferred (ponytail: too much code for
  an unlikely root cause).

**D12. TA_CNTL_AUX blob value 0x07000002 vs golden 0x00000002 — NOT a bug**
- The blob (r7xx_default_state) sets 0x07000002 which includes
  SYNC_GRADIENT|SYNC_WALKER|SYNC_ALIGNER bits (bits 24-26).
- The golden register sets 0x00000002 (just DISABLE_CUBE_ANISO).
- The blob value is MORE configured (has sync bits), not less.
- The blob is emitted per-draw and overwrites the golden value, which is
  the intended behavior.  Not a bug.

**D13. SQ ring registers missing — NOT a bug for RV770**
- Linux rv770_gpu_init does NOT set SQ_ESGS/GSVS/ESTMP/GSTMP/VSTMP_RING
  registers.
- These control inter-stage ring buffers used only with ES/GS/tessellation.
- Our shader doesn't use ES/GS, so these are not needed.

**D14. Streamout misconfiguration — NOT the hang cause for add stage**
- Streamout is disabled (VGT_STRMOUT_EN=0) for the add stage.
- The streamout stage has minor bugs (BASE_0 value, no disable after draw)
  but these only affect the streamout stage, not the add stage.

### Other findings (not bugs)

- **SPI registers**: All correct.  SPI_THREAD_GROUPING override to 1 is
  necessary and correct for RV770.  SPI_PS_INPUT_CNTL_0 override to 0
  for empty PS prevents SPI stall.  PERSP_GRADIENT_ENA override matches
  Mesa behavior.
- **Shader bytecode**: LLVM IR looks correct.  VS exports POS+PARAM0+PARAM1,
  PS exports color.  EOP bit depends on LLVM version (need >= r180734,
  April 2013).  GPR relocation from (0,1,2) to (1,2,3) is correct ABI fix.
- **GRBM_CNTL (0x8000)**: Linux sets GRBM_READ_TIMEOUT(0xff).  We don't
  set it.  Low risk — default may be sufficient.  Not added (ponytail).

### Summary of all fixes applied (passes 5-7)

**Pass 5 (11 fixes):** B1-B8, B15 + ENABLE_L2_CACHE
**Pass 6 (4 fixes):** B16 (BIF_FB_EN), B17 (GB_TILING_CONFIG), B18 (golden
registers), B19 (MC idle waits)
**Pass 7 (3 fixes):** B22 (PA_SC_FORCE_EOV_MAX_CNTS), B23 (PA_CL_ENHANCE),
B24 (TCP_CNTL)

Total: 18 confirmed bugs fixed across 3 passes.

### Remaining known gaps (ordered by likelihood of being hang cause)

1. **B20: Clock gating (mgcg) init** — 155 registers not set.  Unlikely
   root cause (mgcg doesn't control CB clock gating, and SH being busy
   means shader IS running).  Deferred.
2. **Boot sequence order** — init_rv770_graphics_resources called during
  GPU add prep, not during boot.  Known architectural difference.
3. **GRBM_CNTL** — not set.  Low risk, default may be sufficient.
4. **SPI_CONFIG_CNTL (0x9100)** — not set.  Linux sets GPR_WRITE_PRIORITY(0)
   which is likely the default.
5. **HDP_HOST_PATH_CNTL** — not set.  Linux does RMW with no change.
6. **CB_COLOR[1-7]_BASE** — not cleared.  Not needed (only using CB0).
7. **Streamout stage bugs** — BASE_0 value, no disable after draw.  Only
   affects streamout stage, not add stage.

### Root cause assessment

The most likely root cause of the shader→CB hang is **B16: BIF_FB_EN=0**
(fixed in pass 6).  The hang state (SH/SX/SPI busy, CB idle) is exactly
what happens when the CB's writes to memory are silently dropped by the
BIF block because framebuffer access is disabled.

Secondary suspects (now fixed):
- B17: GB_TILING_CONFIG not set (backend map undefined)
- B18: Golden registers not applied (23 of 27 missing)
- B22: PA_SC_FORCE_EOV_MAX_CNTS not set (vertex processing may hang)

If the hang persists after testing, the next step is to add rv770_mgcg_init[]
(155 clock gating registers) and verify the LLVM shader bytecode EOP bit.

## Fable-loop audit pass 8 (2026-07-21, 14 subagents + fixes)

Pass 8 launched 14 subagents covering: r7xx_default_state blob line-by-line,
CB_COLOR0 setup, draw packet, completion/fence/EOP, CP ring/firmware, AGP
memory mapping, viewport/scissor, surface sync/cache flush, SQ_PGM shader
registers, CB_SHADER_CONTROL offset, TA/TD/TCP, and more.  6 completed
successfully; 8 were rate-limited and re-launched as 4 focused subagents.

### Confirmed bugs (verified against primary sources)

**B25. Missing CB flush after draw (CRITICAL)** — build_rv770_add_draw
- Linux r600_blit_kms.c emits `SURFACE_SYNC(CB_ACTION_ENA|CB0_DEST_BASE_ENA)`
  after EVERY draw to flush the CB cache so pixel shader exports reach
  memory before the fence is written.
- We had NO CB flush after the draw.  The fence SURFACE_SYNC only flushes
  read caches (TC|VC|SH|FULL_CACHE), not the CB write cache.
- Without this, the fence may complete before CB data is visible, causing
  the CPU to read stale/zero data and think the GPU hung.
- This is a STRONG candidate for the "CB idle" hang state: the CB may have
  completed its writes but they're stuck in the CB cache, never flushed
  to AGP memory.
- **Fix**: Added `SURFACE_SYNC(CB_ACTION_ENA|CB0_DEST_BASE_ENA, 0xFFFFFFFF,
  color_gpu>>8, 10)` after the draw, before emit_rv770_completion.

**B26. PA_SC_EDGERULE override to 0xFFFF in full_gfx_init** — emit_rv770_full_gfx_init
- The r7xx_default_state blob sets PA_SC_EDGERULE=0xaaaaaaaa (correct for
  normal rasterization).
- emit_rv770_full_gfx_init overrode it to 0xFFFF, breaking edge
  rasterization rules.
- **Fix**: Removed the override; PA_SC_EDGERULE stays 0xaaaaaaaa from blob.

### Disproved claims

**D15. CB_SHADER_MASK not set — NOT a bug**
- Subagent claimed CB_SHADER_MASK (0x2823C) is not set.
- WRONG.  The blob sets it at line 1097: `0xc0026900, 0x0000008e,
  0x0000000f, 0x0000000f` — SET_CONTEXT_REG_SEQ count=2, offset 0x8E
  (CB_TARGET_MASK), next reg CB_SHADER_MASK, both 0xF.

**D16. AGP address translation wrong — NOT a bug**
- Subagent claimed agp_mc_addr() should return (paddr>>22)-(agp_start>>22).
- WRONG.  AGP_BASE register encoding is >>22, but the MC address
  translation is gpu_addr = agp_start + paddr (byte address).  When
  agp_start=0, gpu_addr = paddr.  Proof: CP stage works, meaning
  CP_RB_BASE = ring_gpu>>8 = paddr>>8 is correct.
- The subagent confused register encoding with address translation.

**D17. VTE_CNTL override is a bug — NOT a bug**
- Subagent claimed line 1226 override of PA_CL_VTE_CNTL to 0x40F should
  be removed to use the blob's value 0x100.
- WRONG.  The blob's 0x100 (VTX_XY_FMT=1) is for screen-space VS.
  Our VS outputs NDC.  With VTX_XY_FMT=1, NDC(-1,-1)→screen(-1,-1)
  misses pixel (0,0).  With viewport transform (0x40F),
  NDC(-1,-1)→screen(0,0) covers pixel (0,0).
- The override at line 1226 is CORRECT.  The comment at 1246-1252 is
  misleading (it claims the blob value works for NDC, but it doesn't).

### Other findings (not bugs)

- **r7xx_default_state blob**: Matches Linux exactly (line-by-line verified).
  All packets, offsets, and values match.  CB_SHADER_CONTROL offset 0x1E8
  = 0x287A0 is correct (pass 1 "discrepancy" was a false alarm).
- **Completion/fence/EOP**: Matches Linux r600_fence_ring_emit exactly.
  INT_SEL=0 (no interrupt) is intentional for polling.  All packet
  fields correct.
- **CP ring/firmware**: Matches Linux rv770_cp_load_microcode and
  r600_cp_resume exactly.  CP_ME_CNTL=0xFF to unhalt matches Linux.
- **SQ_PGM shader registers**: All addresses and values correct.
  SQ_PGM_EXPORTS_PS=2 matches Linux.  SQ_PGM_RESOURCES_PS bit 28
  (PRIME_CACHE) matches Linux.
- **CB_COLOR0 setup**: All registers correct.  CB_COLOR0_INFO uses
  LINEAR_GENERAL (0) instead of ARRAY_1D_TILED_THIN1 (2) — intentional
  for 1-pixel surface to avoid tile alignment requirements.
- **Draw packet**: DI_PT_TRILIST (4), 3 vertices, auto-indexed.  Correct.
- **Vertex data**: 3 vertices, 12 floats each, NDC positions with W=1.
  Fullscreen triangle (-1,-1),(3,-1),(-1,3).  Correct.
- **Viewport/scissor**: VTE_CNTL=0x40F (viewport transform), scale/offset
  = 0.5/0.5, scissor TL=(0,0) BR=(1,1).  Correct for 1x1 pixel target.
- **GRBM_SOFT_RESET**: Bits match Linux r600_gpu_soft_reset for RV770
  (DB|CB|PA|SC|SPI|SX|SH|TC|TA|VC|VGT).

### Summary of all fixes applied (passes 5-8)

**Pass 5 (11 fixes):** B1-B8, B15 + ENABLE_L2_CACHE
**Pass 6 (4 fixes):** B16 (BIF_FB_EN), B17 (GB_TILING_CONFIG), B18 (golden
registers), B19 (MC idle waits)
**Pass 7 (3 fixes):** B22 (PA_SC_FORCE_EOV_MAX_CNTS), B23 (PA_CL_ENHANCE),
B24 (TCP_CNTL)
**Pass 8 (2 fixes):** B25 (CB flush after draw), B26 (PA_SC_EDGERULE override)

Total: 20 confirmed bugs fixed across 4 passes.

### Root cause assessment (updated)

The most likely root cause of the shader→CB hang is now **B25: Missing CB
flush after draw**.  The hang state (SH/SX/SPI busy, CB idle) is consistent
with the CB having completed its writes but the data being stuck in the
CB cache, never flushed to AGP memory.  The fence would then complete
before the CB data is visible, causing the CPU to read stale canary data.

Secondary suspects (already fixed):
- B16: BIF_FB_EN=0 (CB writes silently dropped)
- B17: GB_TILING_CONFIG not set (backend map undefined)
- B22: PA_SC_FORCE_EOV_MAX_CNTS not set (vertex processing may hang)

### Remaining known gaps (ordered by likelihood of being hang cause)

1. **B20: Clock gating (mgcg) init** — 155 registers not set.  Unlikely
   root cause (mgcg doesn't control CB clock gating).  Deferred.
2. **Boot sequence order** — init_rv770_graphics_resources called during
  GPU add prep, not during boot.  Known architectural difference.
3. **GRBM_CNTL** — not set.  Low risk, default may be sufficient.
4. **SPI_CONFIG_CNTL (0x9100)** — not set.  Linux sets GPR_WRITE_PRIORITY(0)
   which is likely the default.
5. **HDP_HOST_PATH_CNTL** — not set.  Linux does RMW with no change.
6. **Streamout stage bugs** — BASE_0 value, no disable after draw.  Only
   affects streamout stage, not add stage.
7. **Misleading VTE_CNTL comment** — code is correct, comment is wrong.
   Not a bug, just confusing.

## Fable-loop audit pass 9 (2026-07-21, 6 subagents)

Pass 9 launched 6 subagents covering: LLVM shader bytecode, HDP coherency,
init sequence order, register bit fields, SPI PS input linkage, and PA_SC
scan converter.  All 6 completed successfully.

### Confirmed bug (verified against primary sources)

**B27. CP resumed before graphics registers fully programmed** — init_rv770_graphics_resources
- Line 3075 (old) wrote CP_ME_CNTL=0 (resume CP) immediately after the
  graphics soft reset, BEFORE applying golden registers, GB_TILING_CONFIG,
  SQ registers, and DB_DEBUG3 RMW.
- Linux's rv770_startup does rv770_gpu_init (all graphics registers) BEFORE
  rv770_cp_load_microcode and r600_cp_resume.
- While MMIO writes bypass the CP and the ring is empty (so CP is idle),
  matching Linux's order eliminates any possibility of CP interfering
  with graphics init.
- **Fix**: Moved CP_ME_CNTL=0 (resume) to AFTER all register writes and
  readback verification, at the end of init_rv770_graphics_resources.

### Disproved claims

**D18. Missing .ll shader source files — NOT a bug**
- Subagent claimed rv770_constant_ps.ll, rv770_param0_ps.ll,
  rv770_constant_vs.ll, rv770_stream_add_vs.ll are missing.
- WRONG. All 6 .ll files exist in examples_egpu_terrascale/ and were
  verified by direct file read.

**D19. HDP_NONSURFACE_BASE calculation wrong — NOT a bug**
- Subagent claimed (fb_start_24 << 24) >> 8 is wrong.
- WRONG. (0xE0 << 24) >> 8 = 0xE0000000 >> 8 = 0x00E00000, which equals
  Linux's vram_start >> 8 = 0xE0000000 >> 8 = 0x00E00000. The subagent's
  suggested fix (fb_start_24 << 16 = 0xE0 << 16 = 0x00E00000) gives the
  SAME value. Not a bug.

**D20. Missing SQ_VTX_SEMANTIC_* registers — NOT a bug**
- Subagent claimed SQ_VTX_SEMANTIC_* registers need to be set.
- WRONG. The r7xx_default_state blob doesn't set them, and Linux
  r600_blit_kms.c doesn't set them. Our fetch shader handles GPR mapping
  directly via VFETCH instructions. The semantic table is not involved
  when using a separate fetch shader.

**D21. Missing HDP_REG_COHERENCY_FLUSH_CNTL — NOT a bug for RV770**
- Subagent claimed we need to write HDP_REG_COHERENCY_FLUSH_CNTL.
- WRONG for RV770. Linux rv770_mc_program reads HDP_DEBUG1 instead
  (r7xx hw bug workaround). We already do this at line 1724.

### Other findings (not bugs)

- **Shader bytecode**: All 6 .ll files exist and compile correctly with
  LLVM R600 backend (-march=r600 -mcpu=rv770). VS exports POS/PARAM0/PARAM1,
  PS exports color with 4 ADD ALUs. Fetch shader writes to GPRs 1/2/3.
  VS is patched to read from GPRs 1/2/3 (Mesa ABI relocation).
- **HDP coherency**: HDP_NONSURFACE_BASE/INFO/SIZE all correct. HDP_DEBUG1
  read for r7xx hw bug workaround. sysmem_sync_for_device/cpu called at
  right times. Duplicate HDP surface clear (harmless, redundant).
- **Register bit fields**: All 12 verified correct (SQ_PGM_RESOURCES_PS
  bit 28, CB_COLOR0_INFO fields, PA_CL_VTE_CNTL bits, PA_CL_CLIP_CNTL
  bit 16, SPI_PS_IN_CONTROL_0 bit 28, SQ_THREAD_RESOURCE_MGMT, SQ_CONFIG,
  VGT_CACHE_INVALIDATION, PA_SC_FIFO_SIZE).
- **SPI PS input linkage**: SPI_PS_INPUT_CNTL_0 override to 0 for empty PS
  is correct. SPI_VS_OUT_ID_0 and SPI_VS_OUT_CONFIG correctly map VS
  exports to PS inputs. PERSP_GRADIENT_ENA unconditionally set (matches
  Mesa). LINEAR_GRADIENT_ENA only when num_interp > 0.
- **PA_SC scan converter**: All PA_SC registers match Linux exactly
  (PA_SC_MODE_CNTL=0x00004010, PA_SC_FIFO_SIZE=0x130300F9,
  PA_SC_CLIPRECT_RULE=0x0000FFFF, PA_SC_EDGERULE=0xaaaaaaaa,
  PA_SC_FORCE_EOV_MAX_CNTS=0x00FF0FFF).

### Summary of all fixes applied (passes 5-9)

**Pass 5 (11 fixes):** B1-B8, B15 + ENABLE_L2_CACHE
**Pass 6 (4 fixes):** B16 (BIF_FB_EN), B17 (GB_TILING_CONFIG), B18 (golden
registers), B19 (MC idle waits)
**Pass 7 (3 fixes):** B22 (PA_SC_FORCE_EOV_MAX_CNTS), B23 (PA_CL_ENHANCE),
B24 (TCP_CNTL)
**Pass 8 (2 fixes):** B25 (CB flush after draw), B26 (PA_SC_EDGERULE override)
**Pass 9 (1 fix):** B27 (CP resume timing in init_rv770_graphics_resources)

Total: 21 confirmed bugs fixed across 5 passes.

### Root cause assessment (updated)

The most likely root cause remains **B25: Missing CB flush after draw**.
The init sequence order fix (B27) is a correctness improvement that
eliminates a potential race condition, but is unlikely to be the primary
hang cause since MMIO writes bypass the CP and the ring is empty during
graphics init.

## Fable-loop audit pass 10 (2026-07-21, 6 subagents)

Pass 10 launched 6 subagents covering: PM4 packet encoding, CP ring buffer
management, vertex buffer resource (SET_RESOURCE) packet, VGT primitive and
draw packet, CP firmware loading, and SQ_PGM_RESOURCES bit fields.  All 6
completed successfully.

### Confirmed bugs (verified against primary sources)

**B28. SQ_VTX_CONSTANT_WORD3 = 0 (should be 1<<0)** — build_rv770_add_draw
- Linux r600_blit_kms.c set_vtx_resource sets WORD3 (4th dword of resource
  descriptor) to `1 << 0 = 1`.  r600d.h doesn't define the bit fields of
  SQ_VTX_CONSTANT_WORD3_0 (0x3000c), but the Linux blit always sets bit 0.
- We set WORD3 to 0.  Matching Linux eliminates any ambiguity.
- **Fix**: Changed WORD3 from 0 to `1 << 0` in the set_resource call.

**B29. Missing PKT3_INDEX_TYPE before DRAW_INDEX_AUTO** — build_rv770_add_draw
- Linux r600_blit_kms.c draw_auto emits PKT3_INDEX_TYPE(0) with
  DI_INDEX_SIZE_16_BIT before PKT3_DRAW_INDEX_AUTO.
- For DI_SRC_SEL_AUTO_INDEX, the index type is ignored by hardware, but
  Linux always emits it.  Matching that eliminates any ambiguity.
- **Fix**: Added PKT3_INDEX_TYPE(0) before PKT3_DRAW_INDEX_AUTO.

### Disproved claims

**D22. Missing RB_NO_UPDATE in CP_RB_CNTL — NOT a bug**
- Subagent claimed cp_resume should set RB_NO_UPDATE.
- WRONG.  Linux r600_cp_resume sets RB_NO_UPDATE only when wb is DISABLED
  (SCRATCH_UMSK=0).  We set SCRATCH_UMSK=0xFF (wb enabled), so NOT setting
  RB_NO_UPDATE is CORRECT.  The subagent compared against the load_cp_fw
  path (which uses RB_NO_UPDATE because CP is halted), not the cp_resume
  path.

**D23. DX10_CLAMP missing in SQ_PGM_RESOURCES — NOT a bug**
- Subagent claimed DX10_CLAMP is bit 15 of SQ_PGM_RESOURCES.
- WRONG.  DX10_CLAMP is bit 4 of SQ_CONFIG (0x8C00), not SQ_PGM_RESOURCES.
  Linux rv770_gpu_init does NOT set DX10_CLAMP for RV770.  Our SQ_CONFIG
  value (0xE4000007) matches Linux exactly.

**D24. SET_RESOURCE offset calculation wrong — NOT a bug**
- Subagent claimed `index * 7` is the wrong offset.
- WRONG.  For resource 160: `160 * 7 = 1120 = 0x460`, which exactly matches
  Linux's `0x460` offset.  The subagent confused the packet count field
  with the resource offset.

**D25. WORD1 (base address) should be shifted — NOT a bug**
- Subagent claimed WORD1 should be `gpu_addr >> 8`.
- WRONG.  Linux uses `gpu_addr & 0xffffffff` (byte address, NOT shifted).
  Our `vertices_gpu` is the AGP byte address.  Correct.

**D26. Stride should be 16, not 48 — NOT a bug**
- Subagent claimed stride should be 16 (matching Linux blit).
- WRONG for our use case.  Linux blit uses 16-byte vertices (4 floats).
  We use 48-byte vertices (12 floats: pos + a + b).  Stride=48 is correct
  for our vertex layout.

### Other findings (not bugs)

- **PM4 packet encoding**: All packet headers correct (SET_CONFIG_REG 0x68,
  SET_CONTEXT_REG 0x69, SET_RESOURCE 0x6D, DRAW_INDEX_AUTO 0x2D).  Count
  field = following_dwords - 1.  Compute flag (bit 1) handled correctly.
- **CP ring buffer management**: CP_RB_BASE, CP_RB_CNTL, CP_RB_RPTR_ADDR,
  CP_RB_WPTR all correct.  Ring size 64KB.  RPTR writeback at wb_gpu+1024
  (RADEON_WB_CP_RPTR_OFFSET).  Scratch at wb_gpu+0 (RADEON_WB_SCRATCH_OFFSET).
- **CP firmware loading**: Matches Linux rv770_cp_load_microcode exactly.
  PFP first, then ME.  Big-endian firmware converted to native.  CP halted
  and reset before loading.  R700_PFP_UCODE_SIZE=848, R700_PM4_UCODE_SIZE=1360.
- **VGT primitive setup**: VGT_PRIMITIVE_TYPE=DI_PT_TRILIST(4) correct for
  triangle list.  VGT_NUM_INSTANCES=1 correct.  VGT_REUSE_OFF=1 correct.
- **SQ_PGM_RESOURCES**: NUM_GPRS, STACK_SIZE, PRIME_CACHE (bit 28) all
  correct.  DX10_CLAMP is in SQ_CONFIG (not PGM_RESOURCES) and Linux
  doesn't set it for RV770.

### Summary of all fixes applied (passes 5-10)

**Pass 5 (11 fixes):** B1-B8, B15 + ENABLE_L2_CACHE
**Pass 6 (4 fixes):** B16 (BIF_FB_EN), B17 (GB_TILING_CONFIG), B18 (golden
registers), B19 (MC idle waits)
**Pass 7 (3 fixes):** B22 (PA_SC_FORCE_EOV_MAX_CNTS), B23 (PA_CL_ENHANCE),
B24 (TCP_CNTL)
**Pass 8 (2 fixes):** B25 (CB flush after draw), B26 (PA_SC_EDGERULE override)
**Pass 9 (1 fix):** B27 (CP resume timing in init_rv770_graphics_resources)
**Pass 10 (2 fixes):** B28 (SQ_VTX_CONSTANT_WORD3=1), B29 (PKT3_INDEX_TYPE)

Total: 23 confirmed bugs fixed across 6 passes.

### Root cause assessment (updated)

The most likely root cause remains **B25: Missing CB flush after draw**.
The new fixes (B28, B29) are correctness improvements that match Linux
exactly, but are unlikely to be the primary hang cause:
- B28 (WORD3=1): The bit is undefined in r600d.h; setting it to 0 may work.
- B29 (INDEX_TYPE): For auto-index mode, the index type is ignored.

The hang state (SH busy, CB idle) is most consistent with the CB having
completed writes but data being stuck in the CB cache (B25), or the CB
writes being silently dropped (B16, already fixed).

## Fable-loop audit pass 11 (2026-07-21, 6 subagents)

Pass 11 launched 6 subagents covering: CB_COLOR0_SIZE/VIEW/MASK, ME_INITIALIZE
packet, CB_COLOR_CONTROL, MC_VM system address space, VGT_EVENT/CONTEXT_CONTROL/
WAIT_UNTIL, and SQ/CP FIFO registers.  All 6 completed.

### Confirmed bugs (verified against primary sources)

**B30. SQ_GPR_RESOURCE_MGMT_1 missing NUM_CLAUSE_TEMP_GPRS** — init_rv770_graphics_resources
- Linux rv770_gpu_init: `NUM_CLAUSE_TEMP_GPRS(((max_gprs*24)/64)/2)` = 48 for RV770
- `NUM_CLAUSE_TEMP_GPRS(48) = 48 << 28 = 0x30000000`
- We set 0x00600060, Linux sets 0x30600060
- **Impact**: Clause temporary GPRs not allocated — shaders using CF temps may fail
- **Fix**: Changed 0x00600060 to 0x30600060

**B31. VGA_MEMORY_DISABLE wrong bit (1<<16 instead of 1<<4)** — program_mc_vram_linux
- Linux avivod.h: `VGA_MEMORY_DISABLE = (1 << 4)`, `VGA_SOFT_RESET = (1 << 16)`
- We set `1 << 16` (VGA_SOFT_RESET), should be `1 << 4` (VGA_MEMORY_DISABLE)
- **Impact**: VGA aperture not locked out; VGA reads can trample MC config
- **Fix**: Changed `1 << 16` to `1 << 4`

**B32. Missing VGA_HDP_CONTROL in program_agp** — program_agp
- Linux rv770_mc_program always sets VGA_HDP_CONTROL before MC config
- program_mc_vram_linux had it (with wrong bit, fixed in B31), program_agp didn't
- **Impact**: VGA aperture not locked out in AGP path
- **Fix**: Added `self.wreg(0x328, 1 << 4)` after HDP init, before MC config

**B33. Missing GRBM_CNTL** — init_rv770_graphics_resources
- Linux rv770_gpu_init: `WREG32(GRBM_CNTL, GRBM_READ_TIMEOUT(0xff))`
- GRBM_CNTL (0x8000) controls GRBM read timeout
- We didn't set it; VBIOS default may be too short
- **Impact**: GRBM reads may time out, returning garbage and hanging the pipeline
- **Fix**: Added `self.wreg(0x8000, 0xFF)` before the regs tuple

**B34. Missing mc_wait_for_idle in program_mc_vram_linux** — program_mc_vram_linux
- Linux rv770_mc_program waits for MC idle before AND after MC programming
- program_agp had both waits (pass 5 B19), program_mc_vram_linux had neither
- **Impact**: MC register writes may be lost if MC is busy
- **Fix**: Added mc_wait_for_idle before and after MC programming

### Disproved claims

**D27. System aperture should cover VRAM+AGP — NOT a bug**
- Subagent claimed system aperture should include VRAM
- Linux includes VRAM in system aperture as a safety net, but FB accesses go
  through FB_LOCATION, not SYSTEM_APERTURE.  Our stub FB is unused (we only
  use AGP for actual memory).  Excluding it from system aperture is fine.

**D28. MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR should be 0 — NOT a bug**
- Subagent claimed default addr should be 0, not FB base
- Linux sets it to `vram_scratch.gpu_addr >> 12` (a VRAM address)
- We set it to FB base >> 12, which is also a valid VRAM address
- Both redirect out-of-range accesses to a valid address

**D29. CB_COLOR0_SIZE=0 drops writes — NOT a bug**
- Subagent claimed slice=0 causes dropped writes
- For 8x8 surface: pitch=(8/8)-1=0, slice=(8*8/64)-1=0, SIZE=0 is correct
- The comment about "non-zero slice" was incorrect, but the value is right
- CB writes to pixel (0,0) within the 8x8 surface work fine

**D30. Dimension mismatch (1x1 viewport vs 8x8 CB_SIZE) — NOT a bug**
- Subagent claimed viewport/CB_SIZE mismatch is a bug
- This is intentional: render 1 pixel, allocate 8x8-aligned surface
- The CB writes to pixel (0,0) within the 8x8 surface

### Other findings (not bugs)

- **ME_INITIALIZE packet**: Correct format (count=5, 6 dwords).  Values match
  Linux r600_cp_start for RV770: dword1=1, dword2=0, dword3=7 (max_hw_contexts-1),
  dword4=0x10000 (DEVICE_ID(1)), dword5=0, dword6=0.
- **CB_COLOR_CONTROL**: 0x00CC0000 correct (ROP3=COPY, SPECIAL_OP=NORMAL).
  Matches r7xx_default_state blob and Mesa.
- **CB_TARGET_MASK/CB_SHADER_MASK**: Both 0xF (RGBA enabled).  Correct.
- **CONTEXT_CONTROL**: (0x80000000, 0x80000000) correct.  Matches r7xx blob.
- **WAIT_UNTIL**: WAIT_3D_IDLE=1<<15, WAIT_3D_IDLECLEAN=1<<17 correct.
- **VGT_EVENT_INITIATOR**: Not needed — Linux blit doesn't emit pre-draw events.
  SURFACE_SYNC after draw is the correct pattern.
- **SQ_MS_FIFO_SIZES**: 0x08E00120 correct for RV770.
- **CP_QUEUE_THRESHOLDS**: 0x00002B16 correct (ROQ_IB1_START(0x16)|ROQ_IB2_START(0x2b)).
- **CP_MEQ_THRESHOLDS**: 0x00000030 correct (STQ_SPLIT(0x30)).
- **SQ_DYN_GPR_SIZE_SIMD_AB_0-7**: 0x98989898 correct (already set at lines 3124-3127).
- **SX_EXPORT_BUFFER_SIZES**: 0x001B031F correct (COLOR=31, POS=3, SMX=27).
- **PA_SC_FIFO_SIZE**: 0x130300F9 correct for RV770.
- **TA_CNTL_AUX**: 0x07000002 correct (DISABLE_CUBE_ANISO=bit1 is set).
- **DB_DEBUG**: 0x00000000 correct for r7xx (r6xx uses 0x82000000).
- **DB_WATERMARKS**: 0x00420204 correct for r7xx (r6xx uses 0x01020204).
- **DB_DEBUG4**: Not needed for RV770 (Linux only sets it for family != RV770).
- **HDP_HOST_PATH_CNTL**: Linux does RMW (posting read), not a real config change.

### Summary of all fixes applied (passes 5-11)

**Pass 5 (11 fixes):** B1-B8, B15 + ENABLE_L2_CACHE
**Pass 6 (4 fixes):** B16 (BIF_FB_EN), B17 (GB_TILING_CONFIG), B18 (golden
registers), B19 (MC idle waits)
**Pass 7 (3 fixes):** B22 (PA_SC_FORCE_EOV_MAX_CNTS), B23 (PA_CL_ENHANCE),
B24 (TCP_CNTL)
**Pass 8 (2 fixes):** B25 (CB flush after draw), B26 (PA_SC_EDGERULE override)
**Pass 9 (1 fix):** B27 (CP resume timing in init_rv770_graphics_resources)
**Pass 10 (2 fixes):** B28 (SQ_VTX_CONSTANT_WORD3=1), B29 (PKT3_INDEX_TYPE)
**Pass 11 (5 fixes):** B30 (SQ_GPR_RESOURCE_MGMT_1 CLAUSE_TEMP), B31
(VGA_MEMORY_DISABLE bit), B32 (VGA_HDP_CONTROL in program_agp), B33 (GRBM_CNTL),
B34 (mc_wait_for_idle in program_mc_vram_linux)

Total: 28 confirmed bugs fixed across 7 passes.

### Root cause assessment (updated)

**B33 (missing GRBM_CNTL)** is a strong new candidate for the primary hang cause.
Without GRBM_READ_TIMEOUT set, GRBM reads may time out and return garbage,
causing the pipeline to read wrong register values and hang.  This is set very
early in Linux rv770_gpu_init (before any other register programming), so its
absence could affect all subsequent register writes.

**B30 (missing NUM_CLAUSE_TEMP_GPRS)** is another strong candidate.  Without
clause temporary GPRs allocated, shaders that use CF temps (which our LLVM-
compiled shaders likely do) may fail to execute correctly, causing the SH to
hang.

**B31/B32 (VGA_MEMORY_DISABLE)** could cause VGA reads to trample MC config,
but this would affect memory routing, not the SH busy state specifically.

The hang state (SH busy, CB idle) is most consistent with:
1. B33: GRBM reads returning garbage → SH reads wrong shader/data → hang
2. B30: No clause temp GPRs → shader CF fails → SH hangs
3. B25: CB data stuck in cache (already fixed)

## Fable-loop audit pass 12 (2026-07-21, 6 subagents)

Pass 12 launched 6 subagents covering: SQ_PGM_START shader base addresses,
SPI interpolation registers, PA_SU/PA_CL viewport/clip setup, DB depth buffer
registers, EVENT_WRITE_EOP fence packet, and AGP enable / L1 TLB programming.
All 6 completed.

### Confirmed bugs (verified against primary sources)

**B35. PA_CL_VTE_CNTL override contradicts blob's VTX_XY_FMT=1** — build_rv770_add_draw
- The r7xx_default_state blob sets PA_CL_VTE_CNTL=0x00000100 (VTX_XY_FMT=1,
  screen-space passthrough, no viewport transform)
- Line 1231 overrode it to 0x63F (VPORT scale/offset enabled, VTX_XY_FMT=0,
  perspective divide enabled)
- With viewport scale=0.5, offset=0.5: vertex (-1,-1) maps to screen (0,0),
  exactly on the pixel corner — risky for the top-left rasterization rule
- The comment at lines 1251-1258 explicitly said "do not override" but the
  override was still present
- **Impact**: Vertex exactly on pixel (0,0) corner may not rasterize due to
  top-left rule → no pixels written → CB idle → SH busy waiting for export
- **Fix**: Removed the PA_CL_VTE_CNTL override; use blob's 0x00000100

**B36. DB_RENDER_CONTROL=0 re-enables depth/stencil compression** — emit_rv770_full_gfx_init + build_rv770_add_draw
- The r7xx_default_state blob sets DB_RENDER_CONTROL=0x60
  (STENCIL_COMPRESS_DISABLE | DEPTH_COMPRESS_DISABLE)
- Lines 1036 and 1246 overrode it to 0, re-enabling compression
- With no depth buffer allocated (DB_DEPTH_INFO=0), compression can hang
  the DB waiting for depth data that never arrives
- **Impact**: DB compression with no depth buffer → DB hang → pipeline stall
- **Fix**: Changed both overrides from 0 to 0x60

### Disproved claims

**D31. SPI_PS_INPUT_CNTL missing OFFSET field — NOT a bug**
- Subagent claimed OFFSET field (bits 10-15) is missing
- The OFFSET field does NOT exist on r600/RV770 — it only exists on
  evergreen/si.  The subagent confused r600 with evergreen.
- r600 SPI_PS_INPUT_CNTL_0 bit fields (from Mesa r600d.h):
  - Bits 0-7: SEMANTIC
  - Bits 8-9: DEFAULT_VAL
  - Bit 10: FLAT_SHADE
  - Bit 11: SEL_CENTROID
  - Bit 12: SEL_LINEAR
  - Bits 13-16: CYL_WRAP
  - Bit 17: PT_SPRITE_TEX
  - Bit 18: SEL_SAMPLE
- add.py sets SEMANTIC=0/1 and SEL_LINEAR=1, which is correct

**D32. Bit 12 is FLAT_SHADE — NOT a bug**
- Subagent claimed bit 12 is FLAT_SHADE and is incorrectly set
- Bit 12 is SEL_LINEAR, NOT FLAT_SHADE (which is bit 10)
- SEL_LINEAR=1 selects linear interpolation, which is correct for the
  add operation (values are flat across the triangle)

**D33. Missing TLB flush after AGP enable — NOT a bug**
- Subagent claimed Linux calls r600_pcie_gart_tlb_flush() after AGP enable
- Linux rv770_agp_enable() does NOT call a TLB flush
- In pass-through mode (SYSTEM_ACCESS_MODE_NOT_IN_SYS), there are no PTEs
  to invalidate — the TLB passes addresses through without translation
- TLB flush is only needed when changing PTEs (PCIe GART mode)

**D34. INT_SEL=0 vs Linux's INT_SEL=2 — NOT a bug**
- Subagent claimed INT_SEL=0 might not guarantee write confirmation
- INT_SEL=0 is intentional: TinyGPU masks MSIs, so interrupts are disabled
- Polling-based fence detection works correctly (CPU polls memory)
- INT_SEL=2 would raise an interrupt that never gets serviced

### Other findings (not bugs)

- **SQ_PGM_START_* encoding**: All use >> 8 shift (256-byte units), matching
  Linux and Mesa.  Addresses are 256-byte aligned.  No bugs.
- **SQ_PGM_CF_OFFSET_***: All set to 0.  Correct.
- **SQ_PGM_RESOURCES_***: Correct (already audited in pass 10).
- **EVENT_WRITE_EOP packet**: Correct format (count=4, 5 dwords).
  EVENT_TYPE=CACHE_FLUSH_AND_INV_TS(0x14), EVENT_INDEX=5, DATA_SEL=1(32-bit),
  INT_SEL=0 (intentional).  Matches Linux r600_fence_ring_emit.
- **SURFACE_SYNC before fence**: Correct (TC|VC|SH|FULL_CACHE for RV770).
- **CPU fence polling**: Correct (sysmem_sync_for_cpu + 32-bit compare).
- **AGP enable sequence**: Correct (L2 cache, 7 L1 TLBs, VM contexts).
  Matches Linux rv770_agp_enable exactly.
- **VGT_PRIMITIVE_TYPE**: 4 (TRILIST).  Correct.
- **VGT_NUM_INSTANCES**: 1.  Correct.
- **PA_CL_CLIP_CNTL**: 0x00010000 (CLIP_DISABLE).  Correct for fullscreen tri.
- **PA_SU_SC_MODE_CNTL**: 0x00000244 (blob).  Correct.
- **PA_SU_VTX_CNTL**: 0x0000002d (blob).  Correct.
- **DB_DEPTH_CONTROL**: 0 (depth test disabled).  Correct.
- **DB_DEPTH_INFO**: 0 (no depth buffer).  Correct.
- **DB_SHADER_CONTROL**: 0.  Correct.
- **DB_ALPHA_TO_MASK**: 0x0000aa00 (blob).  Correct.
- **Viewport scale/offset**: Set to 0.5 but unused with VTX_XY_FMT=1.
  Harmless.

### Summary of all fixes applied (passes 5-12)

**Pass 5 (11 fixes):** B1-B8, B15 + ENABLE_L2_CACHE
**Pass 6 (4 fixes):** B16 (BIF_FB_EN), B17 (GB_TILING_CONFIG), B18 (golden
registers), B19 (MC idle waits)
**Pass 7 (3 fixes):** B22 (PA_SC_FORCE_EOV_MAX_CNTS), B23 (PA_CL_ENHANCE),
B24 (TCP_CNTL)
**Pass 8 (2 fixes):** B25 (CB flush after draw), B26 (PA_SC_EDGERULE override)
**Pass 9 (1 fix):** B27 (CP resume timing in init_rv770_graphics_resources)
**Pass 10 (2 fixes):** B28 (SQ_VTX_CONSTANT_WORD3=1), B29 (PKT3_INDEX_TYPE)
**Pass 11 (5 fixes):** B30 (SQ_GPR_RESOURCE_MGMT_1 CLAUSE_TEMP), B31
(VGA_MEMORY_DISABLE bit), B32 (VGA_HDP_CONTROL in program_agp), B33 (GRBM_CNTL),
B34 (mc_wait_for_idle in program_mc_vram_linux)
**Pass 12 (2 fixes):** B35 (PA_CL_VTE_CNTL override removed), B36
(DB_RENDER_CONTROL=0x60)

Total: 30 confirmed bugs fixed across 8 passes.

### Root cause assessment (updated)

**B35 (PA_CL_VTE_CNTL override)** is a strong new candidate for the primary
hang cause.  With the viewport transform enabled and scale=0.5, vertex
(-1,-1) maps to screen (0,0) — exactly on the pixel corner.  The top-left
rasterization rule may reject this edge, producing zero pixels.  The SH
would then be "busy" (waiting for export) but the CB would be idle (no
pixels to write).  This matches the observed hang state exactly.

**B36 (DB_RENDER_CONTROL)** is another strong candidate.  With compression
enabled and no depth buffer, the DB may hang waiting for depth data.

**B33 (missing GRBM_CNTL)** and **B30 (missing NUM_CLAUSE_TEMP_GPRS)**
remain strong candidates from pass 11.

The hang state (SH busy, CB idle) is most consistent with:
1. B35: Vertex on pixel corner → top-left rule rejects → no pixels → CB idle
2. B36: DB compression hang with no depth buffer → pipeline stall
3. B33: GRBM reads returning garbage → SH reads wrong shader/data → hang
4. B30: No clause temp GPRs → shader CF fails → SH hangs
5. B25: CB data stuck in cache (already fixed)

## Fable-loop audit pass 13 (2026-07-21, 6 subagents + fixes)

Subagents audited: shader bytecode, vertex fetch resource descriptor, CP
ring/IB submission, draw packet format, CB_COLOR0_INFO/ATTRIB, and
r7xx_default_state blob line-by-line comparison.

### Bugs found and fixed

**B37 (CRITICAL — fetch shader CF_RET opcode)**: The fetch shader's
terminating CF instruction used opcode 21 (0x15 = EMIT_VERTEX) instead
of 20 (0x14 = RETURN).  A fetch shader ending with EMIT_VERTEX causes
the SQ to wait for geometry vertex emission that never comes — an
infinite hang.  Verified against Mesa `r600_opcodes.h`:
`V_SQ_CF_WORD1_SQ_CF_INST_RETURN = 0x14`,
`V_SQ_CF_WORD1_SQ_CF_INST_EMIT_VERTEX = 0x15`.
Fixed in `build_rv770_vertex_fetch_blob()` and
`build_rv770_noop_fetch_blob()`.

**B38 (empty PS/VS CF opcode)**: `build_rv770_empty_ps_blob()` used
opcode 0x20 (CM_V_SQ_CF_WORD1_SQ_CF_INST_END, Cayman-only).  R700 has
no CF_INST_END — end-of-program is signaled by the END_OF_PROGRAM bit
(21) with a NOP (0x00) opcode.  Fixed to use NOP + EOP bit.

**B39 (VGT_NUM_INSTANCES packet type)**: Used `SET_CONFIG_REG` to write
VGT_NUM_INSTANCES.  Linux `r600_blit_kms.c draw_auto` uses the dedicated
`PACKET3_NUM_INSTANCES` (0x2F) packet, which has correct draw-time
timing.  Added `PKT3_NUM_INSTANCES = 0x2F` constant and switched the
emission.

**B40 (PA_SC_MODE_CNTL r6xx vs r7xx value)**: The `_R7XX_DEFAULT_STATE`
blob used 0x00004010 (the r6xx_default_state value) for PA_SC_MODE_CNTL
instead of 0x00514000 (the r7xx_default_state value).  This is the only
difference between the r6xx and r7xx default state blobs for this
register.  The r7xx value enables additional scan-converter features
(bits 18, 20, 22) that r7xx hardware expects.  Fixed to 0x00514000.

### Subagent claims disproved

- **Vertex stride encoding**: Subagent claimed `48 << 8` was wrong.
  Disproved: `SQ_VTXC_STRIDE(x) = (x) << 8`, so `48 << 8` is correct
  for a 48-byte stride (12 floats × 4 bytes).  Linux uses 16 << 8 for
  its 16-byte blit vertices.
- **CB_COLOR0_INFO FORMAT=0x23**: Subagent questioned this value.
  Disproved: `V_0280A0_COLOR_32_32_32_32_FLOAT = 0x23` in r600d.h.
- **SIMPLE_FLOAT bit**: Subagent claimed it might be Evergreen-only.
  Disproved: `S_0280A0_SIMPLE_FLOAT` exists in r600d.h and Mesa sets
  it for float color buffers on R600/RV770.
- **CP_DEBUG bits 27/28**: Subagent questioned these.  Disproved:
  Linux `r600.c` sets `CP_DEBUG = (1 << 27) | (1 << 28)` — exactly
  what add.py does.
- **r7xx_default_state blob**: Line-by-line comparison confirmed the
  blob matches Linux exactly (270 dwords) except for the one
  PA_SC_MODE_CNTL value (B40, now fixed).

## B46 — PA_CL_VTE_CNTL missing VTX_W0_FMT (root cause of SPI garbage)

**Symptom:** param0 and add stages produce `[4293918720.0, -4293918720.0, ...]`
(0xFFC00000 NaN pattern). Constant PS works correctly.

**Root cause:** The r7xx_default_state blob sets `PA_CL_VTE_CNTL = 0x100`
(`VTX_XY_FMT=1` only, `VTX_W0_FMT=0`). With `VTX_W0_FMT=0`, the VTE does not
provide W0 (1/W) to the SPI. When the PS uses `PERSP_GRADIENT_ENA` with
`NUM_INTERP > 0`, the SPI needs W0 for perspective-correct interpolation.
Without it, every interpolated parameter is NaN.

The constant PS has `NUM_INTERP=0`, so the SPI doesn't need W0 — explaining why
it works while param0/add don't.

**Evidence:**
- Mesa `r600_state.c:2649-2657`: normal mode sets `VTX_W0_FMT(1)`; window-space
  mode (`vs_position_window_space`) omits it because window-space PS shaders
  don't use PERSP interpolation.
- Mesa `r600_state.c:2561-2563`: `PERSP_GRADIENT_ENA(1)` is set unconditionally.
- R300 `r300_state.c:2022`: HW TCL sets `VTX_W0_FMT`; SW TCL sets
  `VTX_XY_FMT | VTX_Z_FMT` (no W0).

**Fix:** Set `PA_CL_VTE_CNTL = (1 << 8) | (1 << 10)` = `VTX_XY_FMT(1) |
VTX_W0_FMT(1)`. This keeps screen-space XY (no viewport transform, fullscreen
triangle covers pixel (0,0)) and provides W0 for PERSP interpolation. With
W=1.0 in all vertices, 1/W=1.0, so PERSP interpolation = linear interpolation.

## B49: Full Mesa normal mode + Z clip disable + DX10_CLAMP + UNCACHED_FIRST_INST fix

**Root cause of SPI garbage (`0x4F7FF000` = 4293918720.0):**

The previous "Full Mesa normal mode" test (VPORT scale+offset + W0_FMT) failed
with "canary intact — no CB write (rasterization failure)" because **Z viewport
clipping was active** with default VPORT_ZMIN/ZMAX=0. With the viewport transform
enabled, Z_screen = 0 * 0.5 + 0.5 = 0.5, which is outside [0, 0] → all pixels
clipped → no CB write → canary intact.

The previous workaround was `VTX_XY_FMT=1` (screen-space XY, no viewport
transform), but this mode doesn't provide W0 (1/W) to the SPI for PERSP
interpolation, producing garbage param values.

**Five fixes applied (all matching Mesa r600_state.c):**

1. **PA_CL_VTE_CNTL**: Changed from `VTX_XY_FMT=1` (0x100) to full Mesa normal
   mode: `VPORT_X/Y/Z_SCALE_ENA(1) | VPORT_X/Y/Z_OFFSET_ENA(1) | VTX_W0_FMT(1)`
   = 0x43F. This provides W0 for PERSP interpolation AND applies the viewport
   transform. (r600_state.c:2649-2657)

2. **PA_CL_CLIP_CNTL**: Added `ZCLIP_NEAR_DISABLE(1)` (bit 26) and
   `ZCLIP_FAR_DISABLE(1)` (bit 27) to prevent Z viewport clipping from killing
   all pixels. Also added `DX_LINEAR_ATTR_CLIP_ENA(1)` (bit 24) as Mesa does.
   Was only `CLIP_DISABLE(1)` (bit 16). (r600_state.c:2500)

3. **PA_CL_VPORT_XSCALE_0**: Changed from 0.5f to 4.0f for XSCALE/XOFFSET/
   YSCALE/YOFFSET. Maps NDC [-1,1] to screen [0,8]: NDC(-1)→screen(0),
   NDC(3)→screen(16). The fullscreen triangle covers the 8x8 scissor.
   ZSCALE/ZOFFSET = 0.5f (Z_screen = 0.5, but Z clipping disabled).

4. **SQ_PGM_RESOURCES_PS**: Changed bit 28 (`UNCACHED_FIRST_INST`) to bit 21
   (`DX10_CLAMP`). Mesa sets `UNCACHED_FIRST_INST(ufi)` where ufi=1 ONLY for
   CHIP_R600 (HW bug workaround), 0 for RV770. The previous bit 28 may have
   caused the SQ to fetch the first CF instruction uncached from AGP, corrupt
   the export-only param0 PS. (r600_state.c:2605-2611, r600d.h:1492)

5. **SQ_PGM_RESOURCES_VS**: Added `DX10_CLAMP(1)` (bit 21) as Mesa sets
   unconditionally. (r600_state.c:2658)

6. **SPI_PS_IN_CONTROL_0**: Removed `LINEAR_GRADIENT_ENA(1)` (bit 29). Mesa
   sets this ONLY when at least one input uses TGSI_INTERPOLATE_LINEAR. Our
   inputs are all PERSP, so LINEAR_GRADIENT_ENA=0. Setting it may cause the
   SPI to misroute PERSP inputs through the LINEAR path. (r600_state.c:2563)

**Status:** Code changes applied, hardware test pending (eGPU disconnected).

## B49 Final Review (line-by-line vs Mesa/Linux)

All shader and pipeline state verified correct against Mesa `r600_state.c`,
`r600_shader.c`, `r600_asm.c`, `r600_isa.c`, and `r600d.h`:

**Verified correct (no changes needed):**
- VFETCH encoding: VTX_INST=0, BUFFER_ID=160, SRC_GPR=0, SRC_SEL_X=0,
  MEGA_FETCH_COUNT=0x1F, DATA_FORMAT=0x23, NUM_FORMAT_ALL=0 (NORM for float),
  DST_SEL=XYZW, MEGA_FETCH=1 — matches `r600_shader.c:412-423`.
- Fetch shader CF_VTX: CF_INST=0x02, COUNT=2, ADDR=4 — matches
  `r700_bytecode_cf_vtx_build`.
- Fetch shader RETURN: CF_INST=0x14 (hardware opcode from `r600_isa.c:419`
  `{"RET", {0x14, 0x14, 0x14, 0x14}}`). The `CF_OP_RET=21` in `r600_isa.h`
  is an internal index, NOT the hardware opcode.
- VS bytecode: CALL_FS=0x13, EXPORT_DONE POS ARRAY_BASE=60, EXPORT PARAM
  ARRAY_BASE=0, EXPORT_DONE PARAM ARRAY_BASE=1 EOP=1.
- Draw setup: DI_PT_TRILIST=4, DRAW_INDEX_AUTO with 3 indices,
  DI_SRC_SEL_AUTO_INDEX=2.
- VTX resource: index 160, WORD0=vertices_gpu (AGP aperture address, correct
  for direct transport — kernel CS handler would replace with reloc offset,
  but we bypass the kernel), WORD1=PAGE_SIZE-1, WORD2=48<<8 (stride),
  WORD6=0xC0000000 (VALID_BUFFER).
- SPI semantic IDs: PARAM0→sem1, PARAM1→sem2 (Mesa spi_sid = varying_slot+1).
- SPI_PS_INPUT_CNTL_0: semantic only, no FLAT_SHADE/SEL_LINEAR/PT_SPRITE_TEX
  — matches Mesa for plain PERSP inputs.
- PA_SU_SC_MODE_CNTL=0x244: CULL_FRONT=0, CULL_BACK=0 (no culling).
- CB_COLOR0_INFO: FORMAT=0x23, NUMBER_TYPE=7 (FLOAT), SIMPLE_FLOAT=1,
  SOURCE_FORMAT=1 (EXPORT_NORM), ARRAY_MODE=0 (LINEAR_GENERAL).
- VPORT_SCISSOR_0: TL_DISABLE=1 (disabled in default state).
- VPORT_ZMIN/ZMAX: don't matter with ZCLIP_NEAR/FAR_DISABLE=1.

**Status:** All source review complete. Hardware test pending (eGPU disconnected).

## B53 — SPI parameter interpolation still produces garbage (2026-07-21, hardware session)

**Symptom:** `constant` stage PASSES (`[0.25, -0.5, 3.0, 1.0]`). `param0` stage
still produces `[4293918720.0, -4293918720.0, 4293918720.0, 4293918720.0]`
(0x4F7FF000 pattern) regardless of SPI configuration. The `add` stage fails
similarly.

### Key findings from this session

1. **POSITION_ENA (bit 8 of SPI_PS_IN_CONTROL_0) is REQUIRED** for the SPI to
   compute barycentric coordinates and interpolate ANY input. Without it, GPR0
   has garbage. With it, position interpolation works: GPR0 reads
   `[0.5, 0.5, -inf, -9.88e-09]` — XY correct, Z/W wrong.

2. **Position interpolation works but Z is -inf.** With POSITION_ADDR=0,
   POSITION_ENA=1, NUM_INTERP=2 (position + PARAM0), exporting GPR0 gives
   `[0.5, 0.5, -inf, -9.88e-09]`. The XY barycentric coordinates are correct
   (0.5, 0.5 = pixel center), but Z is -inf and W is ~0. This means the SPI
   IS computing barycentrics, but the position Z/W from the VS is wrong.

3. **PARAM0 is NOT reaching any GPR.** Tested exporting GPR 0, 1, 2, 3 with
   POSITION_ADDR=0 and POSITION_ADDR=1:
   - GPR0 = position `[0.5, 0.5, -inf, ~0]` (correct for position)
   - GPR1 = `[4293918720.0, -0.0, 4293918720.0, -0.0]` (garbage)
   - GPR2 = `[0.0, 0.0, 0.0, 1.0]` (looks like a default/zero)
   - GPR3 = `[-0.0, 4293918720.0, 0.0, -4293918720.0]` (garbage)
   None of them contain the expected `[1.0, 2.0, 3.0, 4.0]`.

4. **Changing vertex data does NOT change the garbage.** Setting `a=(100,200,300,400)`
   produces the same `[4293918720.0, ...]` — the garbage is NOT a function of
   the vertex attribute data. This means either VFETCH is not loading the
   attribute, or the VS PARAM export is not reaching the SPI.

5. **Mesa includes position in NUM_INTERP and SPI_PS_INPUT_CNTL.** Mesa's
   `r600_update_ps_state` sets `NUM_INTERP = rshader->ninput` (ALL inputs
   including position) and emits one `SPI_PS_INPUT_CNTL` per input. Position
   gets `FLAT_SHADE(1)` and semantic 0 (spi_sid=0 for VARYING_SLOT_POS). PARAM
   inputs get their spi_sid and SEL_LINEAR if TGSI_INTERPOLATE_LINEAR.

6. **Mesa's GPR allocation:** `allocate_interpolators_or_inputs()` assigns
   GPRs to interpolated inputs starting from 0, then position goes to
   `next_register` (after all interpolants). So with 1 interpolant:
   PARAM0→GPR0, position→GPR1. With POSITION_ADDR=1, this matches.

7. **SPI_INTERP_CONTROL_0 FLAT_SHADE_ENA** — Mesa always sets bit 0
   (FLAT_SHADE_ENA=1) in `r600_state.c:520`. The r7xx_default_state blob leaves
   it 0. Setting it to 1 did not fix the garbage.

8. **EXPORT_DONE on POS export does NOT stop PARAM exports.** Changing the
   POS export from EXPORT_DONE(0x28) to EXPORT(0x27) caused a fence timeout
   (canary intact) — the hardware needs EXPORT_DONE on the last POS export.
   Reverted. Mesa sets `last_exp_pos->op = CF_OP_EXPORT_DONE` and
   `last_exp_param->op = CF_OP_EXPORT_DONE` — both categories end with
   EXPORT_DONE, and the hardware processes all exports in CF order.

### Current register configuration

- **PA_CL_VTE_CNTL**: `(1 << 8) | (1 << 10)` = VTX_XY_FMT=1 | VTX_W0_FMT=1
- **PA_CL_CLIP_CNTL**: `(1 << 16)` = CLIP_DISABLE
- **SPI_PS_IN_CONTROL_0**: `num_interp | (1 << 28) | (1 << 29) | (1 << 26) | (1 << 8)`
  = PERSP_GRADIENT_ENA + LINEAR_GRADIENT_ENA + BARYC_SAMPLE_CNTL + POSITION_ENA
- **SPI_INPUT_Z**: 1 (PROVIDE_Z_TO_SPI)
- **SPI_INTERP_CONTROL_0**: 1 (FLAT_SHADE_ENA)
- **Vertex positions**: Screen-space `(0,0,0,1), (8,0,0,1), (0,8,0,1)`
- **VS exports**: POS(GPR1, ARRAY_BASE=60), PARAM0(GPR2, AB=0), PARAM1(GPR3, AB=1)
- **SPI_VS_OUT_ID_0**: `1 | (2 << 8)` (PARAM0→sem1, PARAM1→sem2)
- **SPI_VS_OUT_CONFIG**: `1 << 1` (VS_EXPORT_COUNT=1, 2 params - 1)

### Hypotheses for why PARAM0 is garbage

1. **VFETCH is not loading attribute `a` into GPR2.** The fetch shader reads
   resource 160 at offsets 0/16/32 into GPR1/2/3. If the VTX resource
   descriptor or the fetch instruction is wrong, GPR2 may be uninitialized.
   The garbage value 0x4F7FF000 is not a float representation of any vertex
   data, suggesting uninitialized GPRs.

2. **The VS PARAM0 export (GPR2, ARRAY_BASE=0) is not reaching the SPI.** The
   SPI matches PARAM0's semantic ID (1) to SPI_PS_INPUT_CNTL_0's semantic.
   If the semantic linkage is broken, the SPI reads uninitialized GPRs.

3. **The position Z=-inf is breaking PERSP interpolation for all params.**
   Even with SEL_LINEAR, the SPI may need valid position Z/W to compute
   barycentric coordinates. The -inf Z and ~0 W suggest the VTE is not
   providing correct Z/W to the SPI.

### Next steps

1. **Verify VFETCH is loading attribute data** — create a test VS that exports
   a CONSTANT PARAM0 (not from VFETCH) to isolate VS PARAM export from vertex
   fetch. (Started: `rv770_test_vs.ll` created but has GPR conflicts with
   fetch shader — needs a no-fetch variant like `constant_vs`.)

2. **Fix position Z/W** — the -inf Z and ~0 W suggest VTX_W0_FMT=1 is not
   providing W to the SPI correctly. May need full viewport transform with
   VPORT_Z_SCALE/OFFSET_ENA, but that broke rasterization before.

3. **Test with a known-good Mesa-generated shader pair** to verify the
   pipeline works end-to-end and isolate whether the issue is in our shader
   code or the pipeline configuration.

4. **Check if the VS is actually executing** — the VS has no ALU, only CALL_FS
   + 3 exports. If the fetch shader fails, GPR1/2/3 are uninitialized, and
   the VS exports garbage. The constant VS (no fetch) works, suggesting the
   fetch shader may be the issue.

### Files modified this session

- `add.py`: SPI_PS_IN_CONTROL_0, SPI_PS_INPUT_CNTL_0, SPI_INTERP_CONTROL_0,
  POSITION_ADDR, NUM_INTERP, PA_CL_VTE_CNTL, vertex positions, PS GPR export
  patching, test VS compile function, env-var-controlled debug knobs
- `rv770_test_vs.ll`: Created (constant PARAM0/PARAM1 VS, has GPR conflict)
