Classic Timing Analyzer report for puc_241
Thu Jun 20 21:16:44 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_50'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                   ; To                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.797 ns                         ; key0                                                                                   ; puc_241:inst6|instrucao[3]                                                                                      ; --         ; clk_50   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.788 ns                         ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[6] ; rom_q[6]                                                                                                        ; clk_50     ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.567 ns                        ; key0                                                                                   ; puc_241:inst6|instrucao[3]                                                                                      ; --         ; clk_50   ; 0            ;
; Clock Setup: 'clk_50'        ; N/A   ; None          ; 230.79 MHz ( period = 4.333 ns ) ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9 ; clk_50     ; clk_50   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                        ;                                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_50          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                   ; To                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 230.79 MHz ( period = 4.333 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 234.85 MHz ( period = 4.258 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 4.030 ns                ;
; N/A                                     ; 234.96 MHz ( period = 4.256 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg4   ; clk_50     ; clk_50   ; None                        ; None                      ; 4.052 ns                ;
; N/A                                     ; 236.52 MHz ( period = 4.228 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 239.06 MHz ( period = 4.183 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg4   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.972 ns                ;
; N/A                                     ; 239.18 MHz ( period = 4.181 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg4   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 240.73 MHz ( period = 4.154 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg4   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; 241.72 MHz ( period = 4.137 ns )                    ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.909 ns                ;
; N/A                                     ; 243.43 MHz ( period = 4.108 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg4   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.897 ns                ;
; N/A                                     ; 245.16 MHz ( period = 4.079 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg4   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.861 ns                ;
; N/A                                     ; 245.58 MHz ( period = 4.072 ns )                    ; Prog_cnt:inst1|pc[0]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.847 ns                ;
; N/A                                     ; 246.12 MHz ( period = 4.063 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg9  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.860 ns                ;
; N/A                                     ; 246.91 MHz ( period = 4.050 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg9  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.832 ns                ;
; N/A                                     ; 246.91 MHz ( period = 4.050 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg9  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.840 ns                ;
; N/A                                     ; 247.16 MHz ( period = 4.046 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.818 ns                ;
; N/A                                     ; 247.16 MHz ( period = 4.046 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; 247.22 MHz ( period = 4.045 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.848 ns                ;
; N/A                                     ; 247.28 MHz ( period = 4.044 ns )                    ; Prog_cnt:inst1|pc[6]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.816 ns                ;
; N/A                                     ; 247.34 MHz ( period = 4.043 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.846 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.831 ns                ;
; N/A                                     ; 247.95 MHz ( period = 4.033 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg5   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.822 ns                ;
; N/A                                     ; 248.20 MHz ( period = 4.029 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.811 ns                ;
; N/A                                     ; 249.13 MHz ( period = 4.014 ns )                    ; Prog_cnt:inst1|pc[8]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.789 ns                ;
; N/A                                     ; 249.19 MHz ( period = 4.013 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg10 ; clk_50     ; clk_50   ; None                        ; None                      ; 3.803 ns                ;
; N/A                                     ; 249.25 MHz ( period = 4.012 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg5   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.794 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; Prog_cnt:inst1|pc[8]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.817 ns                ;
; N/A                                     ; 249.50 MHz ( period = 4.008 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg10 ; clk_50     ; clk_50   ; None                        ; None                      ; 3.805 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg10  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.810 ns                ;
; N/A                                     ; 249.75 MHz ( period = 4.004 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg10 ; clk_50     ; clk_50   ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 250.31 MHz ( period = 3.995 ns )                    ; Prog_cnt:inst1|pc[0]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg4   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.794 ns                ;
; N/A                                     ; 250.75 MHz ( period = 3.988 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg9  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.785 ns                ;
; N/A                                     ; 250.75 MHz ( period = 3.988 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg10  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.784 ns                ;
; N/A                                     ; 251.26 MHz ( period = 3.980 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg7  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.762 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; Prog_cnt:inst1|pc[6]                                                                                              ; clk_50     ; clk_50   ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.51 MHz ( period = 3.976 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg7  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.773 ns                ;
; N/A                                     ; 251.57 MHz ( period = 3.975 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg7   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 251.57 MHz ( period = 3.975 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg9  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 251.57 MHz ( period = 3.975 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg9  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.76 MHz ( period = 3.972 ns )                    ; Prog_cnt:inst1|pc[1]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.743 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg7   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.767 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg7  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 251.89 MHz ( period = 3.970 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.773 ns                ;
; N/A                                     ; 252.02 MHz ( period = 3.968 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.771 ns                ;
; N/A                                     ; 252.02 MHz ( period = 3.968 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg7   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.750 ns                ;
; N/A                                     ; 252.02 MHz ( period = 3.968 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg7   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 252.14 MHz ( period = 3.966 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg10  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.748 ns                ;
; N/A                                     ; 252.53 MHz ( period = 3.960 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.756 ns                ;
; N/A                                     ; 252.53 MHz ( period = 3.960 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg10  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg4   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.762 ns                ;
; N/A                                     ; 252.65 MHz ( period = 3.958 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg9  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.755 ns                ;
; N/A                                     ; 252.65 MHz ( period = 3.958 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg5   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; 252.91 MHz ( period = 3.954 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.736 ns                ;
; N/A                                     ; 253.23 MHz ( period = 3.949 ns )                    ; puc_241:inst6|pc_ctrl[0]                                                               ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.702 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg4  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 253.49 MHz ( period = 3.945 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg9  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.727 ns                ;
; N/A                                     ; 253.49 MHz ( period = 3.945 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg9  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.735 ns                ;
; N/A                                     ; 253.74 MHz ( period = 3.941 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 253.74 MHz ( period = 3.941 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.730 ns                ;
; N/A                                     ; 253.81 MHz ( period = 3.940 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.743 ns                ;
; N/A                                     ; 253.81 MHz ( period = 3.940 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg4  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.730 ns                ;
; N/A                                     ; 253.94 MHz ( period = 3.938 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 253.94 MHz ( period = 3.938 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg10 ; clk_50     ; clk_50   ; None                        ; None                      ; 3.728 ns                ;
; N/A                                     ; 254.00 MHz ( period = 3.937 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg5   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 254.19 MHz ( period = 3.934 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg6   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.730 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg10 ; clk_50     ; clk_50   ; None                        ; None                      ; 3.730 ns                ;
; N/A                                     ; 254.32 MHz ( period = 3.932 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg6   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.735 ns                ;
; N/A                                     ; 254.32 MHz ( period = 3.932 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg10  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.735 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.726 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg4  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.712 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg10 ; clk_50     ; clk_50   ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.58 MHz ( period = 3.928 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg5   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.717 ns                ;
; N/A                                     ; 254.84 MHz ( period = 3.924 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.706 ns                ;
; N/A                                     ; 254.91 MHz ( period = 3.923 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg6  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.720 ns                ;
; N/A                                     ; 254.97 MHz ( period = 3.922 ns )                    ; Prog_cnt:inst1|pc[0]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg4   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 254.97 MHz ( period = 3.922 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg6   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 255.17 MHz ( period = 3.919 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg6  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.701 ns                ;
; N/A                                     ; 255.23 MHz ( period = 3.918 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg6  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.708 ns                ;
; N/A                                     ; 255.56 MHz ( period = 3.913 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg10  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 255.89 MHz ( period = 3.908 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg10 ; clk_50     ; clk_50   ; None                        ; None                      ; 3.698 ns                ;
; N/A                                     ; 255.95 MHz ( period = 3.907 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg5   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.689 ns                ;
; N/A                                     ; 256.08 MHz ( period = 3.905 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg7  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 256.15 MHz ( period = 3.904 ns )                    ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[9] ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 256.15 MHz ( period = 3.904 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg6   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; 256.15 MHz ( period = 3.904 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; Prog_cnt:inst1|pc[6]                                                                                              ; clk_50     ; clk_50   ; None                        ; None                      ; 3.690 ns                ;
; N/A                                     ; 256.21 MHz ( period = 3.903 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg10 ; clk_50     ; clk_50   ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg10  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg7  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.698 ns                ;
; N/A                                     ; 256.41 MHz ( period = 3.900 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg7   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 256.48 MHz ( period = 3.899 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg10 ; clk_50     ; clk_50   ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 256.67 MHz ( period = 3.896 ns )                    ; Prog_cnt:inst1|pc[7]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.668 ns                ;
; N/A                                     ; 256.67 MHz ( period = 3.896 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg7   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; 256.67 MHz ( period = 3.896 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg7  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; 256.74 MHz ( period = 3.895 ns )                    ; Prog_cnt:inst1|pc[1]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg4   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 256.87 MHz ( period = 3.893 ns )                    ; Prog_cnt:inst1|pc[0]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg4   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 256.87 MHz ( period = 3.893 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg7   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.675 ns                ;
; N/A                                     ; 256.87 MHz ( period = 3.893 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg7   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 257.00 MHz ( period = 3.891 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg10  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 257.40 MHz ( period = 3.885 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg10  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.674 ns                ;
; N/A                                     ; 257.47 MHz ( period = 3.884 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg4   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 257.53 MHz ( period = 3.883 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg10  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg8  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.672 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg7  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.657 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; Prog_cnt:inst1|pc[6]                                                                                              ; clk_50     ; clk_50   ; None                        ; None                      ; 3.660 ns                ;
; N/A                                     ; 258.26 MHz ( period = 3.872 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg4  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 258.33 MHz ( period = 3.871 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg7  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.668 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg7   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; Prog_cnt:inst1|pc[5]                                                                                              ; clk_50     ; clk_50   ; None                        ; None                      ; 3.654 ns                ;
; N/A                                     ; 258.60 MHz ( period = 3.867 ns )                    ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg9  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg7   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.662 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg7  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.656 ns                ;
; N/A                                     ; 258.73 MHz ( period = 3.865 ns )                    ; Stack:inst3|stack[0][8]                                                                ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 258.73 MHz ( period = 3.865 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg4  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.655 ns                ;
; N/A                                     ; 258.87 MHz ( period = 3.863 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg7   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; 258.87 MHz ( period = 3.863 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg7   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.652 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; Stack:inst3|stack[0][8]                                                                ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.655 ns                ;
; N/A                                     ; 259.00 MHz ( period = 3.861 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg10  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.643 ns                ;
; N/A                                     ; 259.13 MHz ( period = 3.859 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg3  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.656 ns                ;
; N/A                                     ; 259.13 MHz ( period = 3.859 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg3   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.662 ns                ;
; N/A                                     ; 259.13 MHz ( period = 3.859 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg6   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.655 ns                ;
; N/A                                     ; 259.20 MHz ( period = 3.858 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.647 ns                ;
; N/A                                     ; 259.27 MHz ( period = 3.857 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg6   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.660 ns                ;
; N/A                                     ; 259.40 MHz ( period = 3.855 ns )                    ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg10  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 259.40 MHz ( period = 3.855 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg4  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; 259.47 MHz ( period = 3.854 ns )                    ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg9  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.636 ns                ;
; N/A                                     ; 259.47 MHz ( period = 3.854 ns )                    ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg9  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 259.54 MHz ( period = 3.853 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg8  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.643 ns                ;
; N/A                                     ; 259.61 MHz ( period = 3.852 ns )                    ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 259.74 MHz ( period = 3.850 ns )                    ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 259.74 MHz ( period = 3.850 ns )                    ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; 259.81 MHz ( period = 3.849 ns )                    ; puc_241:inst6|pc_ctrl[1]                                                               ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.602 ns                ;
; N/A                                     ; 259.81 MHz ( period = 3.849 ns )                    ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.652 ns                ;
; N/A                                     ; 259.88 MHz ( period = 3.848 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg6  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; 259.94 MHz ( period = 3.847 ns )                    ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 259.94 MHz ( period = 3.847 ns )                    ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg6   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.636 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg8  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg6  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[8]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg8  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.643 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg6  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.635 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg3   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.634 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg3   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.619 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg4   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.632 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg3   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg3  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.624 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.615 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg6   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg6   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.611 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg3  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg6   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.630 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[8]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[1]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg4   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[8]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg8  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[8]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.619 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg6  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.615 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg6   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg10 ; clk_50     ; clk_50   ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; puc_241:inst6|pc_ctrl[1]                                                               ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg1   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; puc_241:inst6|pc_ctrl[1]                                                               ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg1   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.591 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg6  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[8]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg8  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.598 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; puc_241:inst6|pc_ctrl[1]                                                               ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg1  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg6  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.603 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; puc_241:inst6|pc_ctrl[1]                                                               ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg1  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg10 ; clk_50     ; clk_50   ; None                        ; None                      ; 3.609 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg10  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[8]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg10 ; clk_50     ; clk_50   ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; puc_241:inst6|pc_ctrl[1]                                                               ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg1  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.569 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg5  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.601 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; puc_241:inst6|pc_ctrl[1]                                                               ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg1   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[0]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg9  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.602 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; puc_241:inst6|pc_ctrl[1]                                                               ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg1   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg8  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[4]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg6   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.581 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg5   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[1]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a6~porta_address_reg4   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.578 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg10  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.588 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg5  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.572 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[0]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg9  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[0]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg9  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[0]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[0]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[0]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a10~porta_address_reg7  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.566 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.572 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[0]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.588 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg5  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.572 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg7  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[2]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg5   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a2~porta_address_reg7   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg8  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[3]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg8   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.573 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg7   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.571 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[5]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a12~porta_address_reg7  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.565 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[6]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a14~porta_address_reg9  ; clk_50     ; clk_50   ; None                        ; None                      ; 3.571 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[0]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a4~porta_address_reg9   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.573 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; Prog_cnt:inst1|pc[0]                                                                   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a8~porta_address_reg5   ; clk_50     ; clk_50   ; None                        ; None                      ; 3.564 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                        ;                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                         ; To Clock ;
+-------+--------------+------------+------+----------------------------+----------+
; N/A   ; None         ; 0.797 ns   ; key0 ; puc_241:inst6|instrucao[6] ; clk_50   ;
; N/A   ; None         ; 0.797 ns   ; key0 ; puc_241:inst6|instrucao[5] ; clk_50   ;
; N/A   ; None         ; 0.797 ns   ; key0 ; puc_241:inst6|instrucao[0] ; clk_50   ;
; N/A   ; None         ; 0.797 ns   ; key0 ; puc_241:inst6|instrucao[2] ; clk_50   ;
; N/A   ; None         ; 0.797 ns   ; key0 ; puc_241:inst6|instrucao[1] ; clk_50   ;
; N/A   ; None         ; 0.797 ns   ; key0 ; puc_241:inst6|instrucao[4] ; clk_50   ;
; N/A   ; None         ; 0.797 ns   ; key0 ; puc_241:inst6|instrucao[3] ; clk_50   ;
+-------+--------------+------------+------+----------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                   ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                    ; To         ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 7.788 ns   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[6]  ; rom_q[6]   ; clk_50     ;
; N/A   ; None         ; 7.769 ns   ; puc_241:inst6|pc_ctrl[0]                                                                ; pc_ctrl[0] ; clk_50     ;
; N/A   ; None         ; 7.624 ns   ; puc_241:inst6|pc_ctrl[1]                                                                ; pc_ctrl[1] ; clk_50     ;
; N/A   ; None         ; 7.492 ns   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[5]  ; rom_q[5]   ; clk_50     ;
; N/A   ; None         ; 7.476 ns   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[13] ; rom_q[13]  ; clk_50     ;
; N/A   ; None         ; 7.395 ns   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[12] ; rom_q[12]  ; clk_50     ;
; N/A   ; None         ; 7.360 ns   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[2]  ; rom_q[2]   ; clk_50     ;
; N/A   ; None         ; 7.311 ns   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[9]  ; rom_q[9]   ; clk_50     ;
; N/A   ; None         ; 7.302 ns   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[8]  ; rom_q[8]   ; clk_50     ;
; N/A   ; None         ; 7.276 ns   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[4]  ; rom_q[4]   ; clk_50     ;
; N/A   ; None         ; 7.218 ns   ; puc_241:inst6|alu_op[0]                                                                 ; alu_op[0]  ; clk_50     ;
; N/A   ; None         ; 7.201 ns   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[1]  ; rom_q[1]   ; clk_50     ;
; N/A   ; None         ; 7.199 ns   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[7]  ; rom_q[7]   ; clk_50     ;
; N/A   ; None         ; 7.181 ns   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[15] ; rom_q[15]  ; clk_50     ;
; N/A   ; None         ; 7.154 ns   ; puc_241:inst6|alu_op[1]                                                                 ; alu_op[1]  ; clk_50     ;
; N/A   ; None         ; 6.976 ns   ; puc_241:inst6|stack_push                                                                ; stack_push ; clk_50     ;
; N/A   ; None         ; 6.963 ns   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[10] ; rom_q[10]  ; clk_50     ;
; N/A   ; None         ; 6.956 ns   ; puc_241:inst6|reg_wr_ena                                                                ; reg_wr_ena ; clk_50     ;
; N/A   ; None         ; 6.950 ns   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[0]  ; rom_q[0]   ; clk_50     ;
; N/A   ; None         ; 6.950 ns   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[14] ; rom_q[14]  ; clk_50     ;
; N/A   ; None         ; 6.943 ns   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[11] ; rom_q[11]  ; clk_50     ;
; N/A   ; None         ; 6.932 ns   ; puc_241:inst6|stack_pop                                                                 ; stack_pop  ; clk_50     ;
; N/A   ; None         ; 6.888 ns   ; rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[3]  ; rom_q[3]   ; clk_50     ;
; N/A   ; None         ; 6.745 ns   ; puc_241:inst6|alu_op[2]                                                                 ; alu_op[2]  ; clk_50     ;
; N/A   ; None         ; 6.717 ns   ; puc_241:inst6|alu_op[3]                                                                 ; alu_op[3]  ; clk_50     ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------+------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                         ; To Clock ;
+---------------+-------------+-----------+------+----------------------------+----------+
; N/A           ; None        ; -0.567 ns ; key0 ; puc_241:inst6|instrucao[6] ; clk_50   ;
; N/A           ; None        ; -0.567 ns ; key0 ; puc_241:inst6|instrucao[5] ; clk_50   ;
; N/A           ; None        ; -0.567 ns ; key0 ; puc_241:inst6|instrucao[0] ; clk_50   ;
; N/A           ; None        ; -0.567 ns ; key0 ; puc_241:inst6|instrucao[2] ; clk_50   ;
; N/A           ; None        ; -0.567 ns ; key0 ; puc_241:inst6|instrucao[1] ; clk_50   ;
; N/A           ; None        ; -0.567 ns ; key0 ; puc_241:inst6|instrucao[4] ; clk_50   ;
; N/A           ; None        ; -0.567 ns ; key0 ; puc_241:inst6|instrucao[3] ; clk_50   ;
+---------------+-------------+-----------+------+----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jun 20 21:16:43 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off puc_241 -c puc_241 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_50" is an undefined clock
Info: Clock "clk_50" has Internal fmax of 230.79 MHz between source register "Prog_cnt:inst1|pc[2]" and destination memory "rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9" (period= 4.333 ns)
    Info: + Longest register to memory delay is 4.105 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y27_N5; Fanout = 4; REG Node = 'Prog_cnt:inst1|pc[2]'
        Info: 2: + IC(0.752 ns) + CELL(0.393 ns) = 1.145 ns; Loc. = LCCOMB_X25_Y27_N6; Fanout = 2; COMB Node = 'Prog_cnt:inst1|Add0~5'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.216 ns; Loc. = LCCOMB_X25_Y27_N8; Fanout = 2; COMB Node = 'Prog_cnt:inst1|Add0~7'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.287 ns; Loc. = LCCOMB_X25_Y27_N10; Fanout = 2; COMB Node = 'Prog_cnt:inst1|Add0~9'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.358 ns; Loc. = LCCOMB_X25_Y27_N12; Fanout = 2; COMB Node = 'Prog_cnt:inst1|Add0~11'
        Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.517 ns; Loc. = LCCOMB_X25_Y27_N14; Fanout = 2; COMB Node = 'Prog_cnt:inst1|Add0~13'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.588 ns; Loc. = LCCOMB_X25_Y27_N16; Fanout = 2; COMB Node = 'Prog_cnt:inst1|Add0~15'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.659 ns; Loc. = LCCOMB_X25_Y27_N18; Fanout = 2; COMB Node = 'Prog_cnt:inst1|Add0~17'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 2.069 ns; Loc. = LCCOMB_X25_Y27_N20; Fanout = 1; COMB Node = 'Prog_cnt:inst1|Add0~18'
        Info: 10: + IC(0.251 ns) + CELL(0.271 ns) = 2.591 ns; Loc. = LCCOMB_X25_Y27_N28; Fanout = 9; COMB Node = 'Prog_cnt:inst1|Mux1~1'
        Info: 11: + IC(1.372 ns) + CELL(0.142 ns) = 4.105 ns; Loc. = M4K_X26_Y27; Fanout = 2; MEM Node = 'rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9'
        Info: Total cell delay = 1.730 ns ( 42.14 % )
        Info: Total interconnect delay = 2.375 ns ( 57.86 % )
    Info: - Smallest clock skew is 0.057 ns
        Info: + Shortest clock path from clock "clk_50" to destination memory is 2.712 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 219; COMB Node = 'clk_50~clkctrl'
            Info: 3: + IC(0.934 ns) + CELL(0.661 ns) = 2.712 ns; Loc. = M4K_X26_Y27; Fanout = 2; MEM Node = 'rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|ram_block1a0~porta_address_reg9'
            Info: Total cell delay = 1.660 ns ( 61.21 % )
            Info: Total interconnect delay = 1.052 ns ( 38.79 % )
        Info: - Longest clock path from clock "clk_50" to source register is 2.655 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 219; COMB Node = 'clk_50~clkctrl'
            Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X27_Y27_N5; Fanout = 4; REG Node = 'Prog_cnt:inst1|pc[2]'
            Info: Total cell delay = 1.536 ns ( 57.85 % )
            Info: Total interconnect delay = 1.119 ns ( 42.15 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is 0.035 ns
Info: tsu for register "puc_241:inst6|instrucao[6]" (data pin = "key0", clock pin = "clk_50") is 0.797 ns
    Info: + Longest pin to register delay is 3.507 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 8; PIN Node = 'key0'
        Info: 2: + IC(1.848 ns) + CELL(0.660 ns) = 3.507 ns; Loc. = LCFF_X28_Y29_N31; Fanout = 5; REG Node = 'puc_241:inst6|instrucao[6]'
        Info: Total cell delay = 1.659 ns ( 47.31 % )
        Info: Total interconnect delay = 1.848 ns ( 52.69 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk_50" to destination register is 2.674 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 219; COMB Node = 'clk_50~clkctrl'
        Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X28_Y29_N31; Fanout = 5; REG Node = 'puc_241:inst6|instrucao[6]'
        Info: Total cell delay = 1.536 ns ( 57.44 % )
        Info: Total interconnect delay = 1.138 ns ( 42.56 % )
Info: tco from clock "clk_50" to destination pin "rom_q[6]" through memory "rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[6]" is 7.788 ns
    Info: + Longest clock path from clock "clk_50" to source memory is 2.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 219; COMB Node = 'clk_50~clkctrl'
        Info: 3: + IC(0.944 ns) + CELL(0.635 ns) = 2.696 ns; Loc. = M4K_X26_Y26; Fanout = 2; MEM Node = 'rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[6]'
        Info: Total cell delay = 1.634 ns ( 60.61 % )
        Info: Total interconnect delay = 1.062 ns ( 39.39 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 4.883 ns
        Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y26; Fanout = 2; MEM Node = 'rom_2k_16:inst11|altsyncram:altsyncram_component|altsyncram_me71:auto_generated|q_a[6]'
        Info: 2: + IC(1.997 ns) + CELL(2.798 ns) = 4.883 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'rom_q[6]'
        Info: Total cell delay = 2.886 ns ( 59.10 % )
        Info: Total interconnect delay = 1.997 ns ( 40.90 % )
Info: th for register "puc_241:inst6|instrucao[6]" (data pin = "key0", clock pin = "clk_50") is -0.567 ns
    Info: + Longest clock path from clock "clk_50" to destination register is 2.674 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 219; COMB Node = 'clk_50~clkctrl'
        Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X28_Y29_N31; Fanout = 5; REG Node = 'puc_241:inst6|instrucao[6]'
        Info: Total cell delay = 1.536 ns ( 57.44 % )
        Info: Total interconnect delay = 1.138 ns ( 42.56 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.507 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 8; PIN Node = 'key0'
        Info: 2: + IC(1.848 ns) + CELL(0.660 ns) = 3.507 ns; Loc. = LCFF_X28_Y29_N31; Fanout = 5; REG Node = 'puc_241:inst6|instrucao[6]'
        Info: Total cell delay = 1.659 ns ( 47.31 % )
        Info: Total interconnect delay = 1.848 ns ( 52.69 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 191 megabytes
    Info: Processing ended: Thu Jun 20 21:16:44 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


