{"core": {
  "data": [
    {"id": "node0","text":"Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide","parent":"#","href":"ams_dms_simugTOC.html","pdfref":"ams_dms_simug.pdf","type":"User Guide","state":{"selected":false,"opened":false}},
        {"id":"Product_and_Licensing_Information_for_Mixed-Signal_Designs.html","text":"Product and Licensing Information for Mixed-Signal Designs","parent":"node0","href":"Product_and_Licensing_Information_for_Mixed-Signal_Designs.html","state":{"selected":false,"opened":false}},
            {"id":"Platform_Support.html","text":"Platform Support","parent":"Product_and_Licensing_Information_for_Mixed-Signal_Designs.html","href":"Platform_Support.html","state":{"selected":false,"opened":false}},
            {"id":"License_Checkout_Order_for_Mixed-Signal_Designs.html","text":"License Checkout Order for Mixed-Signal Designs","parent":"Product_and_Licensing_Information_for_Mixed-Signal_Designs.html","href":"License_Checkout_Order_for_Mixed-Signal_Designs.html","state":{"selected":false,"opened":false}},
            {"id":"License_Requirement_Report.html","text":"License Requirement Report","parent":"Product_and_Licensing_Information_for_Mixed-Signal_Designs.html","href":"License_Requirement_Report.html","state":{"selected":false,"opened":false}},
            {"id":"Feature-Specific_License_Checkout_Order.html","text":"Feature-Specific License Checkout Order","parent":"Product_and_Licensing_Information_for_Mixed-Signal_Designs.html","href":"Feature-Specific_License_Checkout_Order.html","state":{"selected":false,"opened":false}},
            {"id":"Typographic_and_Syntax_Conventions.html","text":"Typographic and Syntax Conventions","parent":"Product_and_Licensing_Information_for_Mixed-Signal_Designs.html","href":"Typographic_and_Syntax_Conventions.html","state":{"selected":false,"opened":false}},
        {"id":"Spectre_AMS_Designer_Simulator_and_Xcelium_Simulator_with_Mixed-Signal_Option_Capabilities.html","text":"Spectre AMS Designer Simulator and Xcelium Simulator with Mixed-Signal Option Capabilities","parent":"node0","href":"Spectre_AMS_Designer_Simulator_and_Xcelium_Simulator_with_Mixed-Signal_Option_Capabilities.html","state":{"selected":false,"opened":false}},
        {"id":"AMS_Designer_Simulator.html","text":"AMS Designer Simulator","parent":"node0","href":"AMS_Designer_Simulator.html","state":{"selected":false,"opened":false}},
            {"id":"Language_Support.html","text":"Language Support","parent":"AMS_Designer_Simulator.html","href":"Language_Support.html","state":{"selected":false,"opened":false}},
            {"id":"Versions_of_the_Spectre_AMS_Designer_Simulator.html","text":"Versions of the Spectre AMS Designer Simulator","parent":"AMS_Designer_Simulator.html","href":"Versions_of_the_Spectre_AMS_Designer_Simulator.html","state":{"selected":false,"opened":false}},
            {"id":"Running_the_AMS_Designer_Simulator.html","text":"Running the AMS Designer Simulator","parent":"AMS_Designer_Simulator.html","href":"Running_the_AMS_Designer_Simulator.html","state":{"selected":false,"opened":false}},
                {"id":"Single-step_Approach_to_Running_a_Simulator.html","text":"Single-step Approach to Running a Simulator","parent":"Running_the_AMS_Designer_Simulator.html","href":"Single-step_Approach_to_Running_a_Simulator.html","state":{"selected":false,"opened":false}},
                {"id":"AMS_Designer_Flex_Mode.html","text":"AMS Designer Flex Mode","parent":"Running_the_AMS_Designer_Simulator.html","href":"AMS_Designer_Flex_Mode.html","state":{"selected":false,"opened":false}},
            {"id":"Analog_Solver_Information.html","text":"Analog Solver Information","parent":"AMS_Designer_Simulator.html","href":"Analog_Solver_Information.html","state":{"selected":false,"opened":false}},
            {"id":"Analog_Solvers_Supported_by_AMS_Designer_Simulator.html","text":"Analog Solvers Supported by AMS Designer Simulator","parent":"AMS_Designer_Simulator.html","href":"Analog_Solvers_Supported_by_AMS_Designer_Simulator.html","state":{"selected":false,"opened":false}},
            {"id":"Advanced_Analog_Solver_Features.html","text":"Advanced Analog Solver Features","parent":"AMS_Designer_Simulator.html","href":"Advanced_Analog_Solver_Features.html","state":{"selected":false,"opened":false}},
            {"id":"Compatible_Spectre_Version_Control_File.html","text":"Compatible Spectre Version Control File","parent":"AMS_Designer_Simulator.html","href":"Compatible_Spectre_Version_Control_File.html","state":{"selected":false,"opened":false}},
            {"id":"The_spectre_compatible_version.xml_File_Location.html","text":"The spectre_compatible_version.xml File Location","parent":"AMS_Designer_Simulator.html","href":"The_spectre_compatible_version.xml_File_Location.html","state":{"selected":false,"opened":false}},
        {"id":"Analog_Simulation_Control_File.html","text":"Analog Simulation Control File","parent":"node0","href":"Analog_Simulation_Control_File.html","state":{"selected":false,"opened":false}},
            {"id":"Switching_Languages_in_the_Analog_Simulation_Control_File.html","text":"Switching Languages in the Analog Simulation Control File","parent":"Analog_Simulation_Control_File.html","href":"Switching_Languages_in_the_Analog_Simulation_Control_File.html","state":{"selected":false,"opened":false}},
                {"id":"Switching_Languages_in_the_Analog_Simulation_Control_File.html#SwitchingLanguagesintheAnalogSimulationControlFile-UsingSpectrelookupRules","text":"Using Spectre lookup Rules","parent":"Switching_Languages_in_the_Analog_Simulation_Control_File.html","href":"Switching_Languages_in_the_Analog_Simulation_Control_File.html#SwitchingLanguagesintheAnalogSimulationControlFile-UsingSpectrelookupRules","state":{"selected":false,"opened":false}},
            {"id":"Spectre_Language_Statements_in_the_Analog_Simulation_Control_File.html","text":"Spectre Language Statements in the Analog Simulation Control File","parent":"Analog_Simulation_Control_File.html","href":"Spectre_Language_Statements_in_the_Analog_Simulation_Control_File.html","state":{"selected":false,"opened":false}},
            {"id":"Passing_the_Analog_Simulation_Control_File_to_xrun.html","text":"Passing the Analog Simulation Control File to xrun","parent":"Analog_Simulation_Control_File.html","href":"Passing_the_Analog_Simulation_Control_File_to_xrun.html","state":{"selected":false,"opened":false}},
            {"id":"Passing_the_Analog_Simulation_Control_File_to_xmsim.html","text":"Passing the Analog Simulation Control File to xmsim","parent":"Analog_Simulation_Control_File.html","href":"Passing_the_Analog_Simulation_Control_File_to_xmsim.html","state":{"selected":false,"opened":false}},
        {"id":"Controls_for_the_Analog_Solvers.html","text":"Controls for the Analog Solvers","parent":"node0","href":"Controls_for_the_Analog_Solvers.html","state":{"selected":false,"opened":false}},
            {"id":"Spectre_AMS_Designer_Analysis_Support.html","text":"Spectre AMS Designer Analysis Support","parent":"Controls_for_the_Analog_Solvers.html","href":"Spectre_AMS_Designer_Analysis_Support.html","state":{"selected":false,"opened":false}},
            {"id":"Immediate_Set_Options__options_.html","text":"Immediate Set Options (options)","parent":"Controls_for_the_Analog_Solvers.html","href":"Immediate_Set_Options__options_.html","state":{"selected":false,"opened":false}},
            {"id":"AC_Analysis_Statement__ac_.html","text":"AC Analysis Statement (ac)","parent":"Controls_for_the_Analog_Solvers.html","href":"AC_Analysis_Statement__ac_.html","state":{"selected":false,"opened":false}},
            {"id":"Noise_Analysis__noise_.html","text":"Noise Analysis (noise)","parent":"Controls_for_the_Analog_Solvers.html","href":"Noise_Analysis__noise_.html","state":{"selected":false,"opened":false}},
            {"id":"Transient_Analysis_Statement__tran_.html","text":"Transient Analysis Statement (tran)","parent":"Controls_for_the_Analog_Solvers.html","href":"Transient_Analysis_Statement__tran_.html","state":{"selected":false,"opened":false}},
                {"id":"Transient_Analysis_Statement__tran_.html#TransientAnalysisStatement(tran)-Parameters","text":"Parameters","parent":"Transient_Analysis_Statement__tran_.html","href":"Transient_Analysis_Statement__tran_.html#TransientAnalysisStatement(tran)-Parameters","state":{"selected":false,"opened":false}},
                {"id":"Transient_Analysis_Statement__tran_.html#TransientAnalysisStatement(tran)-Examples","text":"Examples","parent":"Transient_Analysis_Statement__tran_.html","href":"Transient_Analysis_Statement__tran_.html#TransientAnalysisStatement(tran)-Examples","state":{"selected":false,"opened":false}},
            {"id":"Monte_Carlo_Analysis.html","text":"Monte Carlo Analysis","parent":"Controls_for_the_Analog_Solvers.html","href":"Monte_Carlo_Analysis.html","state":{"selected":false,"opened":false}},
            {"id":"EMIR_Analysis_in_Spectre_AMS_Designer.html","text":"EMIR Analysis in Spectre AMS Designer","parent":"Controls_for_the_Analog_Solvers.html","href":"EMIR_Analysis_in_Spectre_AMS_Designer.html","state":{"selected":false,"opened":false}},
            {"id":"Reliability_Analysis_in_Spectre_AMS_Designer.html","text":"Reliability Analysis in Spectre AMS Designer","parent":"Controls_for_the_Analog_Solvers.html","href":"Reliability_Analysis_in_Spectre_AMS_Designer.html","state":{"selected":false,"opened":false}},
            {"id":"Checklimit_Analysis_in_Spectre_AMS_Designer.html","text":"Checklimit Analysis in Spectre AMS Designer","parent":"Controls_for_the_Analog_Solvers.html","href":"Checklimit_Analysis_in_Spectre_AMS_Designer.html","state":{"selected":false,"opened":false}},
            {"id":"DC_Analysis_in_Spectre_AMS_Designer.html","text":"DC Analysis in Spectre AMS Designer","parent":"Controls_for_the_Analog_Solvers.html","href":"DC_Analysis_in_Spectre_AMS_Designer.html","state":{"selected":false,"opened":false}},
                {"id":"DC_Analysis_in_Spectre_AMS_Designer.html#DCAnalysisinSpectreAMSDesigner-fastdcOption","text":"fastdc Option","parent":"DC_Analysis_in_Spectre_AMS_Designer.html","href":"DC_Analysis_in_Spectre_AMS_Designer.html#DCAnalysisinSpectreAMSDesigner-fastdcOption","state":{"selected":false,"opened":false}},
                {"id":"DC_Analysis_in_Spectre_AMS_Designer.html#DCAnalysisinSpectreAMSDesigner-dcoptOption","text":"dcopt Option","parent":"DC_Analysis_in_Spectre_AMS_Designer.html","href":"DC_Analysis_in_Spectre_AMS_Designer.html#DCAnalysisinSpectreAMSDesigner-dcoptOption","state":{"selected":false,"opened":false}},
            {"id":"Sweep_Analysis__sweep_.html","text":"Sweep Analysis (sweep)","parent":"Controls_for_the_Analog_Solvers.html","href":"Sweep_Analysis__sweep_.html","state":{"selected":false,"opened":false}},
            {"id":"Stability_Analysis__stb_.html","text":"Stability Analysis (stb)","parent":"Controls_for_the_Analog_Solvers.html","href":"Stability_Analysis__stb_.html","state":{"selected":false,"opened":false}},
            {"id":"Transfer_Function_Analysis__xf_.html","text":"Transfer Function Analysis (xf)","parent":"Controls_for_the_Analog_Solvers.html","href":"Transfer_Function_Analysis__xf_.html","state":{"selected":false,"opened":false}},
            {"id":"Initial_Conditions__ic__Statement.html","text":"Initial Conditions (ic) Statement","parent":"Controls_for_the_Analog_Solvers.html","href":"Initial_Conditions__ic__Statement.html","state":{"selected":false,"opened":false}},
            {"id":"alter_Statement.html","text":"alter Statement","parent":"Controls_for_the_Analog_Solvers.html","href":"alter_Statement.html","state":{"selected":false,"opened":false}},
                {"id":"alter_Statement.html#alterStatement-AlterGroup(altergroup)","text":"Alter Group (altergroup)","parent":"alter_Statement.html","href":"alter_Statement.html#alterStatement-AlterGroup(altergroup)","state":{"selected":false,"opened":false}},
            {"id":"Device_Checking_and_Violations_Display.html","text":"Device Checking and Violations Display","parent":"Controls_for_the_Analog_Solvers.html","href":"Device_Checking_and_Violations_Display.html","state":{"selected":false,"opened":false}},
            {"id":"info_Statement.html","text":"info Statement","parent":"Controls_for_the_Analog_Solvers.html","href":"info_Statement.html","state":{"selected":false,"opened":false}},
                {"id":"info_Statement.html#infoStatement-what","text":"what","parent":"info_Statement.html","href":"info_Statement.html#infoStatement-what","state":{"selected":false,"opened":false}},
                {"id":"info_Statement.html#infoStatement-where","text":"where","parent":"info_Statement.html","href":"info_Statement.html#infoStatement-where","state":{"selected":false,"opened":false}},
                {"id":"info_Statement.html#infoStatement-file","text":"file","parent":"info_Statement.html","href":"info_Statement.html#infoStatement-file","state":{"selected":false,"opened":false}},
                {"id":"info_Statement.html#infoStatement-extremes","text":"extremes","parent":"info_Statement.html","href":"info_Statement.html#infoStatement-extremes","state":{"selected":false,"opened":false}},
                {"id":"info_Statement.html#infoStatement-save","text":"save","parent":"info_Statement.html","href":"info_Statement.html#infoStatement-save","state":{"selected":false,"opened":false}},
                {"id":"info_Statement.html#infoStatement-title","text":"title","parent":"info_Statement.html","href":"info_Statement.html#infoStatement-title","state":{"selected":false,"opened":false}},
                {"id":"info_Statement.html#infoStatement-writedc","text":"writedc","parent":"info_Statement.html","href":"info_Statement.html#infoStatement-writedc","state":{"selected":false,"opened":false}},
                {"id":"info_Statement.html#infoStatement-Examples","text":"Examples","parent":"info_Statement.html","href":"info_Statement.html#infoStatement-Examples","state":{"selected":false,"opened":false}},
            {"id":"save_Statement.html","text":"save Statement","parent":"Controls_for_the_Analog_Solvers.html","href":"save_Statement.html","state":{"selected":false,"opened":false}},
            {"id":"print_Statement.html","text":"print Statement","parent":"Controls_for_the_Analog_Solvers.html","href":"print_Statement.html","state":{"selected":false,"opened":false}},
            {"id":"Mixed-Signal_DC_Initialization.html","text":"Mixed-Signal DC Initialization","parent":"Controls_for_the_Analog_Solvers.html","href":"Mixed-Signal_DC_Initialization.html","state":{"selected":false,"opened":false}},
            {"id":"Comparing_the_Behavior_of_save_Parameter_Specified_in_an_Analysis_and_the_Global_save_Option.html","text":"Comparing the Behavior of save Parameter Specified in an Analysis and the Global save Option","parent":"Controls_for_the_Analog_Solvers.html","href":"Comparing_the_Behavior_of_save_Parameter_Specified_in_an_Analysis_and_the_Global_save_Option.html","state":{"selected":false,"opened":false}},
            {"id":"Circuit_Checks_for_Spectre_AMS_Designer.html","text":"Circuit Checks for Spectre AMS Designer","parent":"Controls_for_the_Analog_Solvers.html","href":"Circuit_Checks_for_Spectre_AMS_Designer.html","state":{"selected":false,"opened":false}},
            {"id":"Fault_Analysis_in_Spectre_AMS_Designer.html","text":"Fault Analysis in Spectre AMS Designer","parent":"Controls_for_the_Analog_Solvers.html","href":"Fault_Analysis_in_Spectre_AMS_Designer.html","state":{"selected":false,"opened":false}},
                {"id":"Fault_Analysis_in_Spectre_AMS_Designer.html#FaultAnalysisinSpectreAMSDesigner-FaultSimulationUseModel","text":"Fault Simulation Use Model","parent":"Fault_Analysis_in_Spectre_AMS_Designer.html","href":"Fault_Analysis_in_Spectre_AMS_Designer.html#FaultAnalysisinSpectreAMSDesigner-FaultSimulationUseModel","state":{"selected":false,"opened":false}},
                {"id":"Fault_Analysis_in_Spectre_AMS_Designer.html#FaultAnalysisinSpectreAMSDesigner-AMSDesignerSpectreFaultAnalysisIntegration","text":"AMS Designer&#160;Spectre Fault Analysis Integration","parent":"Fault_Analysis_in_Spectre_AMS_Designer.html","href":"Fault_Analysis_in_Spectre_AMS_Designer.html#FaultAnalysisinSpectreAMSDesigner-AMSDesignerSpectreFaultAnalysisIntegration","state":{"selected":false,"opened":false}},
            {"id":"nodeset_Statement.html","text":"nodeset Statement","parent":"Controls_for_the_Analog_Solvers.html","href":"nodeset_Statement.html","state":{"selected":false,"opened":false}},
            {"id":"nodeset_Statement_in_Analog_Simulation_Control_File.html","text":"nodeset Statement in Analog Simulation Control File","parent":"Controls_for_the_Analog_Solvers.html","href":"nodeset_Statement_in_Analog_Simulation_Control_File.html","state":{"selected":false,"opened":false}},
            {"id":"Spectre_or_APS_Block-Based_Transient_Noise_Analysis.html","text":"Spectre or APS Block-Based Transient Noise Analysis","parent":"Controls_for_the_Analog_Solvers.html","href":"Spectre_or_APS_Block-Based_Transient_Noise_Analysis.html","state":{"selected":false,"opened":false}},
            {"id":"State_Information_for_Individual_Analyses.html","text":"State Information for Individual Analyses","parent":"Controls_for_the_Analog_Solvers.html","href":"State_Information_for_Individual_Analyses.html","state":{"selected":false,"opened":false}},
            {"id":"Time-Saving_Techniques_for_the_Analog_Solvers.html","text":"Time-Saving Techniques for the Analog Solvers","parent":"Controls_for_the_Analog_Solvers.html","href":"Time-Saving_Techniques_for_the_Analog_Solvers.html","state":{"selected":false,"opened":false}},
                {"id":"Time-Saving_Techniques_for_the_Analog_Solvers.html#TimeSavingTechniquesfortheAnalogSolvers-AdjustingSpeedandAccuracy","text":"Adjusting Speed and Accuracy","parent":"Time-Saving_Techniques_for_the_Analog_Solvers.html","href":"Time-Saving_Techniques_for_the_Analog_Solvers.html#TimeSavingTechniquesfortheAnalogSolvers-AdjustingSpeedandAccuracy","state":{"selected":false,"opened":false}},
                {"id":"Time-Saving_Techniques_for_the_Analog_Solvers.html#TimeSavingTechniquesfortheAnalogSolvers-SavingTimebySelectingaContinuationMethod","text":"Saving Time by Selecting a Continuation Method","parent":"Time-Saving_Techniques_for_the_Analog_Solvers.html","href":"Time-Saving_Techniques_for_the_Analog_Solvers.html#TimeSavingTechniquesfortheAnalogSolvers-SavingTimebySelectingaContinuationMethod","state":{"selected":false,"opened":false}},
                {"id":"Time-Saving_Techniques_for_the_Analog_Solvers.html#TimeSavingTechniquesfortheAnalogSolvers-SpecifyingEfficientStartingPoints","text":"Specifying Efficient Starting Points","parent":"Time-Saving_Techniques_for_the_Analog_Solvers.html","href":"Time-Saving_Techniques_for_the_Analog_Solvers.html#TimeSavingTechniquesfortheAnalogSolvers-SpecifyingEfficientStartingPoints","state":{"selected":false,"opened":false}},
        {"id":"amsd_Block.html","text":"amsd Block","parent":"node0","href":"amsd_Block.html","state":{"selected":false,"opened":false}},
            {"id":"amsd_Block_Statements_and_Syntax.html","text":"amsd Block Statements and Syntax","parent":"amsd_Block.html","href":"amsd_Block_Statements_and_Syntax.html","state":{"selected":false,"opened":false}},
            {"id":"portmap.html","text":"portmap","parent":"amsd_Block.html","href":"portmap.html","state":{"selected":false,"opened":false}},
                {"id":"Implicit_and_Explicit_Port_Mapping.html","text":"Implicit and Explicit Port Mapping","parent":"portmap.html","href":"Implicit_and_Explicit_Port_Mapping.html","state":{"selected":false,"opened":false}},
                {"id":"Spice-to-Verilog_Port_Mapping.html","text":"Spice-to-Verilog Port Mapping","parent":"portmap.html","href":"Spice-to-Verilog_Port_Mapping.html","state":{"selected":false,"opened":false}},
                {"id":"SPICE.html","text":"SPICE","parent":"portmap.html","href":"SPICE.html","state":{"selected":false,"opened":false}},
            {"id":"config.html","text":"config","parent":"amsd_Block.html","href":"config.html","state":{"selected":false,"opened":false}},
                {"id":"Verilog_2001_Configuration_File.html","text":"Verilog 2001 Configuration File","parent":"config.html","href":"Verilog_2001_Configuration_File.html","state":{"selected":false,"opened":false}},
            {"id":"ie.html","text":"ie","parent":"amsd_Block.html","href":"ie.html","state":{"selected":false,"opened":false}},
                {"id":"Dynamic_Voltage_Supply.html","text":"Dynamic Voltage Supply","parent":"ie.html","href":"Dynamic_Voltage_Supply.html","state":{"selected":false,"opened":false}},
                {"id":"Custom_Connect_Rules.html","text":"Custom Connect Rules","parent":"ie.html","href":"Custom_Connect_Rules.html","state":{"selected":false,"opened":false}},
                {"id":"Scope_Assignments.html","text":"Scope Assignments","parent":"ie.html","href":"Scope_Assignments.html","state":{"selected":false,"opened":false}},
                {"id":"Parameter_Assignments.html","text":"Parameter Assignments","parent":"ie.html","href":"Parameter_Assignments.html","state":{"selected":false,"opened":false}},
            {"id":"ce.html","text":"ce","parent":"amsd_Block.html","href":"ce.html","state":{"selected":false,"opened":false}},
            {"id":"connectmap.html","text":"connectmap","parent":"amsd_Block.html","href":"connectmap.html","state":{"selected":false,"opened":false}},
                {"id":"Integration_between_connectmap_and_ie_Cards.html","text":"Integration between connectmap and ie Cards","parent":"connectmap.html","href":"Integration_between_connectmap_and_ie_Cards.html","state":{"selected":false,"opened":false}},
            {"id":"Hierarchical_Interface_Element_Optimization.html","text":"Hierarchical Interface Element Optimization","parent":"amsd_Block.html","href":"Hierarchical_Interface_Element_Optimization.html","state":{"selected":false,"opened":false}},
                {"id":"Hierarchical_Interface_Element_Optimization.html#HierarchicalInterfaceElementOptimization-HierarchicalOptimization","text":"Hierarchical Optimization","parent":"Hierarchical_Interface_Element_Optimization.html","href":"Hierarchical_Interface_Element_Optimization.html#HierarchicalInterfaceElementOptimization-HierarchicalOptimization","state":{"selected":false,"opened":false}},
                {"id":"Hierarchical_Interface_Element_Optimization.html#HierarchicalInterfaceElementOptimization-InterfaceElementOptimizationbetweenDissimilarNets","text":"Interface Element Optimization between Dissimilar Nets","parent":"Hierarchical_Interface_Element_Optimization.html","href":"Hierarchical_Interface_Element_Optimization.html#HierarchicalInterfaceElementOptimization-InterfaceElementOptimizationbetweenDissimilarNets","state":{"selected":false,"opened":false}},
            {"id":"Discipline_Resolution_Optimization.html","text":"Discipline Resolution Optimization","parent":"amsd_Block.html","href":"Discipline_Resolution_Optimization.html","state":{"selected":false,"opened":false}},
            {"id":"Xcelium_Mixed_Signal__Co-Simulation_Functionalities.html","text":"Xcelium Mixed Signal: Co-Simulation Functionalities","parent":"amsd_Block.html","href":"Xcelium_Mixed_Signal__Co-Simulation_Functionalities.html","state":{"selected":false,"opened":false}},
            {"id":"Universal_Connect_Module__UCM_.html","text":"Universal Connect Module (UCM)","parent":"amsd_Block.html","href":"Universal_Connect_Module__UCM_.html","state":{"selected":false,"opened":false}},
                {"id":"UCM_Compatibility_with_Legacy_Connect_Rules.html","text":"UCM Compatibility with Legacy Connect Rules","parent":"Universal_Connect_Module__UCM_.html","href":"UCM_Compatibility_with_Legacy_Connect_Rules.html","state":{"selected":false,"opened":false}},
                {"id":"UCM_Use_Model.html","text":"UCM Use Model","parent":"Universal_Connect_Module__UCM_.html","href":"UCM_Use_Model.html","state":{"selected":false,"opened":false}},
        {"id":"Analog_Primitives_and_Subcircuits.html","text":"Analog Primitives and Subcircuits","parent":"node0","href":"Analog_Primitives_and_Subcircuits.html","state":{"selected":false,"opened":false}},
            {"id":"Analog_Primitives_and_Subcircuits.html#AnalogPrimitivesandSubcircuits-DeterminingtheDisciplineofAnalogPrimitivePorts1035670","text":"Determining the Discipline of Analog Primitive Ports","parent":"Analog_Primitives_and_Subcircuits.html","href":"Analog_Primitives_and_Subcircuits.html#AnalogPrimitivesandSubcircuits-DeterminingtheDisciplineofAnalogPrimitivePorts1035670","state":{"selected":false,"opened":false}},
            {"id":"Port_Bindings.html","text":"Port Bindings","parent":"Analog_Primitives_and_Subcircuits.html","href":"Port_Bindings.html","state":{"selected":false,"opened":false}},
                {"id":"Port_Bindings.html#PortBindings-BindingPortsbyOrder","text":"Binding Ports by Order","parent":"Port_Bindings.html","href":"Port_Bindings.html#PortBindings-BindingPortsbyOrder","state":{"selected":false,"opened":false}},
            {"id":"Guidelines_for_Binding_Ports_by_Name_or_Order.html","text":"Guidelines for Binding Ports by Name or Order","parent":"Analog_Primitives_and_Subcircuits.html","href":"Guidelines_for_Binding_Ports_by_Name_or_Order.html","state":{"selected":false,"opened":false}},
            {"id":"Parameter_Binding.html","text":"Parameter Binding","parent":"Analog_Primitives_and_Subcircuits.html","href":"Parameter_Binding.html","state":{"selected":false,"opened":false}},
            {"id":"Analog_Instances_Inside_Generate_Statements.html","text":"Analog Instances Inside Generate Statements","parent":"Analog_Primitives_and_Subcircuits.html","href":"Analog_Instances_Inside_Generate_Statements.html","state":{"selected":false,"opened":false}},
            {"id":"Subcircuits_and_Models.html","text":"Subcircuits and Models","parent":"Analog_Primitives_and_Subcircuits.html","href":"Subcircuits_and_Models.html","state":{"selected":false,"opened":false}},
            {"id":"Compiled_C_Flow.html","text":"Compiled C Flow","parent":"Analog_Primitives_and_Subcircuits.html","href":"Compiled_C_Flow.html","state":{"selected":false,"opened":false}},
                {"id":"Compiled_C_Flow.html#CompiledCFlow-IncrementalCompilationofCCode","text":"Incremental Compilation of C Code","parent":"Compiled_C_Flow.html","href":"Compiled_C_Flow.html#CompiledCFlow-IncrementalCompilationofCCode","state":{"selected":false,"opened":false}},
                {"id":"Compiled_C_Flow.html#CompiledCFlow-DisablingtheCompileCFlow","text":"Disabling the Compile C Flow","parent":"Compiled_C_Flow.html","href":"Compiled_C_Flow.html#CompiledCFlow-DisablingtheCompileCFlow","state":{"selected":false,"opened":false}},
            {"id":"Multi-Threading.html","text":"Multi-Threading","parent":"Analog_Primitives_and_Subcircuits.html","href":"Multi-Threading.html","state":{"selected":false,"opened":false}},
            {"id":"Using_mtline_in_a_Schematic_with_AMS_Simulator.html","text":"Using mtline in a Schematic with AMS Simulator","parent":"Analog_Primitives_and_Subcircuits.html","href":"Using_mtline_in_a_Schematic_with_AMS_Simulator.html","state":{"selected":false,"opened":false}},
            {"id":"Using_mtline_in_a_SPICE_or_Spectre_Subcircuit_or_Model.html","text":"Using mtline in a SPICE or Spectre Subcircuit or Model","parent":"Analog_Primitives_and_Subcircuits.html","href":"Using_mtline_in_a_SPICE_or_Spectre_Subcircuit_or_Model.html","state":{"selected":false,"opened":false}},
        {"id":"Design_Configuration_Using_Mixed_Languages.html","text":"Design Configuration Using Mixed Languages","parent":"node0","href":"Design_Configuration_Using_Mixed_Languages.html","state":{"selected":false,"opened":false}},
            {"id":"Verilog-AMS_Connect_Modules_for_VHDL-SPICE_Connection.html","text":"Verilog-AMS Connect Modules for VHDL-SPICE Connection","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"Verilog-AMS_Connect_Modules_for_VHDL-SPICE_Connection.html","state":{"selected":false,"opened":false}},
            {"id":"Verilog-A_Modules_in_SPICE_Blocks.html","text":"Verilog-A Modules in SPICE Blocks","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"Verilog-A_Modules_in_SPICE_Blocks.html","state":{"selected":false,"opened":false}},
                {"id":"Verilog-A_Modules_in_SPICE_Blocks.html#VerilogAModulesinSPICEBlocks-Verilog-AMSVectorBuseswithSPICESubcircuits","text":"Verilog-AMS Vector Buses with SPICE Subcircuits","parent":"Verilog-A_Modules_in_SPICE_Blocks.html","href":"Verilog-A_Modules_in_SPICE_Blocks.html#VerilogAModulesinSPICEBlocks-Verilog-AMSVectorBuseswithSPICESubcircuits","state":{"selected":false,"opened":false}},
            {"id":"SPICE-on-Top.html","text":"SPICE-on-Top","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"SPICE-on-Top.html","state":{"selected":false,"opened":false}},
            {"id":"SPICE-in-the-Middle.html","text":"SPICE-in-the-Middle","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"SPICE-in-the-Middle.html","state":{"selected":false,"opened":false}},
                {"id":"Specifying_DSPF_and_SPEF_Stitching_on_Analog_and_Mixed-Signal_Nets.html","text":"Specifying DSPF and SPEF Stitching on Analog and Mixed-Signal Nets","parent":"SPICE-in-the-Middle.html","href":"Specifying_DSPF_and_SPEF_Stitching_on_Analog_and_Mixed-Signal_Nets.html","state":{"selected":false,"opened":false}},
                {"id":"SPICE_Blocks_in_the_Middle_of_VHDL_Blocks.html","text":"SPICE Blocks in the Middle of VHDL Blocks","parent":"SPICE-in-the-Middle.html","href":"SPICE_Blocks_in_the_Middle_of_VHDL_Blocks.html","state":{"selected":false,"opened":false}},
            {"id":"Using_DSPF-in-the-Middle.html","text":"Using DSPF-in-the-Middle","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"Using_DSPF-in-the-Middle.html","state":{"selected":false,"opened":false}},
            {"id":"-keepcase4use5x.html","text":"-keepcase4use5x","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"-keepcase4use5x.html","state":{"selected":false,"opened":false}},
            {"id":"Usage_of_Port_Expressions_when_Connecting_to_Analog_Blocks.html","text":"Usage of Port Expressions when Connecting to Analog Blocks","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"Usage_of_Port_Expressions_when_Connecting_to_Analog_Blocks.html","state":{"selected":false,"opened":false}},
            {"id":"SPICE_Nets_inside_a_Verilog_Design.html","text":"SPICE Nets inside a Verilog Design","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"SPICE_Nets_inside_a_Verilog_Design.html","state":{"selected":false,"opened":false}},
            {"id":"Reusing_Mixed-Language_Testbenches.html","text":"Reusing Mixed-Language Testbenches","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"Reusing_Mixed-Language_Testbenches.html","state":{"selected":false,"opened":false}},
                {"id":"Reusing_Mixed-Language_Testbenches.html#ReusingMixedLanguageTestbenches-UsingCommand-LineOptionstoManageOut-of-ModuleReferencestoSPICEOOMROOMRSPICE_OOMR1043632","text":"Using Command-Line Options to Manage Out-of-Module References to SPICE","parent":"Reusing_Mixed-Language_Testbenches.html","href":"Reusing_Mixed-Language_Testbenches.html#ReusingMixedLanguageTestbenches-UsingCommand-LineOptionstoManageOut-of-ModuleReferencestoSPICEOOMROOMRSPICE_OOMR1043632","state":{"selected":false,"opened":false}},
                {"id":"Reusing_Mixed-Language_Testbenches.html#ReusingMixedLanguageTestbenches-UsingCompilerDirectivestoManageOut-of-ModuleReferencestoSPICEams_testbench_reuse1043629","text":"Using Compiler Directives to Manage Out-of-Module References to SPICE","parent":"Reusing_Mixed-Language_Testbenches.html","href":"Reusing_Mixed-Language_Testbenches.html#ReusingMixedLanguageTestbenches-UsingCompilerDirectivestoManageOut-of-ModuleReferencestoSPICEams_testbench_reuse1043629","state":{"selected":false,"opened":false}},
                {"id":"Reusing_Mixed-Language_Testbenches.html#ReusingMixedLanguageTestbenches-UsingBusDelimiterswithOut-of-ModuleReferencestoSPICEbus_delimiter_oomr_spice","text":"Using Bus Delimiters with Out-of-Module References to SPICE&#160;","parent":"Reusing_Mixed-Language_Testbenches.html","href":"Reusing_Mixed-Language_Testbenches.html#ReusingMixedLanguageTestbenches-UsingBusDelimiterswithOut-of-ModuleReferencestoSPICEbus_delimiter_oomr_spice","state":{"selected":false,"opened":false}},
            {"id":"Values_Associated_with_an_Analog_Object.html","text":"Values Associated with an Analog Object","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"Values_Associated_with_an_Analog_Object.html","state":{"selected":false,"opened":false}},
            {"id":"Strength-Based_Interface_Element__SIE_.html","text":"Strength-Based Interface Element (SIE)","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"Strength-Based_Interface_Element__SIE_.html","state":{"selected":false,"opened":false}},
            {"id":"PSL_Assertions.html","text":"PSL Assertions","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"PSL_Assertions.html","state":{"selected":false,"opened":false}},
                {"id":"Limitations_of_Using_PSL_Assertions.html","text":"Limitations of Using PSL Assertions","parent":"PSL_Assertions.html","href":"Limitations_of_Using_PSL_Assertions.html","state":{"selected":false,"opened":false}},
            {"id":"Reusing_Testbenches_and_IP.html","text":"Reusing Testbenches and IP","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"Reusing_Testbenches_and_IP.html","state":{"selected":false,"opened":false}},
            {"id":"Connecting_VHDL_Blocks_to_SPICE_Blocks.html","text":"Connecting VHDL Blocks to SPICE Blocks","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"Connecting_VHDL_Blocks_to_SPICE_Blocks.html","state":{"selected":false,"opened":false}},
            {"id":"Connections_from_VHDL_and_VHDL-AMS_Blocks_to_Verilog_and_Verilog-AMS_Blocks.html","text":"Connections from VHDL and VHDL-AMS Blocks to Verilog and Verilog-AMS Blocks","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"Connections_from_VHDL_and_VHDL-AMS_Blocks_to_Verilog_and_Verilog-AMS_Blocks.html","state":{"selected":false,"opened":false}},
            {"id":"Importing_Verilog-AMS_Modules_into_VHDL.html","text":"Importing Verilog-AMS Modules into VHDL","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"Importing_Verilog-AMS_Modules_into_VHDL.html","state":{"selected":false,"opened":false}},
                {"id":"Importing_a_Verilog-AMS_Module.html","text":"Importing a Verilog-AMS Module","parent":"Importing_Verilog-AMS_Modules_into_VHDL.html","href":"Importing_a_Verilog-AMS_Module.html","state":{"selected":false,"opened":false}},
                {"id":"xmshell_Command.html","text":"xmshell Command","parent":"Importing_Verilog-AMS_Modules_into_VHDL.html","href":"xmshell_Command.html","state":{"selected":false,"opened":false}},
            {"id":"Inherited_Connections_in_VHDL-AMS.html","text":"Inherited Connections in VHDL-AMS","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"Inherited_Connections_in_VHDL-AMS.html","state":{"selected":false,"opened":false}},
            {"id":"Mapping_Verilog-AMS_Disciplines_to_VHDL-AMS_Natures.html","text":"Mapping Verilog-AMS Disciplines to VHDL-AMS Natures","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"Mapping_Verilog-AMS_Disciplines_to_VHDL-AMS_Natures.html","state":{"selected":false,"opened":false}},
            {"id":"SPICE_Built-In_Primitives_in_VHDL-AMS_and_VHDL-Digital.html","text":"SPICE Built-In Primitives in VHDL-AMS and VHDL-Digital","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"SPICE_Built-In_Primitives_in_VHDL-AMS_and_VHDL-Digital.html","state":{"selected":false,"opened":false}},
            {"id":"String_Type_Literals_and_Generics_in_VHDL-AMS.html","text":"String Type Literals and Generics in VHDL-AMS","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"String_Type_Literals_and_Generics_in_VHDL-AMS.html","state":{"selected":false,"opened":false}},
            {"id":"VHDL-SPICE_Conversion_Element_Optimization.html","text":"VHDL-SPICE Conversion Element Optimization","parent":"Design_Configuration_Using_Mixed_Languages.html","href":"VHDL-SPICE_Conversion_Element_Optimization.html","state":{"selected":false,"opened":false}},
                {"id":"CE_Information_in_VHDL-SPICE.html","text":"CE Information in VHDL-SPICE","parent":"VHDL-SPICE_Conversion_Element_Optimization.html","href":"CE_Information_in_VHDL-SPICE.html","state":{"selected":false,"opened":false}},
        {"id":"Real_Number_Modeling.html","text":"Real Number Modeling","parent":"node0","href":"Real_Number_Modeling.html","state":{"selected":false,"opened":false}},
            {"id":"Real_Number_Modeling.html#RealNumberModeling-BasicwrealFeaturesoftheAMSDesignerSimulatorwreal_amsBasicReal1047473","text":"Basic wreal Features of the AMS Designer Simulator","parent":"Real_Number_Modeling.html","href":"Real_Number_Modeling.html#RealNumberModeling-BasicwrealFeaturesoftheAMSDesignerSimulatorwreal_amsBasicReal1047473","state":{"selected":false,"opened":false}},
            {"id":"Real_Number_Modeling.html#RealNumberModeling-AdvancedwrealFeaturesoftheAMSDesignerSimulatorwreal_amsAdvReal1044158","text":"Advanced wreal Features of the AMS Designer Simulator","parent":"Real_Number_Modeling.html","href":"Real_Number_Modeling.html#RealNumberModeling-AdvancedwrealFeaturesoftheAMSDesignerSimulatorwreal_amsAdvReal1044158","state":{"selected":false,"opened":false}},
            {"id":"Using_the_wreal_Data_Type.html","text":"Using the wreal Data Type","parent":"Real_Number_Modeling.html","href":"Using_the_wreal_Data_Type.html","state":{"selected":false,"opened":false}},
            {"id":"wreal_Independent_Variables_in_a__table_model.html","text":"wreal Independent Variables in a $table_model","parent":"Real_Number_Modeling.html","href":"wreal_Independent_Variables_in_a__table_model.html","state":{"selected":false,"opened":false}},
            {"id":"Verilog-AMS_wreal_and_Analog_Signal_Connections.html","text":"Verilog-AMS wreal and Analog Signal Connections","parent":"Real_Number_Modeling.html","href":"Verilog-AMS_wreal_and_Analog_Signal_Connections.html","state":{"selected":false,"opened":false}},
            {"id":"Resolving_Disciplines_for_Verilog-AMS_wreal_Nets.html","text":"Resolving Disciplines for Verilog-AMS wreal Nets","parent":"Real_Number_Modeling.html","href":"Resolving_Disciplines_for_Verilog-AMS_wreal_Nets.html","state":{"selected":false,"opened":false}},
                {"id":"Resolving_Disciplines_for_Verilog-AMS_wreal_Nets.html#ResolvingDisciplinesforVerilogAMSwrealNets-VHDLBlockswithRealSignalPortsonaSchematic1044390","text":"VHDL Blocks with Real Signal Ports on a Schematic","parent":"Resolving_Disciplines_for_Verilog-AMS_wreal_Nets.html","href":"Resolving_Disciplines_for_Verilog-AMS_wreal_Nets.html#ResolvingDisciplinesforVerilogAMSwrealNets-VHDLBlockswithRealSignalPortsonaSchematic1044390","state":{"selected":false,"opened":false}},
            {"id":"wreal_Nets_at_Mixed-Language_Boundaries.html","text":"wreal Nets at Mixed-Language Boundaries","parent":"Real_Number_Modeling.html","href":"wreal_Nets_at_Mixed-Language_Boundaries.html","state":{"selected":false,"opened":false}},
            {"id":"Writing_Bidirectional_Model_Behavior.html","text":"Writing Bidirectional Model Behavior","parent":"Real_Number_Modeling.html","href":"Writing_Bidirectional_Model_Behavior.html","state":{"selected":false,"opened":false}},
            {"id":"Using_wreal_in_Assertions.html","text":"Using wreal in Assertions","parent":"Real_Number_Modeling.html","href":"Using_wreal_in_Assertions.html","state":{"selected":false,"opened":false}},
            {"id":"Selecting_a_wreal_Resolution_Function.html","text":"Selecting a wreal Resolution Function","parent":"Real_Number_Modeling.html","href":"Selecting_a_wreal_Resolution_Function.html","state":{"selected":false,"opened":false}},
                {"id":"Selecting_a_wreal_Resolution_Function.html#SelectingawrealResolutionFunction-OrderofPrecedenceforDeterminingtheResolutionFunctiononaNet","text":"Order of Precedence for Determining the Resolution Function on a Net","parent":"Selecting_a_wreal_Resolution_Function.html","href":"Selecting_a_wreal_Resolution_Function.html#SelectingawrealResolutionFunction-OrderofPrecedenceforDeterminingtheResolutionFunctiononaNet","state":{"selected":false,"opened":false}},
                {"id":"Selecting_a_wreal_Resolution_Function.html#SelectingawrealResolutionFunction-RulestoDeterminetheResolvedResolutionFunctionforConnectedwrealNets","text":"Rules to Determine the Resolved Resolution Function for Connected wreal Nets","parent":"Selecting_a_wreal_Resolution_Function.html","href":"Selecting_a_wreal_Resolution_Function.html#SelectingawrealResolutionFunction-RulestoDeterminetheResolvedResolutionFunctionforConnectedwrealNets","state":{"selected":false,"opened":false}},
                {"id":"Predefined_wreal_Resolution_Functions.html","text":"Predefined wreal Resolution Functions","parent":"Selecting_a_wreal_Resolution_Function.html","href":"Predefined_wreal_Resolution_Functions.html","state":{"selected":false,"opened":false}},
            {"id":"Verilog-AMS_Based_RNM_for_Wreals.html","text":"Verilog-AMS&#8211;Based RNM for Wreals","parent":"Real_Number_Modeling.html","href":"Verilog-AMS_Based_RNM_for_Wreals.html","state":{"selected":false,"opened":false}},
                {"id":"Writing_RNMs_Using_Disciplineless_Wreal_Nets.html","text":"Writing RNMs Using Disciplineless Wreal Nets","parent":"Verilog-AMS_Based_RNM_for_Wreals.html","href":"Writing_RNMs_Using_Disciplineless_Wreal_Nets.html","state":{"selected":false,"opened":false}},
                {"id":"Writing_Portable_Verilog-AMS_Wreal_Models_for_Use_in_SV.html","text":"Writing Portable Verilog-AMS Wreal Models for Use in SV","parent":"Verilog-AMS_Based_RNM_for_Wreals.html","href":"Writing_Portable_Verilog-AMS_Wreal_Models_for_Use_in_SV.html","state":{"selected":false,"opened":false}},
            {"id":"Wreal_Concatenation_Expressions.html","text":"Wreal Concatenation Expressions","parent":"Real_Number_Modeling.html","href":"Wreal_Concatenation_Expressions.html","state":{"selected":false,"opened":false}},
            {"id":"L2R_and_R2L_Connect_Modules.html","text":"L2R and R2L Connect Modules","parent":"Real_Number_Modeling.html","href":"L2R_and_R2L_Connect_Modules.html","state":{"selected":false,"opened":false}},
                {"id":"Port_Connections_through_Real-to-Logic_Connect_Modules.html","text":"Port Connections through Real-to-Logic Connect Modules","parent":"L2R_and_R2L_Connect_Modules.html","href":"Port_Connections_through_Real-to-Logic_Connect_Modules.html","state":{"selected":false,"opened":false}},
                {"id":"Inherited_Connections_in_R2L_L2R_Connect_Modules.html","text":"Inherited Connections in R2L/L2R Connect Modules","parent":"L2R_and_R2L_Connect_Modules.html","href":"Inherited_Connections_in_R2L_L2R_Connect_Modules.html","state":{"selected":false,"opened":false}},
                {"id":"Aliasing_Nets_to_Hierarchical_Nets_in_L2R_R2L_Interface_Elements.html","text":"Aliasing Nets to Hierarchical Nets in L2R/R2L Interface Elements","parent":"L2R_and_R2L_Connect_Modules.html","href":"Aliasing_Nets_to_Hierarchical_Nets_in_L2R_R2L_Interface_Elements.html","state":{"selected":false,"opened":false}},
                {"id":"L2R_R2L_Insertion_in_Multiple-Supply_Designs.html","text":"L2R/R2L Insertion in Multiple-Supply Designs","parent":"L2R_and_R2L_Connect_Modules.html","href":"L2R_R2L_Insertion_in_Multiple-Supply_Designs.html","state":{"selected":false,"opened":false}},
                {"id":"Electrical_Supply_in_Real-to-Logic_and_Logic-to-Real_Interface_Elements.html","text":"Electrical Supply in Real-to-Logic and Logic-to-Real Interface Elements","parent":"L2R_and_R2L_Connect_Modules.html","href":"Electrical_Supply_in_Real-to-Logic_and_Logic-to-Real_Interface_Elements.html","state":{"selected":false,"opened":false}},
            {"id":"Virtuoso_Visualization_and_Analysis_in_xrun_and_ADE_Flows_for_Simulations_with_Real_Number_Models.html","text":"Virtuoso Visualization and Analysis in xrun and ADE Flows for Simulations with Real Number Models","parent":"Real_Number_Modeling.html","href":"Virtuoso_Visualization_and_Analysis_in_xrun_and_ADE_Flows_for_Simulations_with_Real_Number_Models.html","state":{"selected":false,"opened":false}},
            {"id":"Real_Number_Modeling_Debug_Options.html","text":"Real Number Modeling Debug Options","parent":"Real_Number_Modeling.html","href":"Real_Number_Modeling_Debug_Options.html","state":{"selected":false,"opened":false}},
            {"id":"wreal_to_VHDL_Connections.html","text":"wreal to VHDL Connections","parent":"Real_Number_Modeling.html","href":"wreal_to_VHDL_Connections.html","state":{"selected":false,"opened":false}},
        {"id":"XRUN_Invocation_for_Mixed-Signal_Designs.html","text":"XRUN Invocation for Mixed-Signal Designs","parent":"node0","href":"XRUN_Invocation_for_Mixed-Signal_Designs.html","state":{"selected":false,"opened":false}},
            {"id":"xrun_Command_Syntax.html","text":"xrun Command Syntax","parent":"XRUN_Invocation_for_Mixed-Signal_Designs.html","href":"xrun_Command_Syntax.html","state":{"selected":false,"opened":false}},
            {"id":"xrun_Command-Line_Options_for_Mixed-Signal_Designs.html","text":"xrun Command-Line Options for Mixed-Signal Designs","parent":"XRUN_Invocation_for_Mixed-Signal_Designs.html","href":"xrun_Command-Line_Options_for_Mixed-Signal_Designs.html","state":{"selected":false,"opened":false}},
            {"id":"Examples_Using_xrun_for_AMS_Simulation.html","text":"Examples Using xrun for AMS Simulation","parent":"XRUN_Invocation_for_Mixed-Signal_Designs.html","href":"Examples_Using_xrun_for_AMS_Simulation.html","state":{"selected":false,"opened":false}},
            {"id":"Using_xrun_with_Spectre_and_SPICE_Input_Files.html","text":"Using xrun with Spectre and SPICE Input Files","parent":"XRUN_Invocation_for_Mixed-Signal_Designs.html","href":"Using_xrun_with_Spectre_and_SPICE_Input_Files.html","state":{"selected":false,"opened":false}},
            {"id":"Migrating_to_Single-Step_XRUN_Invocation.html","text":"Migrating to Single-Step XRUN Invocation","parent":"XRUN_Invocation_for_Mixed-Signal_Designs.html","href":"Migrating_to_Single-Step_XRUN_Invocation.html","state":{"selected":false,"opened":false}},
            {"id":"Mixed-Signal_Design_Debugging_Reports.html","text":"Mixed-Signal Design Debugging Reports","parent":"XRUN_Invocation_for_Mixed-Signal_Designs.html","href":"Mixed-Signal_Design_Debugging_Reports.html","state":{"selected":false,"opened":false}},
            {"id":"PSpice_Netlist_and_Device_Models_nbsp_.html","text":"PSpice Netlist and Device Models&amp;nbsp;","parent":"XRUN_Invocation_for_Mixed-Signal_Designs.html","href":"PSpice_Netlist_and_Device_Models_nbsp_.html","state":{"selected":false,"opened":false}},
            {"id":"License_Queuing.html","text":"License Queuing","parent":"XRUN_Invocation_for_Mixed-Signal_Designs.html","href":"License_Queuing.html","state":{"selected":false,"opened":false}},
            {"id":"AHDL_Linter.html","text":"AHDL Linter","parent":"XRUN_Invocation_for_Mixed-Signal_Designs.html","href":"AHDL_Linter.html","state":{"selected":false,"opened":false}},
            {"id":"Turning_on_Spectre_Parasitic_Reduction.html","text":"Turning on Spectre Parasitic Reduction","parent":"XRUN_Invocation_for_Mixed-Signal_Designs.html","href":"Turning_on_Spectre_Parasitic_Reduction.html","state":{"selected":false,"opened":false}},
            {"id":"Turning_on_Spectre_Multithreading_for_Device_Evaluation.html","text":"Turning on Spectre Multithreading for Device Evaluation","parent":"XRUN_Invocation_for_Mixed-Signal_Designs.html","href":"Turning_on_Spectre_Multithreading_for_Device_Evaluation.html","state":{"selected":false,"opened":false}},
                {"id":"Turning_on_Spectre_Multithreading_for_Device_Evaluation.html#TurningonSpectreMultithreadingforDeviceEvaluation-TurningoffSpectreMultithreading","text":"Turning off Spectre Multithreading","parent":"Turning_on_Spectre_Multithreading_for_Device_Evaluation.html","href":"Turning_on_Spectre_Multithreading_for_Device_Evaluation.html#TurningonSpectreMultithreadingforDeviceEvaluation-TurningoffSpectreMultithreading","state":{"selected":false,"opened":false}},
            {"id":"Simulation_Diagnostics.html","text":"Simulation Diagnostics","parent":"XRUN_Invocation_for_Mixed-Signal_Designs.html","href":"Simulation_Diagnostics.html","state":{"selected":false,"opened":false}},
            {"id":"Enabling_AMS-APS_Mode.html","text":"Enabling AMS-APS Mode","parent":"XRUN_Invocation_for_Mixed-Signal_Designs.html","href":"Enabling_AMS-APS_Mode.html","state":{"selected":false,"opened":false}},
            {"id":"AMS_Spectre_XPS_MS_Mode.html","text":"AMS Spectre XPS MS Mode","parent":"XRUN_Invocation_for_Mixed-Signal_Designs.html","href":"AMS_Spectre_XPS_MS_Mode.html","state":{"selected":false,"opened":false}},
            {"id":"AMS_Designer_with_Spectre_FX.html","text":"AMS Designer with Spectre FX","parent":"XRUN_Invocation_for_Mixed-Signal_Designs.html","href":"AMS_Designer_with_Spectre_FX.html","state":{"selected":false,"opened":false}},
                {"id":"AMS_Designer_with_Spectre_FX.html#AMSDesignerwithSpectreFX-OptionsforAMSDesignerwithSpectreFX","text":"Options for AMS Designer with&#160;Spectre FX","parent":"AMS_Designer_with_Spectre_FX.html","href":"AMS_Designer_with_Spectre_FX.html#AMSDesignerwithSpectreFX-OptionsforAMSDesignerwithSpectreFX","state":{"selected":false,"opened":false}},
                {"id":"AMS_Designer_with_Spectre_FX.html#AMSDesignerwithSpectreFX-ConnectModuleUsage","text":"Connect Module Usage","parent":"AMS_Designer_with_Spectre_FX.html","href":"AMS_Designer_with_Spectre_FX.html#AMSDesignerwithSpectreFX-ConnectModuleUsage","state":{"selected":false,"opened":false}},
            {"id":"Loading_Plug-In_for_Spectre_Netlist_Compiled_Functions__NCFs__nbsp_.html","text":"Loading Plug-In for Spectre Netlist Compiled Functions (NCFs)&amp;nbsp;","parent":"XRUN_Invocation_for_Mixed-Signal_Designs.html","href":"Loading_Plug-In_for_Spectre_Netlist_Compiled_Functions__NCFs__nbsp_.html","state":{"selected":false,"opened":false}},
        {"id":"AMS_Designer_Simulator_for_Design_Verification.html","text":"AMS Designer Simulator for Design Verification","parent":"node0","href":"AMS_Designer_Simulator_for_Design_Verification.html","state":{"selected":false,"opened":false}},
            {"id":"Creating_a_Testbench.html","text":"Creating a Testbench","parent":"AMS_Designer_Simulator_for_Design_Verification.html","href":"Creating_a_Testbench.html","state":{"selected":false,"opened":false}},
            {"id":"Run_Script_for_xrun.html","text":"Run Script for xrun","parent":"AMS_Designer_Simulator_for_Design_Verification.html","href":"Run_Script_for_xrun.html","state":{"selected":false,"opened":false}},
                {"id":"Run_Script_for_xrun.html#RunScriptforxrun-TclFileCreationtoProbeBehavioralNodes","text":"Tcl File Creation to Probe Behavioral Nodes&#160;&#160;","parent":"Run_Script_for_xrun.html","href":"Run_Script_for_xrun.html#RunScriptforxrun-TclFileCreationtoProbeBehavioralNodes","state":{"selected":false,"opened":false}},
            {"id":"Port_Bindings_between_Verilog_and_SPICE.html","text":"Port Bindings between Verilog and SPICE","parent":"AMS_Designer_Simulator_for_Design_Verification.html","href":"Port_Bindings_between_Verilog_and_SPICE.html","state":{"selected":false,"opened":false}},
                {"id":"Port_Bindings_between_Verilog_and_SPICE.html#PortBindingsbetweenVerilogandSPICE-BindingPortsusingautobus","text":"Binding Ports using autobus&#160;&#160;","parent":"Port_Bindings_between_Verilog_and_SPICE.html","href":"Port_Bindings_between_Verilog_and_SPICE.html#PortBindingsbetweenVerilogandSPICE-BindingPortsusingautobus","state":{"selected":false,"opened":false}},
                {"id":"Port_Bindings_between_Verilog_and_SPICE.html#PortBindingsbetweenVerilogandSPICE-BindingPortsusingaPort-BindFile","text":"Binding Ports using a Port-Bind File","parent":"Port_Bindings_between_Verilog_and_SPICE.html","href":"Port_Bindings_between_Verilog_and_SPICE.html#PortBindingsbetweenVerilogandSPICE-BindingPortsusingaPort-BindFile","state":{"selected":false,"opened":false}},
                {"id":"Port_Bindings_between_Verilog_and_SPICE.html#PortBindingsbetweenVerilogandSPICE-BindingPortsusingaVerilogFile","text":"Binding Ports using a Verilog File&#160;&#160;&#160;&#160;","parent":"Port_Bindings_between_Verilog_and_SPICE.html","href":"Port_Bindings_between_Verilog_and_SPICE.html#PortBindingsbetweenVerilogandSPICE-BindingPortsusingaVerilogFile","state":{"selected":false,"opened":false}},
                {"id":"Port_Bindings_between_Verilog_and_SPICE.html#PortBindingsbetweenVerilogandSPICE-BindingPortsbyName","text":"Binding Ports by Name&#160;&#160;","parent":"Port_Bindings_between_Verilog_and_SPICE.html","href":"Port_Bindings_between_Verilog_and_SPICE.html#PortBindingsbetweenVerilogandSPICE-BindingPortsbyName","state":{"selected":false,"opened":false}},
            {"id":"Customized_Port-Bind_Files.html","text":"Customized Port-Bind Files","parent":"AMS_Designer_Simulator_for_Design_Verification.html","href":"Customized_Port-Bind_Files.html","state":{"selected":false,"opened":false}},
                {"id":"Customized_Port-Bind_Files.html#CustomizedPortBindFiles-CustomizedPort-BindFileExamples","text":"Customized Port-Bind File Examples&#160;&#160;","parent":"Customized_Port-Bind_Files.html","href":"Customized_Port-Bind_Files.html#CustomizedPortBindFiles-CustomizedPort-BindFileExamples","state":{"selected":false,"opened":false}},
                {"id":"Customized_Port-Bind_Files.html#CustomizedPortBindFiles-RulesThatApplytoCustomizedPort-BindFiles","text":"Rules That Apply to Customized Port-Bind Files&#160;&#160;","parent":"Customized_Port-Bind_Files.html","href":"Customized_Port-Bind_Files.html#CustomizedPortBindFiles-RulesThatApplytoCustomizedPort-BindFiles","state":{"selected":false,"opened":false}},
        {"id":"Multiple_Power_Supplies_for_Designs.html","text":"Multiple Power Supplies for Designs","parent":"node0","href":"Multiple_Power_Supplies_for_Designs.html","state":{"selected":false,"opened":false}},
            {"id":"ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html","text":"ie Statement in an amsd Block for Multiple Power Supply Design","parent":"Multiple_Power_Supplies_for_Designs.html","href":"ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html","state":{"selected":false,"opened":false}},
                {"id":"ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html#ieStatementinanamsdBlockforMultiplePowerSupplyDesign-SupplyValuetoApplytoaLibrary,Cell,orInstance1045862","text":"Supply Value to Apply to a Library, Cell, or Instance","parent":"ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html","href":"ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html#ieStatementinanamsdBlockforMultiplePowerSupplyDesign-SupplyValuetoApplytoaLibrary,Cell,orInstance1045862","state":{"selected":false,"opened":false}},
                {"id":"ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html#ieStatementinanamsdBlockforMultiplePowerSupplyDesign-Cadence-InstalledConnectRulesCustomization1045549","text":"Cadence-Installed Connect Rules Customization","parent":"ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html","href":"ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html#ieStatementinanamsdBlockforMultiplePowerSupplyDesign-Cadence-InstalledConnectRulesCustomization1045549","state":{"selected":false,"opened":false}},
                {"id":"ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html#ieStatementinanamsdBlockforMultiplePowerSupplyDesign-Cadence-ProvidedConnectRulesconnect_lib1045893","text":"Cadence-Provided Connect Rules","parent":"ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html","href":"ie_Statement_in_an_amsd_Block_for_Multiple_Power_Supply_Design.html#ieStatementinanamsdBlockforMultiplePowerSupplyDesign-Cadence-ProvidedConnectRulesconnect_lib1045893","state":{"selected":false,"opened":false}},
            {"id":"Block-Based_Discipline_Resolution_for_Multiple_Power_Supply_Design.html","text":"Block-Based Discipline Resolution for Multiple Power Supply Design","parent":"Multiple_Power_Supplies_for_Designs.html","href":"Block-Based_Discipline_Resolution_for_Multiple_Power_Supply_Design.html","state":{"selected":false,"opened":false}},
                {"id":"Block-Based_Discipline_Resolution_for_Multiple_Power_Supply_Design.html#BlockBasedDisciplineResolutionforMultiplePowerSupplyDesign-ConnectModules,ConnectRules,andDisciplineDefinitions1050684","text":"Connect Modules, Connect Rules, and Discipline Definitions","parent":"Block-Based_Discipline_Resolution_for_Multiple_Power_Supply_Design.html","href":"Block-Based_Discipline_Resolution_for_Multiple_Power_Supply_Design.html#BlockBasedDisciplineResolutionforMultiplePowerSupplyDesign-ConnectModules,ConnectRules,andDisciplineDefinitions1050684","state":{"selected":false,"opened":false}},
                {"id":"Block-Based_Discipline_Resolution_for_Multiple_Power_Supply_Design.html#BlockBasedDisciplineResolutionforMultiplePowerSupplyDesign-CustomConnectModules,ConnectRules,andDisciplinesontheCommandLine1044214","text":"Custom Connect Modules, Connect Rules, and Disciplines on the Command Line","parent":"Block-Based_Discipline_Resolution_for_Multiple_Power_Supply_Design.html","href":"Block-Based_Discipline_Resolution_for_Multiple_Power_Supply_Design.html#BlockBasedDisciplineResolutionforMultiplePowerSupplyDesign-CustomConnectModules,ConnectRules,andDisciplinesontheCommandLine1044214","state":{"selected":false,"opened":false}},
            {"id":"Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html","text":"Supply-Sensitive Modules for Multiple Power Supply Designs","parent":"Multiple_Power_Supplies_for_Designs.html","href":"Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html","state":{"selected":false,"opened":false}},
                {"id":"Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html#SupplySensitiveModulesforMultiplePowerSupplyDesigns-Supply-SensitiveConnectModulessscms_creating1043655","text":"Supply-Sensitive Connect Modules","parent":"Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html","href":"Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html#SupplySensitiveModulesforMultiplePowerSupplyDesigns-Supply-SensitiveConnectModulessscms_creating1043655","state":{"selected":false,"opened":false}},
                {"id":"Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html#SupplySensitiveModulesforMultiplePowerSupplyDesigns-Supply-SensitivityAttributestoanOrdinaryModuleaddSupplySensitivity1044903","text":"Supply-Sensitivity Attributes to an Ordinary Module","parent":"Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html","href":"Supply-Sensitive_Modules_for_Multiple_Power_Supply_Designs.html#SupplySensitiveModulesforMultiplePowerSupplyDesigns-Supply-SensitivityAttributestoanOrdinaryModuleaddSupplySensitivity1044903","state":{"selected":false,"opened":false}},
            {"id":"Interface_Elements_for_Multiple_Power_Supply_Designs.html","text":"Interface Elements for Multiple Power Supply Designs","parent":"Multiple_Power_Supplies_for_Designs.html","href":"Interface_Elements_for_Multiple_Power_Supply_Designs.html","state":{"selected":false,"opened":false}},
        {"id":"Mixed-Signal_Design_Elaboration.html","text":"Mixed-Signal Design Elaboration","parent":"node0","href":"Mixed-Signal_Design_Elaboration.html","state":{"selected":false,"opened":false}},
            {"id":"Mixed-Signal_Design_Elaboration.html#MixedSignalDesignElaboration-IllustratingthexmelabProcess1045530","text":"Illustrating the xmelab Process","parent":"Mixed-Signal_Design_Elaboration.html","href":"Mixed-Signal_Design_Elaboration.html#MixedSignalDesignElaboration-IllustratingthexmelabProcess1045530","state":{"selected":false,"opened":false}},
            {"id":"Access_to_Digital_Simulation_Objects.html","text":"Access to Digital Simulation Objects","parent":"Mixed-Signal_Design_Elaboration.html","href":"Access_to_Digital_Simulation_Objects.html","state":{"selected":false,"opened":false}},
            {"id":"Binding_During_Mixed-Signal_Design_Elaboration.html","text":"Binding During Mixed-Signal Design Elaboration","parent":"Mixed-Signal_Design_Elaboration.html","href":"Binding_During_Mixed-Signal_Design_Elaboration.html","state":{"selected":false,"opened":false}},
            {"id":"Delay_Modes_in_Mixed-Signal_Designs.html","text":"Delay Modes in Mixed-Signal Designs","parent":"Mixed-Signal_Design_Elaboration.html","href":"Delay_Modes_in_Mixed-Signal_Designs.html","state":{"selected":false,"opened":false}},
            {"id":"Guidance_for_Specifying_Disciplines_for_Scopes.html","text":"Guidance for Specifying Disciplines for Scopes","parent":"Mixed-Signal_Design_Elaboration.html","href":"Guidance_for_Specifying_Disciplines_for_Scopes.html","state":{"selected":false,"opened":false}},
            {"id":"Precedence_of_Discipline_Specification_Methods.html","text":"Precedence of Discipline Specification Methods","parent":"Mixed-Signal_Design_Elaboration.html","href":"Precedence_of_Discipline_Specification_Methods.html","state":{"selected":false,"opened":false}},
            {"id":"Setting_Block-Based_Discipline_Resolution_Specifications_in_Search_Libraries.html","text":"Setting Block-Based Discipline Resolution Specifications in Search Libraries","parent":"Mixed-Signal_Design_Elaboration.html","href":"Setting_Block-Based_Discipline_Resolution_Specifications_in_Search_Libraries.html","state":{"selected":false,"opened":false}},
            {"id":"Setting_Pulse_Controls_for_Mixed-Signal_Designs.html","text":"Setting Pulse Controls for Mixed-Signal Designs","parent":"Mixed-Signal_Design_Elaboration.html","href":"Setting_Pulse_Controls_for_Mixed-Signal_Designs.html","state":{"selected":false,"opened":false}},
            {"id":"Simulation_Front_End__SFE__Parser.html","text":"Simulation Front End (SFE) Parser","parent":"Mixed-Signal_Design_Elaboration.html","href":"Simulation_Front_End__SFE__Parser.html","state":{"selected":false,"opened":false}},
                {"id":"Simulation_Front_End__SFE__Parser.html#SimulationFrontEnd(SFE)Parser-IncludingStructuralVerilog-AinaSpectreNetliststructuralVerilogA1044780","text":"Including Structural Verilog-A in a Spectre Netlist","parent":"Simulation_Front_End__SFE__Parser.html","href":"Simulation_Front_End__SFE__Parser.html#SimulationFrontEnd(SFE)Parser-IncludingStructuralVerilog-AinaSpectreNetliststructuralVerilogA1044780","state":{"selected":false,"opened":false}},
                {"id":"Simulation_Front_End__SFE__Parser.html#SimulationFrontEnd(SFE)Parser-UsingSPICEandSpectreUser-DefinedFunctions1044943","text":"Using SPICE and Spectre User-Defined Functions","parent":"Simulation_Front_End__SFE__Parser.html","href":"Simulation_Front_End__SFE__Parser.html#SimulationFrontEnd(SFE)Parser-UsingSPICEandSpectreUser-DefinedFunctions1044943","state":{"selected":false,"opened":false}},
                {"id":"Simulation_Front_End__SFE__Parser.html#SimulationFrontEnd(SFE)Parser-UsingSimplifiedInputCommandswiththeSimulationFrontEndParser1045003","text":"Using Simplified Input Commands with the Simulation Front End Parser","parent":"Simulation_Front_End__SFE__Parser.html","href":"Simulation_Front_End__SFE__Parser.html#SimulationFrontEnd(SFE)Parser-UsingSimplifiedInputCommandswiththeSimulationFrontEndParser1045003","state":{"selected":false,"opened":false}},
                {"id":"Simulation_Front_End__SFE__Parser.html#SimulationFrontEnd(SFE)Parser-MigratingfromtheOldSpectreParsermigrating1045098","text":"Migrating from the Old Spectre Parser","parent":"Simulation_Front_End__SFE__Parser.html","href":"Simulation_Front_End__SFE__Parser.html#SimulationFrontEnd(SFE)Parser-MigratingfromtheOldSpectreParsermigrating1045098","state":{"selected":false,"opened":false}},
        {"id":"Mixed-Signal_Design_Simulation.html","text":"Mixed-Signal Design Simulation","parent":"node0","href":"Mixed-Signal_Design_Simulation.html","state":{"selected":false,"opened":false}},
            {"id":"Running_the_Simulator.html","text":"Running the Simulator","parent":"Mixed-Signal_Design_Simulation.html","href":"Running_the_Simulator.html","state":{"selected":false,"opened":false}},
                {"id":"Running_the_Simulator.html#RunningtheSimulator-StartingorResumingaSimulation1041755","text":"Starting or Resuming a Simulation","parent":"Running_the_Simulator.html","href":"Running_the_Simulator.html#RunningtheSimulator-StartingorResumingaSimulation1041755","state":{"selected":false,"opened":false}},
            {"id":"Restarting_the_Simulator_from_a_Previously-Saved_Snapshot.html","text":"Restarting the Simulator from a Previously-Saved Snapshot","parent":"Mixed-Signal_Design_Simulation.html","href":"Restarting_the_Simulator_from_a_Previously-Saved_Snapshot.html","state":{"selected":false,"opened":false}},
                {"id":"Restarting_the_Simulator_from_a_Previously-Saved_Snapshot.html#RestartingtheSimulatorfromaPreviouslySavedSnapshot-UseModel1(WarmRestart)","text":"Use Model 1 (Warm Restart)","parent":"Restarting_the_Simulator_from_a_Previously-Saved_Snapshot.html","href":"Restarting_the_Simulator_from_a_Previously-Saved_Snapshot.html#RestartingtheSimulatorfromaPreviouslySavedSnapshot-UseModel1(WarmRestart)","state":{"selected":false,"opened":false}},
                {"id":"Restarting_the_Simulator_from_a_Previously-Saved_Snapshot.html#RestartingtheSimulatorfromaPreviouslySavedSnapshot-UseModel2(ColdRestart)","text":"Use Model 2 (Cold Restart)","parent":"Restarting_the_Simulator_from_a_Previously-Saved_Snapshot.html","href":"Restarting_the_Simulator_from_a_Previously-Saved_Snapshot.html#RestartingtheSimulatorfromaPreviouslySavedSnapshot-UseModel2(ColdRestart)","state":{"selected":false,"opened":false}},
                {"id":"Using_the_Save-and-Restart_Feature.html","text":"Using the Save-and-Restart Feature","parent":"Restarting_the_Simulator_from_a_Previously-Saved_Snapshot.html","href":"Using_the_Save-and-Restart_Feature.html","state":{"selected":false,"opened":false}},
                {"id":"Mixed-Signal_Activity_Statistics.html","text":"Mixed-Signal Activity Statistics","parent":"Restarting_the_Simulator_from_a_Previously-Saved_Snapshot.html","href":"Mixed-Signal_Activity_Statistics.html","state":{"selected":false,"opened":false}},
            {"id":"Other_Tasks_During_Simulation.html","text":"Other Tasks During Simulation","parent":"Mixed-Signal_Design_Simulation.html","href":"Other_Tasks_During_Simulation.html","state":{"selected":false,"opened":false}},
            {"id":"Exiting_the_Simulation.html","text":"Exiting the Simulation","parent":"Mixed-Signal_Design_Simulation.html","href":"Exiting_the_Simulation.html","state":{"selected":false,"opened":false}},
            {"id":"Specifying_a_Host_for_Spectre.html","text":"Specifying a Host for Spectre","parent":"Mixed-Signal_Design_Simulation.html","href":"Specifying_a_Host_for_Spectre.html","state":{"selected":false,"opened":false}},
            {"id":"Managing_Analog_Resource_Usage_During_Interactive_Simulations.html","text":"Managing Analog Resource Usage During Interactive Simulations","parent":"Mixed-Signal_Design_Simulation.html","href":"Managing_Analog_Resource_Usage_During_Interactive_Simulations.html","state":{"selected":false,"opened":false}},
        {"id":"SimVision_with_AMS_Simulator.html","text":"SimVision with AMS Simulator","parent":"node0","href":"SimVision_with_AMS_Simulator.html","state":{"selected":false,"opened":false}},
            {"id":"SimVision_with_AMS_Simulator.html#SimVisionwithAMSSimulator-TheDesignBrowserWindowforAMSDesigns1036479","text":"The Design Browser Window for AMS Designs","parent":"SimVision_with_AMS_Simulator.html","href":"SimVision_with_AMS_Simulator.html#SimVisionwithAMSSimulator-TheDesignBrowserWindowforAMSDesigns1036479","state":{"selected":false,"opened":false}},
            {"id":"Invoking_SimVision.html","text":"Invoking SimVision","parent":"SimVision_with_AMS_Simulator.html","href":"Invoking_SimVision.html","state":{"selected":false,"opened":false}},
            {"id":"SimVision_Window_Menu_Bar.html","text":"SimVision Window Menu Bar","parent":"SimVision_with_AMS_Simulator.html","href":"SimVision_Window_Menu_Bar.html","state":{"selected":false,"opened":false}},
                {"id":"SimVision_Window_Menu_Bar.html#SimVisionWindowMenuBar-1034573","text":"","parent":"SimVision_Window_Menu_Bar.html","href":"SimVision_Window_Menu_Bar.html#SimVisionWindowMenuBar-1034573","state":{"selected":false,"opened":false}},
            {"id":"Setting_Display_Preferences_for_Verilog-AMS_Objects.html","text":"Setting Display Preferences for Verilog-AMS Objects","parent":"SimVision_with_AMS_Simulator.html","href":"Setting_Display_Preferences_for_Verilog-AMS_Objects.html","state":{"selected":false,"opened":false}},
                {"id":"Setting_Display_Preferences_for_Verilog-AMS_Objects.html#SettingDisplayPreferencesforVerilogAMSObjects-1036960","text":"","parent":"Setting_Display_Preferences_for_Verilog-AMS_Objects.html","href":"Setting_Display_Preferences_for_Verilog-AMS_Objects.html#SettingDisplayPreferencesforVerilogAMSObjects-1036960","state":{"selected":false,"opened":false}},
            {"id":"Setting_Formatting_Preferences_for_Verilog-AMS_Objects.html","text":"Setting Formatting Preferences for Verilog-AMS Objects","parent":"SimVision_with_AMS_Simulator.html","href":"Setting_Formatting_Preferences_for_Verilog-AMS_Objects.html","state":{"selected":false,"opened":false}},
            {"id":"Editing_Source_Information_Using_the_Source_Browser.html","text":"Editing Source Information Using the Source Browser","parent":"SimVision_with_AMS_Simulator.html","href":"Editing_Source_Information_Using_the_Source_Browser.html","state":{"selected":false,"opened":false}},
            {"id":"Plotting_Signals_in_the_Waveform_Window.html","text":"Plotting Signals in the Waveform Window","parent":"SimVision_with_AMS_Simulator.html","href":"Plotting_Signals_in_the_Waveform_Window.html","state":{"selected":false,"opened":false}},
            {"id":"The_Console_Window.html","text":"The Console Window","parent":"SimVision_with_AMS_Simulator.html","href":"The_Console_Window.html","state":{"selected":false,"opened":false}},
            {"id":"Cross-Probing_Instances_and_Nets.html","text":"Cross-Probing Instances and Nets","parent":"SimVision_with_AMS_Simulator.html","href":"Cross-Probing_Instances_and_Nets.html","state":{"selected":false,"opened":false}},
                {"id":"Cross-Probing_Instances_and_Nets.html#CrossProbingInstancesandNets-Cross-ProbingInstances","text":"Cross-Probing Instances","parent":"Cross-Probing_Instances_and_Nets.html","href":"Cross-Probing_Instances_and_Nets.html#CrossProbingInstancesandNets-Cross-ProbingInstances","state":{"selected":false,"opened":false}},
                {"id":"Cross-Probing_Instances_and_Nets.html#CrossProbingInstancesandNets-Cross-ProbingNets","text":"Cross-Probing Nets","parent":"Cross-Probing_Instances_and_Nets.html","href":"Cross-Probing_Instances_and_Nets.html#CrossProbingInstancesandNets-Cross-ProbingNets","state":{"selected":false,"opened":false}},
            {"id":"Analog_Mnemonic_Maps_in_SimVision.html","text":"Analog Mnemonic Maps in SimVision","parent":"SimVision_with_AMS_Simulator.html","href":"Analog_Mnemonic_Maps_in_SimVision.html","state":{"selected":false,"opened":false}},
                {"id":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Using_Analog_Mnemonic_Maps_in_SimVision","text":"","parent":"Analog_Mnemonic_Maps_in_SimVision.html","href":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Using_Analog_Mnemonic_Maps_in_SimVision","state":{"selected":false,"opened":false}},
                    {"id":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-AnalogMnemonicMapApplication","text":"Analog Mnemonic Map Application","parent":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Using_Analog_Mnemonic_Maps_in_SimVision","href":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-AnalogMnemonicMapApplication","state":{"selected":false,"opened":false}},
                    {"id":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Applying_Analog_Mnemonic_Maps","text":"","parent":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Using_Analog_Mnemonic_Maps_in_SimVision","href":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Applying_Analog_Mnemonic_Maps","state":{"selected":false,"opened":false}},
                    {"id":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Limitations","text":"Limitations","parent":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Using_Analog_Mnemonic_Maps_in_SimVision","href":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Limitations","state":{"selected":false,"opened":false}},
                    {"id":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-#Limitations","text":"","parent":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Using_Analog_Mnemonic_Maps_in_SimVision","href":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-#Limitations","state":{"selected":false,"opened":false}},
                    {"id":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Example","text":"Example","parent":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Using_Analog_Mnemonic_Maps_in_SimVision","href":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Example","state":{"selected":false,"opened":false}},
                    {"id":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Example_mmap","text":"","parent":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Using_Analog_Mnemonic_Maps_in_SimVision","href":"Analog_Mnemonic_Maps_in_SimVision.html#AnalogMnemonicMapsinSimVision-Example_mmap","state":{"selected":false,"opened":false}},
            {"id":"Real_Value_Probe_Filtering.html","text":"Real Value Probe Filtering","parent":"SimVision_with_AMS_Simulator.html","href":"Real_Value_Probe_Filtering.html","state":{"selected":false,"opened":false}},
                {"id":"Real_Value_Probe_Filtering.html#RealValueProbeFiltering-RealValueProbeFiltering","text":"","parent":"Real_Value_Probe_Filtering.html","href":"Real_Value_Probe_Filtering.html#RealValueProbeFiltering-RealValueProbeFiltering","state":{"selected":false,"opened":false}},
        {"id":"Debugging_Mixed-Signal_Designs.html","text":"Debugging Mixed-Signal Designs","parent":"node0","href":"Debugging_Mixed-Signal_Designs.html","state":{"selected":false,"opened":false}},
            {"id":"Debugging_Mixed-Signal_Designs.html#DebuggingMixedSignalDesigns-Terminology","text":"Terminology","parent":"Debugging_Mixed-Signal_Designs.html","href":"Debugging_Mixed-Signal_Designs.html#DebuggingMixedSignalDesigns-Terminology","state":{"selected":false,"opened":false}},
            {"id":"Downgrading_Mixed-Signal_Initialization_Errors.html","text":"Downgrading Mixed-Signal Initialization Errors","parent":"Debugging_Mixed-Signal_Designs.html","href":"Downgrading_Mixed-Signal_Initialization_Errors.html","state":{"selected":false,"opened":false}},
            {"id":"Forcing_and_Releasing_Signal_Values.html","text":"Forcing and Releasing Signal Values","parent":"Debugging_Mixed-Signal_Designs.html","href":"Forcing_and_Releasing_Signal_Values.html","state":{"selected":false,"opened":false}},
            {"id":"Managing_Breakpoints.html","text":"Managing Breakpoints","parent":"Debugging_Mixed-Signal_Designs.html","href":"Managing_Breakpoints.html","state":{"selected":false,"opened":false}},
                {"id":"Managing_Breakpoints.html#ManagingBreakpoints-1031895Aftersettingbreakpoints,youcandisplayinformationonbreakpoints,disablebreakpoints,enablepreviouslydisabledbreakpoints,anddeletebreakpoints.","text":"After setting breakpoints, you can display information on breakpoints, disable breakpoints, enable previously disabled breakpoints, and delete breakpoints.","parent":"Managing_Breakpoints.html","href":"Managing_Breakpoints.html#ManagingBreakpoints-1031895Aftersettingbreakpoints,youcandisplayinformationonbreakpoints,disablebreakpoints,enablepreviouslydisabledbreakpoints,anddeletebreakpoints.","state":{"selected":false,"opened":false}},
            {"id":"Managing_Databases.html","text":"Managing Databases","parent":"Debugging_Mixed-Signal_Designs.html","href":"Managing_Databases.html","state":{"selected":false,"opened":false}},
                {"id":"Managing_Databases.html#ManagingDatabases-OpeningaDatabaseopen_database1035335","text":"Opening a Database","parent":"Managing_Databases.html","href":"Managing_Databases.html#ManagingDatabases-OpeningaDatabaseopen_database1035335","state":{"selected":false,"opened":false}},
                {"id":"Managing_Databases.html#ManagingDatabases-DisplayingInformationaboutDatabasesdisplay_database1037550","text":"Displaying Information about Databases","parent":"Managing_Databases.html","href":"Managing_Databases.html#ManagingDatabases-DisplayingInformationaboutDatabasesdisplay_database1037550","state":{"selected":false,"opened":false}},
                {"id":"Managing_Databases.html#ManagingDatabases-DisablingaDatabasedisable_database1031551","text":"Disabling a Database","parent":"Managing_Databases.html","href":"Managing_Databases.html#ManagingDatabases-DisablingaDatabasedisable_database1031551","state":{"selected":false,"opened":false}},
                {"id":"Managing_Databases.html#ManagingDatabases-EnablingaDatabaseenable_database1031559","text":"Enabling a Database","parent":"Managing_Databases.html","href":"Managing_Databases.html#ManagingDatabases-EnablingaDatabaseenable_database1031559","state":{"selected":false,"opened":false}},
                {"id":"Managing_Databases.html#ManagingDatabases-ClosingaDatabaseclose_database1036061","text":"Closing a Database","parent":"Managing_Databases.html","href":"Managing_Databases.html#ManagingDatabases-ClosingaDatabaseclose_database1036061","state":{"selected":false,"opened":false}},
            {"id":"Mixed_Network_Debugging.html","text":"Mixed Network Debugging","parent":"Debugging_Mixed-Signal_Designs.html","href":"Mixed_Network_Debugging.html","state":{"selected":false,"opened":false}},
            {"id":"Model_Hierarchy_for_Spectre_AMS_Designer.html","text":"Model Hierarchy for Spectre AMS Designer","parent":"Debugging_Mixed-Signal_Designs.html","href":"Model_Hierarchy_for_Spectre_AMS_Designer.html","state":{"selected":false,"opened":false}},
            {"id":"Paths_and_Mixed-Language_Designs.html","text":"Paths and Mixed-Language Designs","parent":"Debugging_Mixed-Signal_Designs.html","href":"Paths_and_Mixed-Language_Designs.html","state":{"selected":false,"opened":false}},
            {"id":"Setting_and_Deleting_Probes.html","text":"Setting and Deleting Probes","parent":"Debugging_Mixed-Signal_Designs.html","href":"Setting_and_Deleting_Probes.html","state":{"selected":false,"opened":false}},
                {"id":"Setting_and_Deleting_Probes.html#SettingandDeletingProbes-SettingaProbeUsingtheTclprobeCommand","text":"Setting a Probe Using the Tcl probe&#160;Command","parent":"Setting_and_Deleting_Probes.html","href":"Setting_and_Deleting_Probes.html#SettingandDeletingProbes-SettingaProbeUsingtheTclprobeCommand","state":{"selected":false,"opened":false}},
                {"id":"Setting_and_Deleting_Probes.html#SettingandDeletingProbes-DisplayingInformationaboutProbesUsingtheTclprobeCommand","text":"Displaying Information about Probes Using the Tcl probe Command","parent":"Setting_and_Deleting_Probes.html","href":"Setting_and_Deleting_Probes.html#SettingandDeletingProbes-DisplayingInformationaboutProbesUsingtheTclprobeCommand","state":{"selected":false,"opened":false}},
                {"id":"Setting_and_Deleting_Probes.html#SettingandDeletingProbes-DisablingaProbeUsingtheTclprobeCommand","text":"Disabling a Probe Using the Tcl probe Command","parent":"Setting_and_Deleting_Probes.html","href":"Setting_and_Deleting_Probes.html#SettingandDeletingProbes-DisablingaProbeUsingtheTclprobeCommand","state":{"selected":false,"opened":false}},
                {"id":"Setting_and_Deleting_Probes.html#SettingandDeletingProbes-EnablingaProbeUsingtheTclprobeCommand","text":"Enabling a Probe Using the Tcl probe Command","parent":"Setting_and_Deleting_Probes.html","href":"Setting_and_Deleting_Probes.html#SettingandDeletingProbes-EnablingaProbeUsingtheTclprobeCommand","state":{"selected":false,"opened":false}},
                {"id":"Setting_and_Deleting_Probes.html#SettingandDeletingProbes-DeletingaProbeUsingtheTclprobeCommand","text":"Deleting a Probe Using the Tcl probe Command","parent":"Setting_and_Deleting_Probes.html","href":"Setting_and_Deleting_Probes.html#SettingandDeletingProbes-DeletingaProbeUsingtheTclprobeCommand","state":{"selected":false,"opened":false}},
            {"id":"Stepping_through_Lines_of_Code.html","text":"Stepping through Lines of Code","parent":"Debugging_Mixed-Signal_Designs.html","href":"Stepping_through_Lines_of_Code.html","state":{"selected":false,"opened":false}},
            {"id":"Breakpoints.html","text":"Breakpoints","parent":"Debugging_Mixed-Signal_Designs.html","href":"Breakpoints.html","state":{"selected":false,"opened":false}},
                {"id":"Breakpoints.html#Breakpoints-SettingaConditionBreakpointcondition_breakpoints1031753","text":"Setting a Condition Breakpoint","parent":"Breakpoints.html","href":"Breakpoints.html#Breakpoints-SettingaConditionBreakpointcondition_breakpoints1031753","state":{"selected":false,"opened":false}},
                {"id":"Breakpoints.html#Breakpoints-SettingaLineBreakpointline_breakpoints1031783","text":"Setting a Line Breakpoint","parent":"Breakpoints.html","href":"Breakpoints.html#Breakpoints-SettingaLineBreakpointline_breakpoints1031783","state":{"selected":false,"opened":false}},
                {"id":"Breakpoints.html#Breakpoints-SettingaSignalBreakpointsignal_breakpointsobject_breakpoints1031808","text":"Setting a Signal Breakpoint","parent":"Breakpoints.html","href":"Breakpoints.html#Breakpoints-SettingaSignalBreakpointsignal_breakpointsobject_breakpoints1031808","state":{"selected":false,"opened":false}},
                {"id":"Breakpoints.html#Breakpoints-SettingaTimeBreakpointtime_breakpointstime_break1031831","text":"Setting a Time Breakpoint","parent":"Breakpoints.html","href":"Breakpoints.html#Breakpoints-SettingaTimeBreakpointtime_breakpointstime_break1031831","state":{"selected":false,"opened":false}},
                {"id":"Breakpoints.html#Breakpoints-SettingaProcessBreakpointprocess_breakpoints1031872","text":"Setting a Process Breakpoint","parent":"Breakpoints.html","href":"Breakpoints.html#Breakpoints-SettingaProcessBreakpointprocess_breakpoints1031872","state":{"selected":false,"opened":false}},
                {"id":"Breakpoints.html#Breakpoints-SettingaSubprogramBreakpointsubprogram_breakpoints1038446","text":"Setting a Subprogram Breakpoint&#160;","parent":"Breakpoints.html","href":"Breakpoints.html#Breakpoints-SettingaSubprogramBreakpointsubprogram_breakpoints1038446","state":{"selected":false,"opened":false}},
            {"id":"Depositing_Values_to_Signals.html","text":"Depositing Values to Signals","parent":"Debugging_Mixed-Signal_Designs.html","href":"Depositing_Values_to_Signals.html","state":{"selected":false,"opened":false}},
            {"id":"Displaying_Information_about_Simulation_Objects.html","text":"Displaying Information about Simulation Objects","parent":"Debugging_Mixed-Signal_Designs.html","href":"Displaying_Information_about_Simulation_Objects.html","state":{"selected":false,"opened":false}},
                {"id":"Displaying_Information_about_Simulation_Objects.html#DisplayingInformationaboutSimulationObjects-DisplayingtheDriversofSignalsdrivers1031999","text":"Displaying the Drivers of Signals","parent":"Displaying_Information_about_Simulation_Objects.html","href":"Displaying_Information_about_Simulation_Objects.html#DisplayingInformationaboutSimulationObjects-DisplayingtheDriversofSignalsdrivers1031999","state":{"selected":false,"opened":false}},
            {"id":"Automatically-Inserted_Connect_Modules.html","text":"Automatically-Inserted Connect Modules","parent":"Debugging_Mixed-Signal_Designs.html","href":"Automatically-Inserted_Connect_Modules.html","state":{"selected":false,"opened":false}},
            {"id":"Waveforms.html","text":"Waveforms","parent":"Debugging_Mixed-Signal_Designs.html","href":"Waveforms.html","state":{"selected":false,"opened":false}},
                {"id":"Waveforms.html#Waveforms-CreatingaDatabaseandProbingSignals","text":"Creating a Database and Probing Signals","parent":"Waveforms.html","href":"Waveforms.html#Waveforms-CreatingaDatabaseandProbingSignals","state":{"selected":false,"opened":false}},
                {"id":"Waveforms.html#Waveforms-OpeningaDatabasewith$shm_openshm_open1032068","text":"Opening a Database with $shm_open","parent":"Waveforms.html","href":"Waveforms.html#Waveforms-OpeningaDatabasewith$shm_openshm_open1032068","state":{"selected":false,"opened":false}},
                {"id":"Waveforms.html#Waveforms-ProbingSignalswith$shm_probeshm_probe1032088","text":"Probing Signals with $shm_probe","parent":"Waveforms.html","href":"Waveforms.html#Waveforms-ProbingSignalswith$shm_probeshm_probe1032088","state":{"selected":false,"opened":false}},
                {"id":"Waveforms.html#Waveforms-OpeningtheSimVisionWaveformWindow","text":"Opening the SimVision Waveform Window","parent":"Waveforms.html","href":"Waveforms.html#Waveforms-OpeningtheSimVisionWaveformWindow","state":{"selected":false,"opened":false}},
            {"id":"Displaying_Debug_Settings.html","text":"Displaying Debug Settings","parent":"Debugging_Mixed-Signal_Designs.html","href":"Displaying_Debug_Settings.html","state":{"selected":false,"opened":false}},
            {"id":"Setting_Variables.html","text":"Setting Variables","parent":"Debugging_Mixed-Signal_Designs.html","href":"Setting_Variables.html","state":{"selected":false,"opened":false}},
                {"id":"Setting_Variables.html#SettingVariables-variables1032237","text":"","parent":"Setting_Variables.html","href":"Setting_Variables.html#SettingVariables-variables1032237","state":{"selected":false,"opened":false}},
            {"id":"Editing_a_Source_File_Using_Your_Own_Editor.html","text":"Editing a Source File Using Your Own Editor","parent":"Debugging_Mixed-Signal_Designs.html","href":"Editing_a_Source_File_Using_Your_Own_Editor.html","state":{"selected":false,"opened":false}},
            {"id":"Searching_the_Source_Code.html","text":"Searching the Source Code","parent":"Debugging_Mixed-Signal_Designs.html","href":"Searching_the_Source_Code.html","state":{"selected":false,"opened":false}},
                {"id":"Searching_the_Source_Code.html#SearchingtheSourceCode-SearchingforaLineNumberintheSourceCodefind_line1032357","text":"Searching for a Line Number in the Source Code","parent":"Searching_the_Source_Code.html","href":"Searching_the_Source_Code.html#SearchingtheSourceCode-SearchingforaLineNumberintheSourceCodefind_line1032357","state":{"selected":false,"opened":false}},
                {"id":"Searching_the_Source_Code.html#SearchingtheSourceCode-SearchingforaTextStringintheSourceCodefind_text1032367","text":"Searching for a Text String in the Source Code","parent":"Searching_the_Source_Code.html","href":"Searching_the_Source_Code.html#SearchingtheSourceCode-SearchingforaTextStringintheSourceCodefind_text1032367","state":{"selected":false,"opened":false}},
            {"id":"Saving_and_Restoring_Your_Simulation_Environment.html","text":"Saving and Restoring Your Simulation Environment","parent":"Debugging_Mixed-Signal_Designs.html","href":"Saving_and_Restoring_Your_Simulation_Environment.html","state":{"selected":false,"opened":false}},
            {"id":"Creating_or_Deleting_an_Alias.html","text":"Creating or Deleting an Alias","parent":"Debugging_Mixed-Signal_Designs.html","href":"Creating_or_Deleting_an_Alias.html","state":{"selected":false,"opened":false}},
                {"id":"Creating_or_Deleting_an_Alias.html#CreatingorDeletinganAlias-alias1032411","text":"","parent":"Creating_or_Deleting_an_Alias.html","href":"Creating_or_Deleting_an_Alias.html#CreatingorDeletinganAlias-alias1032411","state":{"selected":false,"opened":false}},
            {"id":"Getting_a_History_of_Commands.html","text":"Getting a History of Commands","parent":"Debugging_Mixed-Signal_Designs.html","href":"Getting_a_History_of_Commands.html","state":{"selected":false,"opened":false}},
            {"id":"Managing_Custom_Buttons.html","text":"Managing Custom Buttons","parent":"Debugging_Mixed-Signal_Designs.html","href":"Managing_Custom_Buttons.html","state":{"selected":false,"opened":false}},
        {"id":"Xcelium_Simulator_Mixed-Signal_Capabilities.html","text":"Xcelium Simulator Mixed-Signal Capabilities","parent":"node0","href":"Xcelium_Simulator_Mixed-Signal_Capabilities.html","state":{"selected":false,"opened":false}},
        {"id":"SystemVerilog_Real_Number_Modeling.html","text":"SystemVerilog Real Number Modeling","parent":"node0","href":"SystemVerilog_Real_Number_Modeling.html","state":{"selected":false,"opened":false}},
            {"id":"Using_Real_Number_Modeling_in_SystemVerilog.html","text":"Using Real Number Modeling in SystemVerilog","parent":"SystemVerilog_Real_Number_Modeling.html","href":"Using_Real_Number_Modeling_in_SystemVerilog.html","state":{"selected":false,"opened":false}},
                {"id":"Specifying_Built-In_SystemVerilog_Nettypes.html","text":"Specifying Built-In SystemVerilog Nettypes","parent":"Using_Real_Number_Modeling_in_SystemVerilog.html","href":"Specifying_Built-In_SystemVerilog_Nettypes.html","state":{"selected":false,"opened":false}},
                {"id":"Specifying_User-Defined_Nettype_and_Resolution_Function.html","text":"Specifying User-Defined Nettype and Resolution Function","parent":"Using_Real_Number_Modeling_in_SystemVerilog.html","href":"Specifying_User-Defined_Nettype_and_Resolution_Function.html","state":{"selected":false,"opened":false}},
                {"id":"Resolving_Wreal_Nets_of_Built-In_Nettype.html","text":"Resolving Wreal Nets of Built-In Nettype","parent":"Using_Real_Number_Modeling_in_SystemVerilog.html","href":"Resolving_Wreal_Nets_of_Built-In_Nettype.html","state":{"selected":false,"opened":false}},
                {"id":"Handling_Port_Connections_of_Nettypes.html","text":"Handling Port Connections of Nettypes","parent":"Using_Real_Number_Modeling_in_SystemVerilog.html","href":"Handling_Port_Connections_of_Nettypes.html","state":{"selected":false,"opened":false}},
                {"id":"Wreal_Interaction_with_Built-In_Real_Nettypes_and_Real_Nettypes_with_Resolution_Functions.html","text":"Wreal Interaction with Built-In Real Nettypes and Real Nettypes with Resolution Functions","parent":"Using_Real_Number_Modeling_in_SystemVerilog.html","href":"Wreal_Interaction_with_Built-In_Real_Nettypes_and_Real_Nettypes_with_Resolution_Functions.html","state":{"selected":false,"opened":false}},
                {"id":"Wreal_Interaction_with_Nets_of_Built-In_Nettype.html","text":"Wreal Interaction with Nets of Built-In Nettype","parent":"Using_Real_Number_Modeling_in_SystemVerilog.html","href":"Wreal_Interaction_with_Nets_of_Built-In_Nettype.html","state":{"selected":false,"opened":false}},
            {"id":"SystemVerilog_Interconnects.html","text":"SystemVerilog Interconnects","parent":"SystemVerilog_Real_Number_Modeling.html","href":"SystemVerilog_Interconnects.html","state":{"selected":false,"opened":false}},
                {"id":"SystemVerilog_Interconnects.html#SystemVerilogInterconnects-PortConnectionRules","text":"Port Connection Rules","parent":"SystemVerilog_Interconnects.html","href":"SystemVerilog_Interconnects.html#SystemVerilogInterconnects-PortConnectionRules","state":{"selected":false,"opened":false}},
                {"id":"SystemVerilog_Interconnects.html#SystemVerilogInterconnects-1068892PortCollapsingRules","text":"Port Collapsing Rules","parent":"SystemVerilog_Interconnects.html","href":"SystemVerilog_Interconnects.html#SystemVerilogInterconnects-1068892PortCollapsingRules","state":{"selected":false,"opened":false}},
                {"id":"SystemVerilog_Interconnects.html#SystemVerilogInterconnects-InterconnectConnectionstoVHDLPorts","text":"Interconnect Connections to VHDL Ports","parent":"SystemVerilog_Interconnects.html","href":"SystemVerilog_Interconnects.html#SystemVerilogInterconnects-InterconnectConnectionstoVHDLPorts","state":{"selected":false,"opened":false}},
                {"id":"SystemVerilog_Interconnects.html#SystemVerilogInterconnects-DisciplineResolution","text":"Discipline Resolution","parent":"SystemVerilog_Interconnects.html","href":"SystemVerilog_Interconnects.html#SystemVerilogInterconnects-DisciplineResolution","state":{"selected":false,"opened":false}},
                {"id":"SystemVerilog_Interconnects.html#SystemVerilogInterconnects-NetDelaysonInterconnects","text":"Net Delays on Interconnects","parent":"SystemVerilog_Interconnects.html","href":"SystemVerilog_Interconnects.html#SystemVerilogInterconnects-NetDelaysonInterconnects","state":{"selected":false,"opened":false}},
            {"id":"SystemVerilog_User_Defined_Nettype_and_Electrical_Connections.html","text":"SystemVerilog User Defined Nettype and Electrical Connections","parent":"SystemVerilog_Real_Number_Modeling.html","href":"SystemVerilog_User_Defined_Nettype_and_Electrical_Connections.html","state":{"selected":false,"opened":false}},
                {"id":"Using_the_Built-In_EE_Package_Connect_Modules_for_UDN-to-Electrical_Connections.html","text":"Using the Built-In EE Package Connect Modules for UDN-to-Electrical Connections","parent":"SystemVerilog_User_Defined_Nettype_and_Electrical_Connections.html","href":"Using_the_Built-In_EE_Package_Connect_Modules_for_UDN-to-Electrical_Connections.html","state":{"selected":false,"opened":false}},
                {"id":"Using_Custom_User-Defined_Nettype_and_Connect_Modules_for_UDN-to-Electrical_Connections.html","text":"Using Custom User-Defined Nettype and Connect Modules for UDN-to-Electrical Connections","parent":"SystemVerilog_User_Defined_Nettype_and_Electrical_Connections.html","href":"Using_Custom_User-Defined_Nettype_and_Connect_Modules_for_UDN-to-Electrical_Connections.html","state":{"selected":false,"opened":false}},
            {"id":"Enabling_Net_Aliasing_for_SV-UDN_Connections.html","text":"Enabling Net Aliasing for SV-UDN Connections","parent":"SystemVerilog_Real_Number_Modeling.html","href":"Enabling_Net_Aliasing_for_SV-UDN_Connections.html","state":{"selected":false,"opened":false}},
            {"id":"Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html","text":"Wreal Connections with Concatenated Nettypes to Array of Instances","parent":"SystemVerilog_Real_Number_Modeling.html","href":"Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html","state":{"selected":false,"opened":false}},
                {"id":"Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html#WrealConnectionswithConcatenatedNettypestoArrayofInstances-Example1","text":"Example 1","parent":"Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html","href":"Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html#WrealConnectionswithConcatenatedNettypestoArrayofInstances-Example1","state":{"selected":false,"opened":false}},
                {"id":"Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html#WrealConnectionswithConcatenatedNettypestoArrayofInstances-Example2","text":"Example 2","parent":"Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html","href":"Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html#WrealConnectionswithConcatenatedNettypestoArrayofInstances-Example2","state":{"selected":false,"opened":false}},
                {"id":"Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html#WrealConnectionswithConcatenatedNettypestoArrayofInstances-Example3","text":"Example 3","parent":"Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html","href":"Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html#WrealConnectionswithConcatenatedNettypestoArrayofInstances-Example3","state":{"selected":false,"opened":false}},
                {"id":"Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html#WrealConnectionswithConcatenatedNettypestoArrayofInstances-Example4","text":"Example 4","parent":"Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html","href":"Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html#WrealConnectionswithConcatenatedNettypestoArrayofInstances-Example4","state":{"selected":false,"opened":false}},
                {"id":"Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html#WrealConnectionswithConcatenatedNettypestoArrayofInstances-Limitations","text":"Limitations","parent":"Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html","href":"Wreal_Connections_with_Concatenated_Nettypes_to_Array_of_Instances.html#WrealConnectionswithConcatenatedNettypestoArrayofInstances-Limitations","state":{"selected":false,"opened":false}},
            {"id":"Wreal_Connections_with_Concatenated_Wires_and_Nettype_Ports.html","text":"Wreal Connections with Concatenated Wires and Nettype Ports","parent":"SystemVerilog_Real_Number_Modeling.html","href":"Wreal_Connections_with_Concatenated_Wires_and_Nettype_Ports.html","state":{"selected":false,"opened":false}},
        {"id":"SystemVerilog_and_AMS_Extensions.html","text":"SystemVerilog and AMS Extensions","parent":"node0","href":"SystemVerilog_and_AMS_Extensions.html","state":{"selected":false,"opened":false}},
            {"id":"SystemVerilog_Binding_on_SPICE.html","text":"SystemVerilog Binding on SPICE","parent":"SystemVerilog_and_AMS_Extensions.html","href":"SystemVerilog_Binding_on_SPICE.html","state":{"selected":false,"opened":false}},
            {"id":"Wildcard-Named_Port_Connections_in_AMS.html","text":"Wildcard-Named Port Connections in AMS","parent":"SystemVerilog_and_AMS_Extensions.html","href":"Wildcard-Named_Port_Connections_in_AMS.html","state":{"selected":false,"opened":false}},
            {"id":"SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets.html","text":"SystemVerilog Assertions on real, wreal, and electrical Nets","parent":"SystemVerilog_and_AMS_Extensions.html","href":"SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets.html","state":{"selected":false,"opened":false}},
                {"id":"SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets.html#SystemVerilogAssertionsonreal,wreal,andelectricalNets-SystemVerilogAssertionsSVA1075291","text":"SystemVerilog Assertions","parent":"SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets.html","href":"SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets.html#SystemVerilogAssertionsonreal,wreal,andelectricalNets-SystemVerilogAssertionsSVA1075291","state":{"selected":false,"opened":false}},
                {"id":"SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets.html#SystemVerilogAssertionsonreal,wreal,andelectricalNets-AnalogSystemTasksinSVA1075338","text":"Analog System Tasks in SVA","parent":"SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets.html","href":"SystemVerilog_Assertions_on_real__wreal__and_electrical_Nets.html#SystemVerilogAssertionsonreal,wreal,andelectricalNets-AnalogSystemTasksinSVA1075338","state":{"selected":false,"opened":false}},
            {"id":"Using_Custom_ie_Parameter_and_Connect_Module_Names_for_UDN-to-Electrical_Connections.html","text":"Using Custom ie Parameter and Connect Module Names for UDN-to-Electrical Connections","parent":"SystemVerilog_and_AMS_Extensions.html","href":"Using_Custom_ie_Parameter_and_Connect_Module_Names_for_UDN-to-Electrical_Connections.html","state":{"selected":false,"opened":false}},
            {"id":"Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections.html","text":"Configuring SV-AMS Connect Modules for UDN-UDN, UDN-Logic, and UDN-Real Connections","parent":"SystemVerilog_and_AMS_Extensions.html","href":"Configuring_SV-AMS_Connect_Modules_for_UDN-UDN__UDN-Logic__and_UDN-Real_Connections.html","state":{"selected":false,"opened":false}},
            {"id":"Complex_Port_Definitions_with_User-Defined_Nettypes.html","text":"Complex Port Definitions with User-Defined Nettypes","parent":"SystemVerilog_and_AMS_Extensions.html","href":"Complex_Port_Definitions_with_User-Defined_Nettypes.html","state":{"selected":false,"opened":false}},
            {"id":"Using_the_SVAMS_Parser.html","text":"Using the SVAMS Parser","parent":"SystemVerilog_and_AMS_Extensions.html","href":"Using_the_SVAMS_Parser.html","state":{"selected":false,"opened":false}},
            {"id":"Variable_To_Wire__VTW__Optimization_in_Mixed-Signal_Designs.html","text":"Variable To Wire (VTW) Optimization in Mixed-Signal Designs","parent":"SystemVerilog_and_AMS_Extensions.html","href":"Variable_To_Wire__VTW__Optimization_in_Mixed-Signal_Designs.html","state":{"selected":false,"opened":false}},
            {"id":"Features_Enabled_Using_the_-adv_ms_Option.html","text":"Features Enabled Using the -adv_ms Option","parent":"SystemVerilog_and_AMS_Extensions.html","href":"Features_Enabled_Using_the_-adv_ms_Option.html","state":{"selected":false,"opened":false}},
                {"id":"Connecting_SystemVerilog_Logic_Ports_to_Electrical_Using_Wire_Interconnects.html","text":"Connecting SystemVerilog Logic Ports to Electrical Using Wire/Interconnects","parent":"Features_Enabled_Using_the_-adv_ms_Option.html","href":"Connecting_SystemVerilog_Logic_Ports_to_Electrical_Using_Wire_Interconnects.html","state":{"selected":false,"opened":false}},
                {"id":"Connecting_SystemVerilog_Variable_Logic_Vector_to_SPICE_Bus.html","text":"Connecting SystemVerilog Variable Logic Vector to SPICE Bus","parent":"Features_Enabled_Using_the_-adv_ms_Option.html","href":"Connecting_SystemVerilog_Variable_Logic_Vector_to_SPICE_Bus.html","state":{"selected":false,"opened":false}},
                {"id":"Applying_Bit-Wise_Discipline_for_SPICE_Bus_Connections.html","text":"Applying Bit-Wise Discipline for SPICE Bus Connections","parent":"Features_Enabled_Using_the_-adv_ms_Option.html","href":"Applying_Bit-Wise_Discipline_for_SPICE_Bus_Connections.html","state":{"selected":false,"opened":false}},
            {"id":"Features_Enabled_Using_the_-sv_ms_Option.html","text":"Features Enabled Using the -sv_ms Option","parent":"SystemVerilog_and_AMS_Extensions.html","href":"Features_Enabled_Using_the_-sv_ms_Option.html","state":{"selected":false,"opened":false}},
                {"id":"Connecting_SystemVerilog_Hierarchical_UDT_to_Electrical.html","text":"Connecting SystemVerilog Hierarchical UDT to Electrical","parent":"Features_Enabled_Using_the_-sv_ms_Option.html","href":"Connecting_SystemVerilog_Hierarchical_UDT_to_Electrical.html","state":{"selected":false,"opened":false}},
                {"id":"Coercion_for_SystemVerilog_Interfaces__Program__or_Checker_Blocks.html","text":"Coercion for SystemVerilog Interfaces, Program, or Checker Blocks","parent":"Features_Enabled_Using_the_-sv_ms_Option.html","href":"Coercion_for_SystemVerilog_Interfaces__Program__or_Checker_Blocks.html","state":{"selected":false,"opened":false}},
                {"id":"Using_Wildcard_Named_Port_Connections_in_SV_Bind_Statements.html","text":"Using Wildcard&#8208;Named Port Connections in SV Bind Statements","parent":"Features_Enabled_Using_the_-sv_ms_Option.html","href":"Using_Wildcard_Named_Port_Connections_in_SV_Bind_Statements.html","state":{"selected":false,"opened":false}},
                {"id":"Connecting_SystemVerilog_Interface_to_DMS_Verilog-AMS__Electrical__Signals.html","text":"Connecting SystemVerilog Interface to DMS/Verilog-AMS (Electrical) Signals","parent":"Features_Enabled_Using_the_-sv_ms_Option.html","href":"Connecting_SystemVerilog_Interface_to_DMS_Verilog-AMS__Electrical__Signals.html","state":{"selected":false,"opened":false}},
                {"id":"Connecting_SystemVerilog_Multi-Dimensional_Array_to_SPICE_Electrical_Ports.html","text":"Connecting SystemVerilog Multi-Dimensional Array to SPICE/Electrical Ports","parent":"Features_Enabled_Using_the_-sv_ms_Option.html","href":"Connecting_SystemVerilog_Multi-Dimensional_Array_to_SPICE_Electrical_Ports.html","state":{"selected":false,"opened":false}},
            {"id":"Build_Time___Run_Time_Performance_Improvement_for_Mixed_Signal_Designs.html","text":"Build Time &amp; Run Time Performance Improvement for Mixed Signal Designs","parent":"SystemVerilog_and_AMS_Extensions.html","href":"Build_Time___Run_Time_Performance_Improvement_for_Mixed_Signal_Designs.html","state":{"selected":false,"opened":false}},
        {"id":"Low_Power_and_Mixed-Signal_Verification.html","text":"Low Power and Mixed-Signal Verification","parent":"node0","href":"Low_Power_and_Mixed-Signal_Verification.html","state":{"selected":false,"opened":false}},
            {"id":"Using_Common_Power_Format_in_Mixed-Signal_Designs.html","text":"Using Common Power Format in Mixed-Signal Designs","parent":"Low_Power_and_Mixed-Signal_Verification.html","href":"Using_Common_Power_Format_in_Mixed-Signal_Designs.html","state":{"selected":false,"opened":false}},
                {"id":"Power-Smart_Connect_Modules_for_CPF.html","text":"Power-Smart Connect Modules for CPF","parent":"Using_Common_Power_Format_in_Mixed-Signal_Designs.html","href":"Power-Smart_Connect_Modules_for_CPF.html","state":{"selected":false,"opened":false}},
                {"id":"Support_for_Multiple_Digital_Drivers.html","text":"Support for Multiple Digital Drivers","parent":"Using_Common_Power_Format_in_Mixed-Signal_Designs.html","href":"Support_for_Multiple_Digital_Drivers.html","state":{"selected":false,"opened":false}},
                {"id":"ie_Card_Parameters_for_Power-Smart_Connect_Modules.html","text":"ie Card Parameters for Power-Smart Connect Modules","parent":"Using_Common_Power_Format_in_Mixed-Signal_Designs.html","href":"ie_Card_Parameters_for_Power-Smart_Connect_Modules.html","state":{"selected":false,"opened":false}},
                {"id":"Power_Aware_Modeling_in_Common_Power_Format.html","text":"Power Aware Modeling in Common Power Format","parent":"Using_Common_Power_Format_in_Mixed-Signal_Designs.html","href":"Power_Aware_Modeling_in_Common_Power_Format.html","state":{"selected":false,"opened":false}},
                {"id":"Connecting_Design_Supply_Net_to_CPF_Power_Domain_and_Design_Net.html","text":"Connecting Design Supply Net to CPF Power Domain and Design Net","parent":"Using_Common_Power_Format_in_Mixed-Signal_Designs.html","href":"Connecting_Design_Supply_Net_to_CPF_Power_Domain_and_Design_Net.html","state":{"selected":false,"opened":false}},
                {"id":"Support_for_Transition_Slope_of_Power_Supply_in_CPF-Controlled_Analog_Block_.html","text":"Support for Transition Slope of Power Supply in CPF-Controlled Analog Block&#160;","parent":"Using_Common_Power_Format_in_Mixed-Signal_Designs.html","href":"Support_for_Transition_Slope_of_Power_Supply_in_CPF-Controlled_Analog_Block_.html","state":{"selected":false,"opened":false}},
                    {"id":"Support_for_Transition_Slope_of_Power_Supply_in_CPF-Controlled_Analog_Block_.html#SupportforTransitionSlopeofPowerSupplyinCPFControlledAnalogBlock-create_level_shifterReferringtothePowerSupplyofSmartIEfromAnalogSideLocally","text":"Referring to the Power Supply of Smart IE from Analog Side Locally","parent":"Support_for_Transition_Slope_of_Power_Supply_in_CPF-Controlled_Analog_Block_.html","href":"Support_for_Transition_Slope_of_Power_Supply_in_CPF-Controlled_Analog_Block_.html#SupportforTransitionSlopeofPowerSupplyinCPFControlledAnalogBlock-create_level_shifterReferringtothePowerSupplyofSmartIEfromAnalogSideLocally","state":{"selected":false,"opened":false}},
                {"id":"Checking_Conflicting_Power_Domains_on_Mixed-Signal_Boundary.html","text":"Checking Conflicting Power Domains on Mixed-Signal Boundary","parent":"Using_Common_Power_Format_in_Mixed-Signal_Designs.html","href":"Checking_Conflicting_Power_Domains_on_Mixed-Signal_Boundary.html","state":{"selected":false,"opened":false}},
                {"id":"Using_wreal_Data_Type_in_Mixed-Signal_Designs_with_CPF.html","text":"Using wreal Data Type in Mixed-Signal Designs with CPF","parent":"Using_Common_Power_Format_in_Mixed-Signal_Designs.html","href":"Using_wreal_Data_Type_in_Mixed-Signal_Designs_with_CPF.html","state":{"selected":false,"opened":false}},
                    {"id":"Using_wreal_Data_Type_in_Mixed-Signal_Designs_with_CPF.html#UsingwrealDataTypeinMixedSignalDesignswithCPF-PowerCorruptionontheBoundaryPortofaWrealModel","text":"Power Corruption on the Boundary Port of a Wreal Model","parent":"Using_wreal_Data_Type_in_Mixed-Signal_Designs_with_CPF.html","href":"Using_wreal_Data_Type_in_Mixed-Signal_Designs_with_CPF.html#UsingwrealDataTypeinMixedSignalDesignswithCPF-PowerCorruptionontheBoundaryPortofaWrealModel","state":{"selected":false,"opened":false}},
                    {"id":"Using_wreal_Data_Type_in_Mixed-Signal_Designs_with_CPF.html#UsingwrealDataTypeinMixedSignalDesignswithCPF-wrealincpfWrealExpressionsinCPF","text":"Wreal Expressions in CPF","parent":"Using_wreal_Data_Type_in_Mixed-Signal_Designs_with_CPF.html","href":"Using_wreal_Data_Type_in_Mixed-Signal_Designs_with_CPF.html#UsingwrealDataTypeinMixedSignalDesignswithCPF-wrealincpfWrealExpressionsinCPF","state":{"selected":false,"opened":false}},
                {"id":"Specifying_Boundary_Ports_and_Macro_Models.html","text":"Specifying Boundary Ports and Macro Models","parent":"Using_Common_Power_Format_in_Mixed-Signal_Designs.html","href":"Specifying_Boundary_Ports_and_Macro_Models.html","state":{"selected":false,"opened":false}},
                {"id":"Using_Electrical_Expressions_in_CPF.html","text":"Using Electrical Expressions in CPF","parent":"Using_Common_Power_Format_in_Mixed-Signal_Designs.html","href":"Using_Electrical_Expressions_in_CPF.html","state":{"selected":false,"opened":false}},
                {"id":"Feedthrough_Wire_Analysis.html","text":"Feedthrough Wire Analysis","parent":"Using_Common_Power_Format_in_Mixed-Signal_Designs.html","href":"Feedthrough_Wire_Analysis.html","state":{"selected":false,"opened":false}},
            {"id":"Using_the_IEEE_1801_Standard_in_Mixed-Signal_Designs.html","text":"Using the IEEE 1801 Standard in Mixed-Signal Designs","parent":"Low_Power_and_Mixed-Signal_Verification.html","href":"Using_the_IEEE_1801_Standard_in_Mixed-Signal_Designs.html","state":{"selected":false,"opened":false}},
                {"id":"Power_Smart_Connect_Modules_for_IEEE_1801.html","text":"Power Smart Connect Modules for IEEE 1801","parent":"Using_the_IEEE_1801_Standard_in_Mixed-Signal_Designs.html","href":"Power_Smart_Connect_Modules_for_IEEE_1801.html","state":{"selected":false,"opened":false}},
                {"id":"Specifying_Power_Intent_on_Mixed-Signal_Blocks.html","text":"Specifying Power Intent on Mixed-Signal Blocks","parent":"Using_the_IEEE_1801_Standard_in_Mixed-Signal_Designs.html","href":"Specifying_Power_Intent_on_Mixed-Signal_Blocks.html","state":{"selected":false,"opened":false}},
                {"id":"Power-Aware_Analog_RNM_Blocks.html","text":"Power-Aware Analog/RNM Blocks","parent":"Using_the_IEEE_1801_Standard_in_Mixed-Signal_Designs.html","href":"Power-Aware_Analog_RNM_Blocks.html","state":{"selected":false,"opened":false}},
                {"id":"Specifying_Parameter_Values_for_Connect_Modules_on_Power_Supply_Nets.html","text":"Specifying Parameter Values for Connect Modules on Power Supply Nets","parent":"Using_the_IEEE_1801_Standard_in_Mixed-Signal_Designs.html","href":"Specifying_Parameter_Values_for_Connect_Modules_on_Power_Supply_Nets.html","state":{"selected":false,"opened":false}},
                {"id":"Automatic_Supply_Connections_in_Mixed_Signal_Designs_with_Liberty_Model.html","text":"Automatic Supply Connections in Mixed&#8208;Signal Designs with Liberty Model","parent":"Using_the_IEEE_1801_Standard_in_Mixed-Signal_Designs.html","href":"Automatic_Supply_Connections_in_Mixed_Signal_Designs_with_Liberty_Model.html","state":{"selected":false,"opened":false}},
                    {"id":"Enabling_Automatic_Supply_Connection_in_Designs_with_Higher_HDL_Connections.html","text":"Enabling Automatic Supply Connection in Designs with Higher HDL Connections","parent":"Automatic_Supply_Connections_in_Mixed_Signal_Designs_with_Liberty_Model.html","href":"Enabling_Automatic_Supply_Connection_in_Designs_with_Higher_HDL_Connections.html","state":{"selected":false,"opened":false}},
                    {"id":"Enabling_Automatic_Supply_Connection_in_Designs_Using_Liberty_Models_with_a_Default_VCT_Value.html","text":"Enabling Automatic Supply Connection in Designs Using Liberty Models with a Default VCT Value","parent":"Automatic_Supply_Connections_in_Mixed_Signal_Designs_with_Liberty_Model.html","href":"Enabling_Automatic_Supply_Connection_in_Designs_Using_Liberty_Models_with_a_Default_VCT_Value.html","state":{"selected":false,"opened":false}},
                {"id":"Enabling_SystemVerilog_Interface_in_LP-MS_Designs.html","text":"Enabling SystemVerilog Interface in LP-MS Designs","parent":"Using_the_IEEE_1801_Standard_in_Mixed-Signal_Designs.html","href":"Enabling_SystemVerilog_Interface_in_LP-MS_Designs.html","state":{"selected":false,"opened":false}},
        {"id":"SystemC_Integration_for_Mixed-Signal_Verification.html","text":"SystemC Integration for Mixed-Signal Verification","parent":"node0","href":"SystemC_Integration_for_Mixed-Signal_Verification.html","state":{"selected":false,"opened":false}},
            {"id":"Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html","text":"Instantiating Verilog-AMS and VHDL-AMS in SystemC","parent":"SystemC_Integration_for_Mixed-Signal_Verification.html","href":"Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html","state":{"selected":false,"opened":false}},
                {"id":"Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html#InstantiatingVerilogAMSandVHDLAMSinSystemC-1075563PreparingandUsingWrappersandShells","text":"Preparing and Using Wrappers and Shells","parent":"Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html","href":"Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html#InstantiatingVerilogAMSandVHDLAMSinSystemC-1075563PreparingandUsingWrappersandShells","state":{"selected":false,"opened":false}},
                {"id":"Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html#InstantiatingVerilogAMSandVHDLAMSinSystemC-1075679PreparingInterfaceModules","text":"Preparing Interface Modules","parent":"Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html","href":"Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html#InstantiatingVerilogAMSandVHDLAMSinSystemC-1075679PreparingInterfaceModules","state":{"selected":false,"opened":false}},
                    {"id":"Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html#InstantiatingVerilogAMSandVHDLAMSinSystemC-Example:InterfaceModuleforConnectingSystemCDoubletoVerilog-AMSElectrical","text":"Example: Interface Module for Connecting SystemC Double to Verilog-AMS Electrical","parent":"Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html#InstantiatingVerilogAMSandVHDLAMSinSystemC-1075679PreparingInterfaceModules","href":"Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html#InstantiatingVerilogAMSandVHDLAMSinSystemC-Example:InterfaceModuleforConnectingSystemCDoubletoVerilog-AMSElectrical","state":{"selected":false,"opened":false}},
                {"id":"Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html#InstantiatingVerilogAMSandVHDLAMSinSystemC-1075856GuidelinesforUsingAMSModulesinSystemCModels","text":"Guidelines for Using AMS Modules in SystemC Models","parent":"Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html","href":"Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html#InstantiatingVerilogAMSandVHDLAMSinSystemC-1075856GuidelinesforUsingAMSModulesinSystemCModels","state":{"selected":false,"opened":false}},
                {"id":"The_xmshell_Command.html","text":"The xmshell Command","parent":"Instantiating_Verilog-AMS_and_VHDL-AMS_in_SystemC.html","href":"The_xmshell_Command.html","state":{"selected":false,"opened":false}},
                    {"id":"The_xmshell_Command.html#ThexmshellCommand-xmshellCommandSyntax","text":"xmshell Command Syntax","parent":"The_xmshell_Command.html","href":"The_xmshell_Command.html#ThexmshellCommand-xmshellCommandSyntax","state":{"selected":false,"opened":false}},
                    {"id":"The_xmshell_Command.html#ThexmshellCommand-xmshellCommandOptions","text":"xmshell&#160;Command Options","parent":"The_xmshell_Command.html","href":"The_xmshell_Command.html#ThexmshellCommand-xmshellCommandOptions","state":{"selected":false,"opened":false}},
                    {"id":"The_xmshell_Command.html#ThexmshellCommand-ExamplesofthexmshellCommand","text":"Examples of the xmshell Command","parent":"The_xmshell_Command.html","href":"The_xmshell_Command.html#ThexmshellCommand-ExamplesofthexmshellCommand","state":{"selected":false,"opened":false}},
        {"id":"Incremental_Elaboration_for_Mixed-Signal.html","text":"Incremental Elaboration for Mixed-Signal","parent":"node0","href":"Incremental_Elaboration_for_Mixed-Signal.html","state":{"selected":false,"opened":false}},
            {"id":"Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-UseModelsofIncrementalElaboration","text":"Use Models of Incremental Elaboration","parent":"Incremental_Elaboration_for_Mixed-Signal.html","href":"Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-UseModelsofIncrementalElaboration","state":{"selected":false,"opened":false}},
                {"id":"Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-PartitioningforUVMTestModifications","text":"Partitioning for UVM Test Modifications","parent":"Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-UseModelsofIncrementalElaboration","href":"Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-PartitioningforUVMTestModifications","state":{"selected":false,"opened":false}},
                {"id":"Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-PartitioningforaStableDUT","text":"Partitioning for a Stable DUT","parent":"Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-UseModelsofIncrementalElaboration","href":"Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-PartitioningforaStableDUT","state":{"selected":false,"opened":false}},
                {"id":"Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-FlexiblePartitioningforComplexSOCs","text":"Flexible Partitioning for Complex SOCs","parent":"Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-UseModelsofIncrementalElaboration","href":"Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-FlexiblePartitioningforComplexSOCs","state":{"selected":false,"opened":false}},
            {"id":"Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-UnsupportedScenariosofIncrementalElaborationforMixed-Signal","text":"Unsupported Scenarios of Incremental Elaboration for Mixed-Signal","parent":"Incremental_Elaboration_for_Mixed-Signal.html","href":"Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-UnsupportedScenariosofIncrementalElaborationforMixed-Signal","state":{"selected":false,"opened":false}},
            {"id":"Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-LimitationsofIncrementalElaborationforMixed-Signal","text":"Limitations of Incremental Elaboration for Mixed-Signal","parent":"Incremental_Elaboration_for_Mixed-Signal.html","href":"Incremental_Elaboration_for_Mixed-Signal.html#IncrementalElaborationforMixedSignal-LimitationsofIncrementalElaborationforMixed-Signal","state":{"selected":false,"opened":false}},
            {"id":"Incremental_Elaboration_at_SV-RNM_Partition_Boundary.html","text":"Incremental Elaboration at SV-RNM Partition Boundary","parent":"Incremental_Elaboration_for_Mixed-Signal.html","href":"Incremental_Elaboration_at_SV-RNM_Partition_Boundary.html","state":{"selected":false,"opened":false}},
                {"id":"Auto-Partitioning_Designs_with_SV-RNM_Ports.html","text":"Auto-Partitioning Designs with SV-RNM Ports","parent":"Incremental_Elaboration_at_SV-RNM_Partition_Boundary.html","href":"Auto-Partitioning_Designs_with_SV-RNM_Ports.html","state":{"selected":false,"opened":false}},
                {"id":"Coercion_of_User-Defined_Nettype__UDN__across_Partition_Boundaries.html","text":"Coercion of User-Defined Nettype (UDN) across Partition Boundaries","parent":"Incremental_Elaboration_at_SV-RNM_Partition_Boundary.html","href":"Coercion_of_User-Defined_Nettype__UDN__across_Partition_Boundaries.html","state":{"selected":false,"opened":false}},
            {"id":"Incremental_Elaboration_in_Designs_with_UNL_Netlists.html","text":"Incremental Elaboration in Designs with UNL Netlists","parent":"Incremental_Elaboration_for_Mixed-Signal.html","href":"Incremental_Elaboration_in_Designs_with_UNL_Netlists.html","state":{"selected":false,"opened":false}},
            {"id":"Incremental_Elaboration_in_OOMR_Connections.html","text":"Incremental Elaboration in OOMR Connections","parent":"Incremental_Elaboration_for_Mixed-Signal.html","href":"Incremental_Elaboration_in_OOMR_Connections.html","state":{"selected":false,"opened":false}},
            {"id":"Incremental_Elaboration_in_Low-Power_Mixed-Signal_Designs.html","text":"Incremental Elaboration in Low-Power Mixed-Signal Designs","parent":"Incremental_Elaboration_for_Mixed-Signal.html","href":"Incremental_Elaboration_in_Low-Power_Mixed-Signal_Designs.html","state":{"selected":false,"opened":false}},
            {"id":"Cloning_of_Replicated_Modules.html","text":"Cloning of Replicated Modules","parent":"Incremental_Elaboration_for_Mixed-Signal.html","href":"Cloning_of_Replicated_Modules.html","state":{"selected":false,"opened":false}},
        {"id":"Appendix_A__Updating_Legacy_Libraries_and_Netlists.html","text":"Appendix A: Updating Legacy Libraries and Netlists","parent":"node0","href":"Appendix_A__Updating_Legacy_Libraries_and_Netlists.html","state":{"selected":false,"opened":false}},
        {"id":"Appendix_B__Tcl-Based_Debugging.html","text":"Appendix B: Tcl-Based Debugging","parent":"node0","href":"Appendix_B__Tcl-Based_Debugging.html","state":{"selected":false,"opened":false}},
            {"id":"analog.html","text":"analog","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"analog.html","state":{"selected":false,"opened":false}},
                {"id":"analog.html#analog-analogCommandSyntax","text":"analog Command Syntax","parent":"analog.html","href":"analog.html#analog-analogCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"analog.html#analog-analogCommandOptions","text":"analog Command Options","parent":"analog.html","href":"analog.html#analog-analogCommandOptions","state":{"selected":false,"opened":false}},
            {"id":"call.html","text":"call","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"call.html","state":{"selected":false,"opened":false}},
                {"id":"call.html#call-callCommandSyntax","text":"call Command Syntax","parent":"call.html","href":"call.html#call-callCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"call.html#call-1032920callCommandOptions","text":"call Command Options","parent":"call.html","href":"call.html#call-1032920callCommandOptions","state":{"selected":false,"opened":false}},
                {"id":"call.html#call-callCommandArguments","text":"call Command Arguments","parent":"call.html","href":"call.html#call-callCommandArguments","state":{"selected":false,"opened":false}},
                {"id":"call.html#call-callCommandExamples","text":"call Command Examples","parent":"call.html","href":"call.html#call-callCommandExamples","state":{"selected":false,"opened":false}},
            {"id":"deposit.html","text":"deposit","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"deposit.html","state":{"selected":false,"opened":false}},
                {"id":"deposit.html#deposit-depositCommandSyntax","text":"deposit Command Syntax","parent":"deposit.html","href":"deposit.html#deposit-depositCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"deposit.html#deposit-depositCommandOptions","text":"deposit Command Options","parent":"deposit.html","href":"deposit.html#deposit-depositCommandOptions","state":{"selected":false,"opened":false}},
                {"id":"deposit.html#deposit-depositCommandExample","text":"deposit Command Example","parent":"deposit.html","href":"deposit.html#deposit-depositCommandExample","state":{"selected":false,"opened":false}},
            {"id":"describe.html","text":"describe","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"describe.html","state":{"selected":false,"opened":false}},
                {"id":"describe.html#describe-describeCommandSyntax","text":"describe Command Syntax","parent":"describe.html","href":"describe.html#describe-describeCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"describe.html#describe-describeCommandOptions","text":"describe Command Options","parent":"describe.html","href":"describe.html#describe-describeCommandOptions","state":{"selected":false,"opened":false}},
                {"id":"describe.html#describe-describeCommandExamples","text":"describe Command Examples","parent":"describe.html","href":"describe.html#describe-describeCommandExamples","state":{"selected":false,"opened":false}},
            {"id":"drivers.html","text":"drivers","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"drivers.html","state":{"selected":false,"opened":false}},
                {"id":"drivers.html#drivers-driversCommandSyntax","text":"drivers Command Syntax","parent":"drivers.html","href":"drivers.html#drivers-driversCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"drivers.html#drivers-driversCommandOptions","text":"drivers Command Options","parent":"drivers.html","href":"drivers.html#drivers-driversCommandOptions","state":{"selected":false,"opened":false}},
                {"id":"drivers.html#drivers-1033277driversCommandExamples","text":"drivers Command&#160;Examples","parent":"drivers.html","href":"drivers.html#drivers-1033277driversCommandExamples","state":{"selected":false,"opened":false}},
                {"id":"drivers_Command_Report_Format.html","text":"drivers Command Report Format","parent":"drivers.html","href":"drivers_Command_Report_Format.html","state":{"selected":false,"opened":false}},
                    {"id":"drivers_Command_Report_Format.html#driversCommandReportFormat-1033216VerilogSignals","text":"Verilog Signals","parent":"drivers_Command_Report_Format.html","href":"drivers_Command_Report_Format.html#driversCommandReportFormat-1033216VerilogSignals","state":{"selected":false,"opened":false}},
                    {"id":"drivers_Command_Report_Format.html#driversCommandReportFormat-vhdl_driver_reportVHDLSignals","text":"VHDL Signals","parent":"drivers_Command_Report_Format.html","href":"drivers_Command_Report_Format.html#driversCommandReportFormat-vhdl_driver_reportVHDLSignals","state":{"selected":false,"opened":false}},
            {"id":"exit.html","text":"exit","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"exit.html","state":{"selected":false,"opened":false}},
                {"id":"exit.html#exit-exitCommandSyntax","text":"exit Command Syntax","parent":"exit.html","href":"exit.html#exit-exitCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"exit.html#exit-exitCommandOptions","text":"exit Command Options","parent":"exit.html","href":"exit.html#exit-exitCommandOptions","state":{"selected":false,"opened":false}},
            {"id":"finish.html","text":"finish","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"finish.html","state":{"selected":false,"opened":false}},
                {"id":"finish.html#finish-finishCommandSyntax","text":"finish Command Syntax","parent":"finish.html","href":"finish.html#finish-finishCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"finish.html#finish-finishCommandOptions","text":"finish Command Options","parent":"finish.html","href":"finish.html#finish-finishCommandOptions","state":{"selected":false,"opened":false}},
                {"id":"finish.html#finish-finishCommandExamples","text":"finish Command Examples","parent":"finish.html","href":"finish.html#finish-finishCommandExamples","state":{"selected":false,"opened":false}},
            {"id":"force.html","text":"force","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"force.html","state":{"selected":false,"opened":false}},
                {"id":"force.html#force-forceCommandSyntax","text":"force Command Syntax","parent":"force.html","href":"force.html#force-forceCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"force.html#force-forceCommandOptions","text":"force Command Options","parent":"force.html","href":"force.html#force-forceCommandOptions","state":{"selected":false,"opened":false}},
                {"id":"force.html#force-forceCommandExamples","text":"force Command&#160;Examples","parent":"force.html","href":"force.html#force-forceCommandExamples","state":{"selected":false,"opened":false}},
            {"id":"get_analog_param.html","text":"get_analog_param","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"get_analog_param.html","state":{"selected":false,"opened":false}},
                {"id":"get_analog_param.html#get_analog_param-get_analog_paramCommandSyntax","text":"get_analog_param Command Syntax","parent":"get_analog_param.html","href":"get_analog_param.html#get_analog_param-get_analog_paramCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"get_analog_param.html#get_analog_param-get_analog_paramOptsget_analog_paramCommandOptions","text":"get_analog_param Command Options","parent":"get_analog_param.html","href":"get_analog_param.html#get_analog_param-get_analog_paramOptsget_analog_paramCommandOptions","state":{"selected":false,"opened":false}},
            {"id":"probe.html","text":"probe","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"probe.html","state":{"selected":false,"opened":false}},
                {"id":"probe.html#probe-1033578probeCommandSyntax","text":"probe Command Syntax","parent":"probe.html","href":"probe.html#probe-1033578probeCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"probe.html#probe-probeCommandOptions","text":"probe Command Options","parent":"probe.html","href":"probe.html#probe-probeCommandOptions","state":{"selected":false,"opened":false}},
                {"id":"probe.html#probe-probeCommandExamples","text":"probe Command Examples","parent":"probe.html","href":"probe.html#probe-probeCommandExamples","state":{"selected":false,"opened":false}},
                {"id":"Probing_Built-In_and_User-Defined_Nettypes.html","text":"Probing Built-In and User-Defined Nettypes","parent":"probe.html","href":"Probing_Built-In_and_User-Defined_Nettypes.html","state":{"selected":false,"opened":false}},
                {"id":"Probing_SPICE_Ports.html","text":"Probing SPICE Ports","parent":"probe.html","href":"Probing_SPICE_Ports.html","state":{"selected":false,"opened":false}},
            {"id":"release.html","text":"release","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"release.html","state":{"selected":false,"opened":false}},
                {"id":"release.html#release-releaseCommandSyntax","text":"release Command Syntax","parent":"release.html","href":"release.html#release-releaseCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"release.html#release-releaseCommandOptions","text":"release Command Options","parent":"release.html","href":"release.html#release-releaseCommandOptions","state":{"selected":false,"opened":false}},
                {"id":"release.html#release-releaseCommandExamples","text":"release Command Examples","parent":"release.html","href":"release.html#release-releaseCommandExamples","state":{"selected":false,"opened":false}},
            {"id":"reset.html","text":"reset","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"reset.html","state":{"selected":false,"opened":false}},
                {"id":"reset.html#reset-resetCommandSyntax","text":"reset Command Syntax","parent":"reset.html","href":"reset.html#reset-resetCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"reset.html#reset-resetCommandOptions","text":"reset Command&#160;Options","parent":"reset.html","href":"reset.html#reset-resetCommandOptions","state":{"selected":false,"opened":false}},
                {"id":"reset.html#reset-resetCommandExample","text":"reset Command Example","parent":"reset.html","href":"reset.html#reset-resetCommandExample","state":{"selected":false,"opened":false}},
            {"id":"restart.html","text":"restart","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"restart.html","state":{"selected":false,"opened":false}},
                {"id":"restart.html#restart-restartCommandSyntax","text":"restart Command Syntax","parent":"restart.html","href":"restart.html#restart-restartCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"restart.html#restart-restartCommandOptions","text":"restart Command Options","parent":"restart.html","href":"restart.html#restart-restartCommandOptions","state":{"selected":false,"opened":false}},
                {"id":"restart.html#restart-restartCommandLimitations","text":"restart Command Limitations","parent":"restart.html","href":"restart.html#restart-restartCommandLimitations","state":{"selected":false,"opened":false}},
                {"id":"restart.html#restart-restartCommandExamples","text":"restart Command Examples","parent":"restart.html","href":"restart.html#restart-restartCommandExamples","state":{"selected":false,"opened":false}},
            {"id":"run.html","text":"run","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"run.html","state":{"selected":false,"opened":false}},
                {"id":"run.html#run-runCommandSyntax","text":"run Command&#160;Syntax","parent":"run.html","href":"run.html#run-runCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"run.html#run-runCommandOptions","text":"run Command&#160;Options","parent":"run.html","href":"run.html#run-runCommandOptions","state":{"selected":false,"opened":false}},
                {"id":"run.html#run-runCommandExamples","text":"run Command Examples","parent":"run.html","href":"run.html#run-runCommandExamples","state":{"selected":false,"opened":false}},
            {"id":"save.html","text":"save","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"save.html","state":{"selected":false,"opened":false}},
                {"id":"save.html#save-saveCommandSyntax","text":"save Command&#160;Syntax","parent":"save.html","href":"save.html#save-saveCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"save.html#save-saveCommandOptions","text":"save Command Options","parent":"save.html","href":"save.html#save-saveCommandOptions","state":{"selected":false,"opened":false}},
                {"id":"save.html#save-saveCommandExamples","text":"save Command&#160;Examples","parent":"save.html","href":"save.html#save-saveCommandExamples","state":{"selected":false,"opened":false}},
            {"id":"scope.html","text":"scope","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"scope.html","state":{"selected":false,"opened":false}},
                {"id":"scope.html#scope-scopeCommandSyntax","text":"scope Command Syntax","parent":"scope.html","href":"scope.html#scope-scopeCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"scope.html#scope-scopeCommandOptions","text":"scope Command&#160;Options","parent":"scope.html","href":"scope.html#scope-scopeCommandOptions","state":{"selected":false,"opened":false}},
                {"id":"scope.html#scope-scopeCommandExample","text":"scope Command Example","parent":"scope.html","href":"scope.html#scope-scopeCommandExample","state":{"selected":false,"opened":false}},
            {"id":"set_analog_param.html","text":"set_analog_param","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"set_analog_param.html","state":{"selected":false,"opened":false}},
                {"id":"set_analog_param.html#set_analog_param-set_analog_paramCommandSyntax","text":"set_analog_param Command Syntax","parent":"set_analog_param.html","href":"set_analog_param.html#set_analog_param-set_analog_paramCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"set_analog_param.html#set_analog_param-set_analog_paramOptset_analog_paramCommandOptions","text":"set_analog_param Command Options","parent":"set_analog_param.html","href":"set_analog_param.html#set_analog_param-set_analog_paramOptset_analog_paramCommandOptions","state":{"selected":false,"opened":false}},
            {"id":"status.html","text":"status","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"status.html","state":{"selected":false,"opened":false}},
                {"id":"status.html#status-statusCommandSyntax","text":"status Command Syntax","parent":"status.html","href":"status.html#status-statusCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"status.html#status-statusCommandOptions","text":"status Command Options","parent":"status.html","href":"status.html#status-statusCommandOptions","state":{"selected":false,"opened":false}},
                {"id":"status.html#status-statusCommandExample","text":"status Command Example","parent":"status.html","href":"status.html#status-statusCommandExample","state":{"selected":false,"opened":false}},
            {"id":"stop.html","text":"stop","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"stop.html","state":{"selected":false,"opened":false}},
                {"id":"stop.html#stop-Syntax","text":"Syntax","parent":"stop.html","href":"stop.html#stop-Syntax","state":{"selected":false,"opened":false}},
                {"id":"stop.html#stop-ModifiersandOptions","text":"Modifiers and Options","parent":"stop.html","href":"stop.html#stop-ModifiersandOptions","state":{"selected":false,"opened":false}},
                {"id":"stop.html#stop-Example","text":"Example","parent":"stop.html","href":"stop.html#stop-Example","state":{"selected":false,"opened":false}},
                {"id":"stop.html#stop-1035041TclExpressionsasArguments","text":"Tcl Expressions as Arguments","parent":"stop.html","href":"stop.html#stop-1035041TclExpressionsasArguments","state":{"selected":false,"opened":false}},
            {"id":"strobe.html","text":"strobe","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"strobe.html","state":{"selected":false,"opened":false}},
                {"id":"strobe.html#strobe-strobeCommandSyntax","text":"strobe Command Syntax","parent":"strobe.html","href":"strobe.html#strobe-strobeCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"strobe.html#strobe-strobeCommandOptions","text":"strobe Command Options","parent":"strobe.html","href":"strobe.html#strobe-strobeCommandOptions","state":{"selected":false,"opened":false}},
                {"id":"strobe.html#strobe-strobeCommandExamples","text":"strobe Command Examples","parent":"strobe.html","href":"strobe.html#strobe-strobeCommandExamples","state":{"selected":false,"opened":false}},
            {"id":"time.html","text":"time","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"time.html","state":{"selected":false,"opened":false}},
                {"id":"time.html#time-timeCommandSyntax","text":"time Command Syntax","parent":"time.html","href":"time.html#time-timeCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"time.html#time-timeCommandOptions","text":"time Command Options","parent":"time.html","href":"time.html#time-timeCommandOptions","state":{"selected":false,"opened":false}},
                {"id":"time.html#time-timeCommandExamples","text":"time Command Examples","parent":"time.html","href":"time.html#time-timeCommandExamples","state":{"selected":false,"opened":false}},
            {"id":"value.html","text":"value","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"value.html","state":{"selected":false,"opened":false}},
                {"id":"value.html#value-valueCommandSyntax","text":"&#160;value Command Syntax","parent":"value.html","href":"value.html#value-valueCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"value.html#value-valueCommandOptions","text":"value Command&#160;Options","parent":"value.html","href":"value.html#value-valueCommandOptions","state":{"selected":false,"opened":false}},
                {"id":"value.html#value-valueCommandExample","text":"value Command Example","parent":"value.html","href":"value.html#value-valueCommandExample","state":{"selected":false,"opened":false}},
            {"id":"where.html","text":"where","parent":"Appendix_B__Tcl-Based_Debugging.html","href":"where.html","state":{"selected":false,"opened":false}},
                {"id":"where.html#where-whereCommandSyntax","text":"where Command Syntax","parent":"where.html","href":"where.html#where-whereCommandSyntax","state":{"selected":false,"opened":false}},
                {"id":"where.html#where-whereCommandOptions","text":"where Command&#160;Options","parent":"where.html","href":"where.html#where-whereCommandOptions","state":{"selected":false,"opened":false}},
                {"id":"where.html#where-whereCommandExample","text":"where Command&#160;Example","parent":"where.html","href":"where.html#where-whereCommandExample","state":{"selected":false,"opened":false}},
                {"id":"Specifying_Unnamed_Branch_Objects_in_Tcl_Commands.html","text":"Specifying Unnamed Branch Objects in Tcl Commands","parent":"where.html","href":"Specifying_Unnamed_Branch_Objects_in_Tcl_Commands.html","state":{"selected":false,"opened":false}},
        {"id":"Appendix_C__Source_Protection.html","text":"Appendix C: Source Protection","parent":"node0","href":"Appendix_C__Source_Protection.html","state":{"selected":false,"opened":false}},
            {"id":"Appendix_C__Source_Protection.html#AppendixC:SourceProtection-1017162Verilog-AMSProtection","text":"Verilog-AMS Protection","parent":"Appendix_C__Source_Protection.html","href":"Appendix_C__Source_Protection.html#AppendixC:SourceProtection-1017162Verilog-AMSProtection","state":{"selected":false,"opened":false}},
            {"id":"Appendix_C__Source_Protection.html#AppendixC:SourceProtection-1017164ProtectionGuidelinesforAutomaticallyInsertedConnectModules","text":"Protection Guidelines for Automatically Inserted Connect Modules","parent":"Appendix_C__Source_Protection.html","href":"Appendix_C__Source_Protection.html#AppendixC:SourceProtection-1017164ProtectionGuidelinesforAutomaticallyInsertedConnectModules","state":{"selected":false,"opened":false}},
            {"id":"Appendix_C__Source_Protection.html#AppendixC:SourceProtection-1017171ForcedUseofCMI3.0","text":"Forced Use of CMI 3.0","parent":"Appendix_C__Source_Protection.html","href":"Appendix_C__Source_Protection.html#AppendixC:SourceProtection-1017171ForcedUseofCMI3.0","state":{"selected":false,"opened":false}},
            {"id":"Using_xmprotect_for_Source_Protection.html","text":"Using xmprotect for Source Protection","parent":"Appendix_C__Source_Protection.html","href":"Using_xmprotect_for_Source_Protection.html","state":{"selected":false,"opened":false}},
                {"id":"Using_xmprotect_for_Source_Protection.html#UsingxmprotectforSourceProtection-1017093ExamplesofUsingtheProtectionPragmas","text":"Examples of Using the Protection Pragmas","parent":"Using_xmprotect_for_Source_Protection.html","href":"Using_xmprotect_for_Source_Protection.html#UsingxmprotectforSourceProtection-1017093ExamplesofUsingtheProtectionPragmas","state":{"selected":false,"opened":false}},
                {"id":"Protecting_All_Modules_in_a_Source_Description.html","text":"Protecting All Modules in a Source Description","parent":"Using_xmprotect_for_Source_Protection.html","href":"Protecting_All_Modules_in_a_Source_Description.html","state":{"selected":false,"opened":false}},
            {"id":"Using_spectre_encrypt_for_Source_Protection.html","text":"Using spectre_encrypt for Source Protection","parent":"Appendix_C__Source_Protection.html","href":"Using_spectre_encrypt_for_Source_Protection.html","state":{"selected":false,"opened":false}},
                {"id":"Using_spectre_encrypt_for_Source_Protection.html#Usingspectre_encryptforSourceProtection-spectre_encryptThespectre_encryptCommand","text":"The spectre_encrypt Command","parent":"Using_spectre_encrypt_for_Source_Protection.html","href":"Using_spectre_encrypt_for_Source_Protection.html#Usingspectre_encryptforSourceProtection-spectre_encryptThespectre_encryptCommand","state":{"selected":false,"opened":false}},
        {"id":"Appendix_D__Profiler_for_Performance_Analysis.html","text":"Appendix D: Profiler for Performance Analysis","parent":"node0","href":"Appendix_D__Profiler_for_Performance_Analysis.html","state":{"selected":false,"opened":false}},
            {"id":"Appendix_D__Profiler_for_Performance_Analysis.html#AppendixD:ProfilerforPerformanceAnalysis-Mixed-SignalSimulationSummary","text":"Mixed-Signal Simulation Summary","parent":"Appendix_D__Profiler_for_Performance_Analysis.html","href":"Appendix_D__Profiler_for_Performance_Analysis.html#AppendixD:ProfilerforPerformanceAnalysis-Mixed-SignalSimulationSummary","state":{"selected":false,"opened":false}},
            {"id":"Appendix_D__Profiler_for_Performance_Analysis.html#AppendixD:ProfilerforPerformanceAnalysis-DigitalSimulationProfileResults","text":"Digital Simulation Profile Results","parent":"Appendix_D__Profiler_for_Performance_Analysis.html","href":"Appendix_D__Profiler_for_Performance_Analysis.html#AppendixD:ProfilerforPerformanceAnalysis-DigitalSimulationProfileResults","state":{"selected":false,"opened":false}},
            {"id":"Appendix_D__Profiler_for_Performance_Analysis.html#AppendixD:ProfilerforPerformanceAnalysis-AnalogSimulationProfileResults","text":"Analog Simulation Profile Results","parent":"Appendix_D__Profiler_for_Performance_Analysis.html","href":"Appendix_D__Profiler_for_Performance_Analysis.html#AppendixD:ProfilerforPerformanceAnalysis-AnalogSimulationProfileResults","state":{"selected":false,"opened":false}},
        {"id":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html","text":"Appendix E: Migration of prop.cfg file to an amsd Block","parent":"node0","href":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html","state":{"selected":false,"opened":false}},
            {"id":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-stringpropsourcefileTranslation","text":"string prop sourcefile Translation","parent":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html","href":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-stringpropsourcefileTranslation","state":{"selected":false,"opened":false}},
            {"id":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-cell,inst,andpathTranslations1039694","text":"cell, inst, and path Translations","parent":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html","href":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-cell,inst,andpathTranslations1039694","state":{"selected":false,"opened":false}},
                {"id":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-cell","text":"cell","parent":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-cell,inst,andpathTranslations1039694","href":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-cell","state":{"selected":false,"opened":false}},
                {"id":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-1039884inst","text":"inst&#160;","parent":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-cell,inst,andpathTranslations1039694","href":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-1039884inst","state":{"selected":false,"opened":false}},
                {"id":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-instpathpath","text":"path","parent":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-cell,inst,andpathTranslations1039694","href":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-instpathpath","state":{"selected":false,"opened":false}},
            {"id":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-StubInstanceTranslations1040341stubInstance","text":"Stub Instance Translations","parent":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html","href":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-StubInstanceTranslations1040341stubInstance","state":{"selected":false,"opened":false}},
            {"id":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-defaultTranslationsdefault1040771","text":"default Translations","parent":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html","href":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-defaultTranslationsdefault1040771","state":{"selected":false,"opened":false}},
            {"id":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-stringprophdl_cellTranslation1040194hdl_cell","text":"string prop hdl_cell Translation","parent":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html","href":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-stringprophdl_cellTranslation1040194hdl_cell","state":{"selected":false,"opened":false}},
            {"id":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-stringpropsim_stubTranslation1040362sim_stub","text":"string prop sim_stub Translation","parent":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html","href":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-stringpropsim_stubTranslation1040362sim_stub","state":{"selected":false,"opened":false}},
            {"id":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-stringpropsourcefile_optsTranslations1040626sourcefile_opts","text":"string prop sourcefile_opts Translations","parent":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html","href":"Appendix_E__Migration_of_prop.cfg_file_to_an_amsd_Block.html#AppendixE:Migrationofprop.cfgfiletoanamsdBlock-stringpropsourcefile_optsTranslations1040626sourcefile_opts","state":{"selected":false,"opened":false}},
        {"id":"Glossary.html","text":"Glossary","parent":"node0","href":"Glossary.html","state":{"selected":false,"opened":false}}
  ]
 }
}