
*** Running vivado
    with args -log minisys.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source minisys.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source minisys.tcl -notrace
Command: synth_design -top minisys -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1936 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 343.656 ; gain = 101.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'minisys' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
INFO: [Synth 8-638] synthesizing module 'clock' [C:/Users/Enderaoe/Vivado/minisys/minisys.runs/synth_1/.Xil/Vivado-22792-Enderaoe/realtime/clock_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clock' (1#1) [C:/Users/Enderaoe/Vivado/minisys/minisys.runs/synth_1/.Xil/Vivado-22792-Enderaoe/realtime/clock_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'Ifetc32' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Ifetc32.v:4]
INFO: [Synth 8-638] synthesizing module 'prgrom' [C:/Users/Enderaoe/Vivado/minisys/minisys.runs/synth_1/.Xil/Vivado-22792-Enderaoe/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (2#1) [C:/Users/Enderaoe/Vivado/minisys/minisys.runs/synth_1/.Xil/Vivado-22792-Enderaoe/realtime/prgrom_stub.v:6]
WARNING: [Synth 8-350] instance 'instmem' of module 'prgrom' requires 5 connections, but only 3 given [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Ifetc32.v:28]
WARNING: [Synth 8-567] referenced signal 'Branch' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Ifetc32.v:38]
WARNING: [Synth 8-567] referenced signal 'Zero' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Ifetc32.v:38]
WARNING: [Synth 8-567] referenced signal 'Add_result' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Ifetc32.v:38]
WARNING: [Synth 8-567] referenced signal 'nBranch' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Ifetc32.v:38]
WARNING: [Synth 8-567] referenced signal 'Jrn' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Ifetc32.v:38]
WARNING: [Synth 8-567] referenced signal 'Read_data_1' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Ifetc32.v:38]
WARNING: [Synth 8-567] referenced signal 'reset' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Ifetc32.v:38]
WARNING: [Synth 8-567] referenced signal 'Jmp' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Ifetc32.v:38]
WARNING: [Synth 8-567] referenced signal 'Instruction' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Ifetc32.v:38]
WARNING: [Synth 8-567] referenced signal 'Jal' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Ifetc32.v:38]
INFO: [Synth 8-256] done synthesizing module 'Ifetc32' (3#1) [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Ifetc32.v:4]
WARNING: [Synth 8-689] width (15) of port connection 'PC15_2' does not match port width (14) of module 'Ifetc32' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:65]
INFO: [Synth 8-638] synthesizing module 'Idecode32' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:4]
WARNING: [Synth 8-567] referenced signal 'Jal' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:49]
WARNING: [Synth 8-567] referenced signal 'RegDst' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:49]
WARNING: [Synth 8-567] referenced signal 'write_register_address_1' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:49]
WARNING: [Synth 8-567] referenced signal 'write_register_address_0' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:49]
WARNING: [Synth 8-567] referenced signal 'MemtoReg' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:49]
WARNING: [Synth 8-567] referenced signal 'read_data' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:49]
WARNING: [Synth 8-567] referenced signal 'ALU_result' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:49]
WARNING: [Synth 8-567] referenced signal 'opcplus4' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:49]
WARNING: [Synth 8-567] referenced signal 'reset' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:49]
WARNING: [Synth 8-567] referenced signal 'RegWrite' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:49]
INFO: [Synth 8-256] done synthesizing module 'Idecode32' (4#1) [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:4]
INFO: [Synth 8-638] synthesizing module 'Executs32' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Executes32.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Executes32.v:67]
WARNING: [Synth 8-567] referenced signal 'I_format' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Executes32.v:66]
WARNING: [Synth 8-567] referenced signal 'Function_opcode' should be on the sensitivity list [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Executes32.v:66]
INFO: [Synth 8-256] done synthesizing module 'Executs32' (5#1) [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Executes32.v:4]
INFO: [Synth 8-638] synthesizing module 'control32' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/control32.v:4]
INFO: [Synth 8-256] done synthesizing module 'control32' (6#1) [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/control32.v:4]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:4]
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Users/Enderaoe/Vivado/minisys/minisys.runs/synth_1/.Xil/Vivado-22792-Enderaoe/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (7#1) [C:/Users/Enderaoe/Vivado/minisys/minisys.runs/synth_1/.Xil/Vivado-22792-Enderaoe/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (8#1) [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:4]
INFO: [Synth 8-638] synthesizing module 'ioread' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/ioread.v:4]
INFO: [Synth 8-256] done synthesizing module 'ioread' (9#1) [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/ioread.v:4]
INFO: [Synth 8-638] synthesizing module 'leds' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/leds.v:4]
INFO: [Synth 8-256] done synthesizing module 'leds' (10#1) [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/leds.v:4]
INFO: [Synth 8-638] synthesizing module 'memorio' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:4]
INFO: [Synth 8-256] done synthesizing module 'memorio' (11#1) [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:4]
INFO: [Synth 8-638] synthesizing module 'switchs' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/switchs.v:4]
INFO: [Synth 8-256] done synthesizing module 'switchs' (12#1) [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/switchs.v:4]
WARNING: [Synth 8-689] width (16) of port connection 'switchrdata' does not match port width (24) of module 'switchs' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:73]
INFO: [Synth 8-256] done synthesizing module 'minisys' (13#1) [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
WARNING: [Synth 8-3331] design memorio has unconnected port memread
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[31]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[30]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[29]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[28]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[27]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[26]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[25]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[24]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[23]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[22]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[21]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[20]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[19]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[18]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[17]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[16]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[1]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[0]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Exe_opcode[5]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Exe_opcode[4]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Exe_opcode[3]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Jrn
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port clock
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 396.105 ; gain = 153.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 396.105 ; gain = 153.820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Enderaoe/Vivado/minisys/minisys.runs/synth_1/.Xil/Vivado-22792-Enderaoe/dcp3/clock_in_context.xdc] for cell 'clock_u'
Finished Parsing XDC File [C:/Users/Enderaoe/Vivado/minisys/minisys.runs/synth_1/.Xil/Vivado-22792-Enderaoe/dcp3/clock_in_context.xdc] for cell 'clock_u'
Parsing XDC File [C:/Users/Enderaoe/Vivado/minisys/minisys.runs/synth_1/.Xil/Vivado-22792-Enderaoe/dcp4/prgrom_in_context.xdc] for cell 'ifetc_u/instmem'
Finished Parsing XDC File [C:/Users/Enderaoe/Vivado/minisys/minisys.runs/synth_1/.Xil/Vivado-22792-Enderaoe/dcp4/prgrom_in_context.xdc] for cell 'ifetc_u/instmem'
Parsing XDC File [C:/Users/Enderaoe/Vivado/minisys/minisys.runs/synth_1/.Xil/Vivado-22792-Enderaoe/dcp5/RAM_in_context.xdc] for cell 'dmemory_u/ram'
Finished Parsing XDC File [C:/Users/Enderaoe/Vivado/minisys/minisys.runs/synth_1/.Xil/Vivado-22792-Enderaoe/dcp5/RAM_in_context.xdc] for cell 'dmemory_u/ram'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 752.777 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 752.777 ; gain = 510.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 752.777 ; gain = 510.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/Enderaoe/Vivado/minisys/minisys.runs/synth_1/.Xil/Vivado-22792-Enderaoe/dcp3/clock_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/Enderaoe/Vivado/minisys/minisys.runs/synth_1/.Xil/Vivado-22792-Enderaoe/dcp3/clock_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clock_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmemory_u/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ifetc_u/instmem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 752.777 ; gain = 510.492
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Executes32.v:64]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "R_format" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jal" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'opcplus4_reg' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Ifetc32.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[0]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[1]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[2]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[3]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[4]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[5]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[6]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[7]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[8]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[9]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[10]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[11]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[12]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[13]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[14]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[15]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[16]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[17]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[18]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[19]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[20]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[21]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[22]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[23]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[24]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[25]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[26]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[27]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[28]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[29]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[30]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[31]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/Idecode32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'ioread_data_reg' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/ioread.v:15]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 752.777 ; gain = 510.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Ifetc32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Idecode32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 30    
Module Executs32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module control32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module leds 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
Module memorio 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module switchs 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design memorio has unconnected port memread
WARNING: [Synth 8-3331] design Executs32 has unconnected port Exe_opcode[5]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Exe_opcode[4]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Exe_opcode[3]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Jrn
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design Idecode32 has unconnected port clock
WARNING: [Synth 8-3332] Sequential element (switchrdata_reg[23]) is unused and will be removed from module switchs.
WARNING: [Synth 8-3332] Sequential element (switchrdata_reg[22]) is unused and will be removed from module switchs.
WARNING: [Synth 8-3332] Sequential element (switchrdata_reg[21]) is unused and will be removed from module switchs.
WARNING: [Synth 8-3332] Sequential element (switchrdata_reg[20]) is unused and will be removed from module switchs.
WARNING: [Synth 8-3332] Sequential element (switchrdata_reg[19]) is unused and will be removed from module switchs.
WARNING: [Synth 8-3332] Sequential element (switchrdata_reg[18]) is unused and will be removed from module switchs.
WARNING: [Synth 8-3332] Sequential element (switchrdata_reg[17]) is unused and will be removed from module switchs.
WARNING: [Synth 8-3332] Sequential element (switchrdata_reg[16]) is unused and will be removed from module switchs.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 752.777 ; gain = 510.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_u/clk_out1' to pin 'clock_u/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 782.426 ; gain = 540.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 785.730 ; gain = 543.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_82/O (GATE_2_14_OR)
     1: i_82/I0 (GATE_2_14_OR)
     2: i_81/O (GATE_2_8_AND)
     3: i_81/I1 (GATE_2_8_AND)
     4: i_80/O (GATE_2_14_OR)
     5: i_80/I0 (GATE_2_14_OR)
     6: i_79/O (GATE_2_14_OR)
     7: i_79/I1 (GATE_2_14_OR)
     8: i_77/O (GATE_2_8_AND)
     9: i_77/I1 (GATE_2_8_AND)
    10: i_381/O[0] (CARRY4)
    11: i_381/S[0] (CARRY4)
    12: i_82/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_82"
Found timing loop:
     0: i_122/O (GATE_2_14_OR)
     1: i_122/I0 (GATE_2_14_OR)
     2: i_121/O (GATE_2_8_AND)
     3: i_121/I1 (GATE_2_8_AND)
     4: i_120/O (GATE_2_14_OR)
     5: i_120/I0 (GATE_2_14_OR)
     6: i_119/O (GATE_2_14_OR)
     7: i_119/I1 (GATE_2_14_OR)
     8: i_117/O (GATE_2_8_AND)
     9: i_117/I1 (GATE_2_8_AND)
    10: i_380/O[0] (CARRY4)
    11: i_380/S[0] (CARRY4)
    12: i_122/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_122"
Found timing loop:
     0: i_162/O (GATE_2_14_OR)
     1: i_162/I0 (GATE_2_14_OR)
     2: i_161/O (GATE_2_8_AND)
     3: i_161/I1 (GATE_2_8_AND)
     4: i_160/O (GATE_2_14_OR)
     5: i_160/I0 (GATE_2_14_OR)
     6: i_159/O (GATE_2_14_OR)
     7: i_159/I1 (GATE_2_14_OR)
     8: i_157/O (GATE_2_8_AND)
     9: i_157/I1 (GATE_2_8_AND)
    10: i_379/O[0] (CARRY4)
    11: i_379/S[0] (CARRY4)
    12: i_162/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_162"
Found timing loop:
     0: i_202/O (GATE_2_14_OR)
     1: i_202/I0 (GATE_2_14_OR)
     2: i_201/O (GATE_2_8_AND)
     3: i_201/I1 (GATE_2_8_AND)
     4: i_200/O (GATE_2_14_OR)
     5: i_200/I0 (GATE_2_14_OR)
     6: i_199/O (GATE_2_14_OR)
     7: i_199/I1 (GATE_2_14_OR)
     8: i_197/O (GATE_2_8_AND)
     9: i_197/I1 (GATE_2_8_AND)
    10: i_378/O[0] (CARRY4)
    11: i_378/S[0] (CARRY4)
    12: i_202/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_202"
Found timing loop:
     0: i_242/O (GATE_2_14_OR)
     1: i_242/I0 (GATE_2_14_OR)
     2: i_241/O (GATE_2_8_AND)
     3: i_241/I1 (GATE_2_8_AND)
     4: i_240/O (GATE_2_14_OR)
     5: i_240/I0 (GATE_2_14_OR)
     6: i_239/O (GATE_2_14_OR)
     7: i_239/I1 (GATE_2_14_OR)
     8: i_237/O (GATE_2_8_AND)
     9: i_237/I1 (GATE_2_8_AND)
    10: i_377/O[0] (CARRY4)
    11: i_377/S[0] (CARRY4)
    12: i_242/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_242"
Found timing loop:
     0: i_282/O (GATE_2_14_OR)
     1: i_282/I0 (GATE_2_14_OR)
     2: i_281/O (GATE_2_8_AND)
     3: i_281/I1 (GATE_2_8_AND)
     4: i_280/O (GATE_2_14_OR)
     5: i_280/I0 (GATE_2_14_OR)
     6: i_279/O (GATE_2_14_OR)
     7: i_279/I1 (GATE_2_14_OR)
     8: i_277/O (GATE_2_8_AND)
     9: i_277/I1 (GATE_2_8_AND)
    10: i_376/O[0] (CARRY4)
    11: i_376/S[0] (CARRY4)
    12: i_282/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_282"
Found timing loop:
     0: i_306/O (GATE_2_8_AND)
     1: i_306/I1 (GATE_2_8_AND)
     2: i_305/O (GATE_2_14_OR)
     3: i_305/I1 (GATE_2_14_OR)
     4: i_303/O (GATE_2_8_AND)
     5: i_303/I1 (GATE_2_8_AND)
     6: i_375/O[0] (CARRY4)
     7: i_375/S[0] (CARRY4)
     8: i_306/O (GATE_2_8_AND)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I1 -to O i_306"
Found timing loop:
     0: i_32/O (INV)
     1: i_32/I (INV)
     2: i_31/O (GATE_2_14_OR)
     3: i_31/I0 (GATE_2_14_OR)
     4: i_30/O (GATE_2_8_AND)
     5: i_30/I1 (GATE_2_8_AND)
     6: i_8/O (GATE_2_14_OR)
     7: i_8/I0 (GATE_2_14_OR)
     8: i_7/O (GATE_2_14_OR)
     9: i_7/I1 (GATE_2_14_OR)
    10: i_4/O (GATE_2_8_AND)
    11: i_4/I1 (GATE_2_8_AND)
    12: i_375/O[1] (CARRY4)
    13: i_375/S[1] (CARRY4)
    14: i_32/O (INV)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I -to O i_32"
Found timing loop:
     0: i_302/O (GATE_2_14_OR)
     1: i_302/I0 (GATE_2_14_OR)
     2: i_301/O (GATE_2_8_AND)
     3: i_301/I1 (GATE_2_8_AND)
     4: i_300/O (GATE_2_14_OR)
     5: i_300/I0 (GATE_2_14_OR)
     6: i_299/O (GATE_2_14_OR)
     7: i_299/I1 (GATE_2_14_OR)
     8: i_297/O (GATE_2_8_AND)
     9: i_297/I1 (GATE_2_8_AND)
    10: i_375/O[2] (CARRY4)
    11: i_375/S[2] (CARRY4)
    12: i_302/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_302"
Found timing loop:
     0: i_292/O (GATE_2_14_OR)
     1: i_292/I0 (GATE_2_14_OR)
     2: i_291/O (GATE_2_8_AND)
     3: i_291/I1 (GATE_2_8_AND)
     4: i_290/O (GATE_2_14_OR)
     5: i_290/I0 (GATE_2_14_OR)
     6: i_289/O (GATE_2_14_OR)
     7: i_289/I1 (GATE_2_14_OR)
     8: i_287/O (GATE_2_8_AND)
     9: i_287/I1 (GATE_2_8_AND)
    10: i_375/O[3] (CARRY4)
    11: i_375/S[3] (CARRY4)
    12: i_292/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_292"
Found timing loop:
     0: i_272/O (GATE_2_14_OR)
     1: i_272/I0 (GATE_2_14_OR)
     2: i_271/O (GATE_2_8_AND)
     3: i_271/I1 (GATE_2_8_AND)
     4: i_270/O (GATE_2_14_OR)
     5: i_270/I0 (GATE_2_14_OR)
     6: i_269/O (GATE_2_14_OR)
     7: i_269/I1 (GATE_2_14_OR)
     8: i_267/O (GATE_2_8_AND)
     9: i_267/I1 (GATE_2_8_AND)
    10: i_376/O[1] (CARRY4)
    11: i_376/S[1] (CARRY4)
    12: i_272/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_272"
Found timing loop:
     0: i_262/O (GATE_2_14_OR)
     1: i_262/I0 (GATE_2_14_OR)
     2: i_261/O (GATE_2_8_AND)
     3: i_261/I1 (GATE_2_8_AND)
     4: i_260/O (GATE_2_14_OR)
     5: i_260/I0 (GATE_2_14_OR)
     6: i_259/O (GATE_2_14_OR)
     7: i_259/I1 (GATE_2_14_OR)
     8: i_257/O (GATE_2_8_AND)
     9: i_257/I1 (GATE_2_8_AND)
    10: i_376/O[2] (CARRY4)
    11: i_376/S[2] (CARRY4)
    12: i_262/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_262"
Found timing loop:
     0: i_252/O (GATE_2_14_OR)
     1: i_252/I0 (GATE_2_14_OR)
     2: i_251/O (GATE_2_8_AND)
     3: i_251/I1 (GATE_2_8_AND)
     4: i_250/O (GATE_2_14_OR)
     5: i_250/I0 (GATE_2_14_OR)
     6: i_249/O (GATE_2_14_OR)
     7: i_249/I1 (GATE_2_14_OR)
     8: i_247/O (GATE_2_8_AND)
     9: i_247/I1 (GATE_2_8_AND)
    10: i_376/O[3] (CARRY4)
    11: i_376/S[3] (CARRY4)
    12: i_252/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_252"
Found timing loop:
     0: i_232/O (GATE_2_14_OR)
     1: i_232/I0 (GATE_2_14_OR)
     2: i_231/O (GATE_2_8_AND)
     3: i_231/I1 (GATE_2_8_AND)
     4: i_230/O (GATE_2_14_OR)
     5: i_230/I0 (GATE_2_14_OR)
     6: i_229/O (GATE_2_14_OR)
     7: i_229/I1 (GATE_2_14_OR)
     8: i_227/O (GATE_2_8_AND)
     9: i_227/I1 (GATE_2_8_AND)
    10: i_377/O[1] (CARRY4)
    11: i_377/S[1] (CARRY4)
    12: i_232/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_232"
Found timing loop:
     0: i_222/O (GATE_2_14_OR)
     1: i_222/I0 (GATE_2_14_OR)
     2: i_221/O (GATE_2_8_AND)
     3: i_221/I1 (GATE_2_8_AND)
     4: i_220/O (GATE_2_14_OR)
     5: i_220/I0 (GATE_2_14_OR)
     6: i_219/O (GATE_2_14_OR)
     7: i_219/I1 (GATE_2_14_OR)
     8: i_217/O (GATE_2_8_AND)
     9: i_217/I1 (GATE_2_8_AND)
    10: i_377/O[2] (CARRY4)
    11: i_377/S[2] (CARRY4)
    12: i_222/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_222"
Found timing loop:
     0: i_212/O (GATE_2_14_OR)
     1: i_212/I0 (GATE_2_14_OR)
     2: i_211/O (GATE_2_8_AND)
     3: i_211/I1 (GATE_2_8_AND)
     4: i_210/O (GATE_2_14_OR)
     5: i_210/I0 (GATE_2_14_OR)
     6: i_209/O (GATE_2_14_OR)
     7: i_209/I1 (GATE_2_14_OR)
     8: i_207/O (GATE_2_8_AND)
     9: i_207/I1 (GATE_2_8_AND)
    10: i_377/O[3] (CARRY4)
    11: i_377/S[3] (CARRY4)
    12: i_212/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_212"
Found timing loop:
     0: i_192/O (GATE_2_14_OR)
     1: i_192/I0 (GATE_2_14_OR)
     2: i_191/O (GATE_2_8_AND)
     3: i_191/I1 (GATE_2_8_AND)
     4: i_190/O (GATE_2_14_OR)
     5: i_190/I0 (GATE_2_14_OR)
     6: i_189/O (GATE_2_14_OR)
     7: i_189/I1 (GATE_2_14_OR)
     8: i_187/O (GATE_2_8_AND)
     9: i_187/I1 (GATE_2_8_AND)
    10: i_378/O[1] (CARRY4)
    11: i_378/S[1] (CARRY4)
    12: i_192/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_192"
Found timing loop:
     0: i_182/O (GATE_2_14_OR)
     1: i_182/I0 (GATE_2_14_OR)
     2: i_181/O (GATE_2_8_AND)
     3: i_181/I1 (GATE_2_8_AND)
     4: i_180/O (GATE_2_14_OR)
     5: i_180/I0 (GATE_2_14_OR)
     6: i_179/O (GATE_2_14_OR)
     7: i_179/I1 (GATE_2_14_OR)
     8: i_177/O (GATE_2_8_AND)
     9: i_177/I1 (GATE_2_8_AND)
    10: i_378/O[2] (CARRY4)
    11: i_378/S[2] (CARRY4)
    12: i_182/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_182"
Found timing loop:
     0: i_172/O (GATE_2_14_OR)
     1: i_172/I0 (GATE_2_14_OR)
     2: i_171/O (GATE_2_8_AND)
     3: i_171/I1 (GATE_2_8_AND)
     4: i_170/O (GATE_2_14_OR)
     5: i_170/I0 (GATE_2_14_OR)
     6: i_169/O (GATE_2_14_OR)
     7: i_169/I1 (GATE_2_14_OR)
     8: i_167/O (GATE_2_8_AND)
     9: i_167/I1 (GATE_2_8_AND)
    10: i_378/O[3] (CARRY4)
    11: i_378/S[3] (CARRY4)
    12: i_172/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_172"
Found timing loop:
     0: i_152/O (GATE_2_14_OR)
     1: i_152/I0 (GATE_2_14_OR)
     2: i_151/O (GATE_2_8_AND)
     3: i_151/I1 (GATE_2_8_AND)
     4: i_150/O (GATE_2_14_OR)
     5: i_150/I0 (GATE_2_14_OR)
     6: i_149/O (GATE_2_14_OR)
     7: i_149/I1 (GATE_2_14_OR)
     8: i_147/O (GATE_2_8_AND)
     9: i_147/I1 (GATE_2_8_AND)
    10: i_379/O[1] (CARRY4)
    11: i_379/S[1] (CARRY4)
    12: i_152/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_152"
Found timing loop:
     0: i_142/O (GATE_2_14_OR)
     1: i_142/I0 (GATE_2_14_OR)
     2: i_141/O (GATE_2_8_AND)
     3: i_141/I1 (GATE_2_8_AND)
     4: i_140/O (GATE_2_14_OR)
     5: i_140/I0 (GATE_2_14_OR)
     6: i_139/O (GATE_2_14_OR)
     7: i_139/I1 (GATE_2_14_OR)
     8: i_137/O (GATE_2_8_AND)
     9: i_137/I1 (GATE_2_8_AND)
    10: i_379/O[2] (CARRY4)
    11: i_379/S[2] (CARRY4)
    12: i_142/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_142"
Found timing loop:
     0: i_132/O (GATE_2_14_OR)
     1: i_132/I0 (GATE_2_14_OR)
     2: i_131/O (GATE_2_8_AND)
     3: i_131/I1 (GATE_2_8_AND)
     4: i_130/O (GATE_2_14_OR)
     5: i_130/I0 (GATE_2_14_OR)
     6: i_129/O (GATE_2_14_OR)
     7: i_129/I1 (GATE_2_14_OR)
     8: i_127/O (GATE_2_8_AND)
     9: i_127/I1 (GATE_2_8_AND)
    10: i_379/O[3] (CARRY4)
    11: i_379/S[3] (CARRY4)
    12: i_132/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_132"
Found timing loop:
     0: i_112/O (GATE_2_14_OR)
     1: i_112/I0 (GATE_2_14_OR)
     2: i_111/O (GATE_2_8_AND)
     3: i_111/I1 (GATE_2_8_AND)
     4: i_110/O (GATE_2_14_OR)
     5: i_110/I0 (GATE_2_14_OR)
     6: i_109/O (GATE_2_14_OR)
     7: i_109/I1 (GATE_2_14_OR)
     8: i_107/O (GATE_2_8_AND)
     9: i_107/I1 (GATE_2_8_AND)
    10: i_380/O[1] (CARRY4)
    11: i_380/S[1] (CARRY4)
    12: i_112/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_112"
Found timing loop:
     0: i_102/O (GATE_2_14_OR)
     1: i_102/I0 (GATE_2_14_OR)
     2: i_101/O (GATE_2_8_AND)
     3: i_101/I1 (GATE_2_8_AND)
     4: i_100/O (GATE_2_14_OR)
     5: i_100/I0 (GATE_2_14_OR)
     6: i_99/O (GATE_2_14_OR)
     7: i_99/I1 (GATE_2_14_OR)
     8: i_97/O (GATE_2_8_AND)
     9: i_97/I1 (GATE_2_8_AND)
    10: i_380/O[2] (CARRY4)
    11: i_380/S[2] (CARRY4)
    12: i_102/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_102"
Found timing loop:
     0: i_92/O (GATE_2_14_OR)
     1: i_92/I0 (GATE_2_14_OR)
     2: i_91/O (GATE_2_8_AND)
     3: i_91/I1 (GATE_2_8_AND)
     4: i_90/O (GATE_2_14_OR)
     5: i_90/I0 (GATE_2_14_OR)
     6: i_89/O (GATE_2_14_OR)
     7: i_89/I1 (GATE_2_14_OR)
     8: i_87/O (GATE_2_8_AND)
     9: i_87/I1 (GATE_2_8_AND)
    10: i_380/O[3] (CARRY4)
    11: i_380/S[3] (CARRY4)
    12: i_92/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_92"
Found timing loop:
     0: i_72/O (GATE_2_14_OR)
     1: i_72/I0 (GATE_2_14_OR)
     2: i_71/O (GATE_2_8_AND)
     3: i_71/I1 (GATE_2_8_AND)
     4: i_70/O (GATE_2_14_OR)
     5: i_70/I1 (GATE_2_14_OR)
     6: i_68/O (GATE_2_8_AND)
     7: i_68/I1 (GATE_2_8_AND)
     8: i_381/O[1] (CARRY4)
     9: i_381/S[1] (CARRY4)
    10: i_72/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I0 -to O i_72"
Found timing loop:
     0: i_62/O (GATE_2_14_OR)
     1: i_62/I1 (GATE_2_14_OR)
     2: i_60/O (GATE_2_8_AND)
     3: i_60/I1 (GATE_2_8_AND)
     4: i_381/O[2] (CARRY4)
     5: i_381/S[2] (CARRY4)
     6: i_64/O (GATE_2_14_OR)
     7: i_64/I0 (GATE_2_14_OR)
     8: i_63/O (GATE_2_8_AND)
     9: i_63/I1 (GATE_2_8_AND)
    10: i_62/O (GATE_2_14_OR)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I1 -to O i_62"
Found timing loop:
     0: i_54/O (GATE_2_8_AND)
     1: i_54/I1 (GATE_2_8_AND)
     2: i_381/O[3] (CARRY4)
     3: i_381/S[3] (CARRY4)
     4: i_56/O (GATE_2_14_OR)
     5: i_56/I0 (GATE_2_14_OR)
     6: i_55/O (GATE_2_8_AND)
     7: i_55/I1 (GATE_2_8_AND)
     8: i_54/O (GATE_2_8_AND)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I1 -to O i_54"
Found timing loop:
     0: i_48/O (GATE_2_8_AND)
     1: i_48/I1 (GATE_2_8_AND)
     2: i_382/O[0] (CARRY4)
     3: i_382/S[0] (CARRY4)
     4: i_50/O (GATE_2_14_OR)
     5: i_50/I0 (GATE_2_14_OR)
     6: i_49/O (GATE_2_8_AND)
     7: i_49/I1 (GATE_2_8_AND)
     8: i_48/O (GATE_2_8_AND)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I1 -to O i_48"
Found timing loop:
     0: i_42/O (GATE_2_8_AND)
     1: i_42/I1 (GATE_2_8_AND)
     2: i_382/O[1] (CARRY4)
     3: i_382/S[1] (CARRY4)
     4: i_44/O (GATE_2_14_OR)
     5: i_44/I0 (GATE_2_14_OR)
     6: i_43/O (GATE_2_8_AND)
     7: i_43/I1 (GATE_2_8_AND)
     8: i_42/O (GATE_2_8_AND)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I1 -to O i_42"
Found timing loop:
     0: i_36/O (GATE_2_8_AND)
     1: i_36/I1 (GATE_2_8_AND)
     2: i_382/O[2] (CARRY4)
     3: i_382/S[2] (CARRY4)
     4: i_38/O (GATE_2_14_OR)
     5: i_38/I0 (GATE_2_14_OR)
     6: i_37/O (GATE_2_8_AND)
     7: i_37/I1 (GATE_2_8_AND)
     8: i_36/O (GATE_2_8_AND)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/minisys.v:4]
Inferred a: "set_disable_timing -from I1 -to O i_36"
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_32' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_32' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_32' with timing assertions on output pin 'O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 845.328 ; gain = 603.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ifetc_u/instmem  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 845.328 ; gain = 603.043
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[0] with 1st driver pin 'i_11_2022/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[0] with 2nd driver pin 'dmemory_u/ram/douta[0]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[31] with 1st driver pin 'i_11_1991/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[31] with 2nd driver pin 'dmemory_u/ram/douta[31]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[30] with 1st driver pin 'i_11_1992/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[30] with 2nd driver pin 'dmemory_u/ram/douta[30]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[29] with 1st driver pin 'i_11_1993/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[29] with 2nd driver pin 'dmemory_u/ram/douta[29]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[28] with 1st driver pin 'i_11_1994/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[28] with 2nd driver pin 'dmemory_u/ram/douta[28]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[27] with 1st driver pin 'i_11_1995/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[27] with 2nd driver pin 'dmemory_u/ram/douta[27]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[26] with 1st driver pin 'i_11_1996/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[26] with 2nd driver pin 'dmemory_u/ram/douta[26]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[25] with 1st driver pin 'i_11_1997/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[25] with 2nd driver pin 'dmemory_u/ram/douta[25]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[24] with 1st driver pin 'i_11_1998/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[24] with 2nd driver pin 'dmemory_u/ram/douta[24]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[22] with 1st driver pin 'i_11_2000/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[22] with 2nd driver pin 'dmemory_u/ram/douta[22]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[20] with 1st driver pin 'i_11_2002/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[20] with 2nd driver pin 'dmemory_u/ram/douta[20]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[18] with 1st driver pin 'i_11_2004/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[18] with 2nd driver pin 'dmemory_u/ram/douta[18]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[17] with 1st driver pin 'i_11_2005/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[17] with 2nd driver pin 'dmemory_u/ram/douta[17]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[16] with 1st driver pin 'i_11_2006/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[16] with 2nd driver pin 'dmemory_u/ram/douta[16]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[15] with 1st driver pin 'i_11_2007/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[15] with 2nd driver pin 'dmemory_u/ram/douta[15]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[14] with 1st driver pin 'i_11_2008/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[14] with 2nd driver pin 'dmemory_u/ram/douta[14]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[13] with 1st driver pin 'i_11_2009/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[13] with 2nd driver pin 'dmemory_u/ram/douta[13]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[12] with 1st driver pin 'i_11_2010/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[12] with 2nd driver pin 'dmemory_u/ram/douta[12]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[11] with 1st driver pin 'i_11_2011/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[11] with 2nd driver pin 'dmemory_u/ram/douta[11]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[10] with 1st driver pin 'i_11_2012/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[10] with 2nd driver pin 'dmemory_u/ram/douta[10]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[9] with 1st driver pin 'i_11_2013/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[9] with 2nd driver pin 'dmemory_u/ram/douta[9]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[8] with 1st driver pin 'i_11_2014/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[8] with 2nd driver pin 'dmemory_u/ram/douta[8]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[7] with 1st driver pin 'i_11_2015/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[7] with 2nd driver pin 'dmemory_u/ram/douta[7]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[6] with 1st driver pin 'i_11_2016/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[6] with 2nd driver pin 'dmemory_u/ram/douta[6]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[5] with 1st driver pin 'i_11_2017/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[5] with 2nd driver pin 'dmemory_u/ram/douta[5]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[4] with 1st driver pin 'i_11_2018/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[4] with 2nd driver pin 'dmemory_u/ram/douta[4]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[3] with 1st driver pin 'i_11_2019/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[3] with 2nd driver pin 'dmemory_u/ram/douta[3]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[2] with 1st driver pin 'i_11_2020/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[2] with 2nd driver pin 'dmemory_u/ram/douta[2]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[1] with 1st driver pin 'i_11_2021/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[1] with 2nd driver pin 'dmemory_u/ram/douta[1]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[23] with 1st driver pin 'i_11_1999/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[23] with 2nd driver pin 'dmemory_u/ram/douta[23]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[21] with 1st driver pin 'i_11_2001/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[21] with 2nd driver pin 'dmemory_u/ram/douta[21]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[19] with 1st driver pin 'i_11_2003/O' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/memorio.v:24]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Read_data[19] with 2nd driver pin 'dmemory_u/ram/douta[19]' [C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/new/dmemory32.v:17]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       32|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 845.328 ; gain = 603.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 845.328 ; gain = 603.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 845.328 ; gain = 603.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 845.328 ; gain = 603.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 845.328 ; gain = 603.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clock         |         1|
|2     |RAM           |         1|
|3     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |RAM    |     1|
|2     |clock  |     1|
|3     |prgrom |     1|
|4     |BUFG   |    12|
|5     |CARRY4 |    56|
|6     |LUT1   |     6|
|7     |LUT2   |   260|
|8     |LUT3   |   210|
|9     |LUT4   |   177|
|10    |LUT5   |   255|
|11    |LUT6   |  1261|
|12    |MUXF7  |   274|
|13    |MUXF8  |    34|
|14    |FDCE   |    40|
|15    |LD     |    32|
|16    |LDC    |   960|
|17    |LDP    |    80|
|18    |IBUF   |    25|
|19    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+------------+----------+------+
|      |Instance    |Module    |Cells |
+------+------------+----------+------+
|1     |top         |          |  3771|
|2     |  dmemory_u |dmemory32 |    33|
|3     |  idecode_u |Idecode32 |  2285|
|4     |  ifetc_u   |Ifetc32   |  1332|
|5     |  ioread_u  |ioread    |    16|
|6     |  leds_u    |leds      |    26|
|7     |  switchs_u |switchs   |    16|
+------+------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 845.328 ; gain = 603.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 128 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 845.328 ; gain = 246.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 845.328 ; gain = 603.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1461 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1072 instances were transformed.
  LD => LDCE: 32 instances
  LDC => LDCE: 960 instances
  LDP => LDPE: 80 instances

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 109 Warnings, 128 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 845.328 ; gain = 614.516
INFO: [Common 17-1381] The checkpoint 'C:/Users/Enderaoe/Vivado/minisys/minisys.runs/synth_1/minisys.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file minisys_utilization_synth.rpt -pb minisys_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 845.328 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 31 04:03:19 2019...
