<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3427' type='unsigned int llvm::TargetLowering::computeNumSignBitsForTargetInstr(llvm::GISelKnownBits &amp; Analysis, llvm::Register R, const llvm::APInt &amp; DemandedElts, const llvm::MachineRegisterInfo &amp; MRI, unsigned int Depth = 0) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3423'>/// This method can be implemented by targets that want to expose additional
  /// information about sign bits to GlobalISel combiners. The DemandedElts
  /// argument allows us to only collect the minimum sign bits that are shared
  /// by the requested vector elements.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp' l='572' u='c' c='_ZN4llvm14GISelKnownBits18computeNumSignBitsENS_8RegisterERKNS_5APIntEj'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='2966' ll='2970' type='unsigned int llvm::TargetLowering::computeNumSignBitsForTargetInstr(llvm::GISelKnownBits &amp; Analysis, llvm::Register R, const llvm::APInt &amp; DemandedElts, const llvm::MachineRegisterInfo &amp; MRI, unsigned int Depth = 0) const'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4583' c='_ZNK4llvm20AMDGPUTargetLowering32computeNumSignBitsForTargetInstrERNS_14GISelKnownBitsENS_8RegisterERKNS_5APIntERKNS_19MachineRegisterInfoEj'/>
