[2025-09-17 21:10:00] START suite=gap trace=bc-0
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-0.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 4586031 heartbeat IPC: 2.181 cumulative IPC: 2.181 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 6980995 heartbeat IPC: 4.175 cumulative IPC: 2.865 (Simulation time: 00 hr 01 min 34 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6980995 cumulative IPC: 2.865 (Simulation time: 00 hr 01 min 34 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6980995 cumulative IPC: 2.865 (Simulation time: 00 hr 01 min 34 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 51296109 heartbeat IPC: 0.2257 cumulative IPC: 0.2257 (Simulation time: 00 hr 05 min 15 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 95964533 heartbeat IPC: 0.2239 cumulative IPC: 0.2248 (Simulation time: 00 hr 09 min 22 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 140751378 heartbeat IPC: 0.2233 cumulative IPC: 0.2243 (Simulation time: 00 hr 13 min 24 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 185625106 heartbeat IPC: 0.2228 cumulative IPC: 0.2239 (Simulation time: 00 hr 17 min 18 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 230793898 heartbeat IPC: 0.2214 cumulative IPC: 0.2234 (Simulation time: 00 hr 21 min 01 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 275626148 heartbeat IPC: 0.2231 cumulative IPC: 0.2233 (Simulation time: 00 hr 25 min 02 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 320779181 heartbeat IPC: 0.2215 cumulative IPC: 0.2231 (Simulation time: 00 hr 29 min 06 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 365473090 heartbeat IPC: 0.2237 cumulative IPC: 0.2232 (Simulation time: 00 hr 32 min 58 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 410053765 heartbeat IPC: 0.2243 cumulative IPC: 0.2233 (Simulation time: 00 hr 36 min 58 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 447394264 cumulative IPC: 0.2235 (Simulation time: 00 hr 40 min 48 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 447394264 cumulative IPC: 0.2235 (Simulation time: 00 hr 40 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-0.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.2235 instructions: 100000000 cycles: 447394264
CPU 0 Branch Prediction Accuracy: 84.93% MPKI: 28.68 Average ROB Occupancy at Mispredict: 27.01
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 28.68
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 862
LQ_STALL: 0
SQ_STALL: 479784


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 62
REPLAY_LOAD: 71
NON_REPLAY_LOAD: 29.833334

== Total ==
ADDR_TRANS: 186
REPLAY_LOAD: 497
NON_REPLAY_LOAD: 179

== Counts ==
ADDR_TRANS: 3
REPLAY_LOAD: 7
NON_REPLAY_LOAD: 6

cpu0->cpu0_STLB TOTAL        ACCESS:    3206694 HIT:    1782115 MISS:    1424579 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    3206694 HIT:    1782115 MISS:    1424579 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 97.79 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   15142274 HIT:    4539979 MISS:   10602295 MSHR_MERGE:     527105
cpu0->cpu0_L2C LOAD         ACCESS:    8341822 HIT:    1080338 MISS:    7261484 MSHR_MERGE:      17950
cpu0->cpu0_L2C RFO          ACCESS:      37009 HIT:       6212 MISS:      30797 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    2348076 HIT:     603358 MISS:    1744718 MSHR_MERGE:     509155
cpu0->cpu0_L2C WRITE        ACCESS:    2478764 HIT:    2478608 MISS:        156 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    1936603 HIT:     371463 MISS:    1565140 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1770104 ISSUED:    1770104 USEFUL:     422256 USELESS:     320021
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 88.58 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:     187092 HIT:     187092 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:     187092 HIT:     187092 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   34187295 HIT:   22485194 MISS:   11702101 MSHR_MERGE:     808655
cpu0->cpu0_L1D LOAD         ACCESS:   25558019 HIT:   16659557 MISS:    8898462 MSHR_MERGE:     556642
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     773611 HIT:      82417 MISS:     691194 MSHR_MERGE:     113182
cpu0->cpu0_L1D WRITE        ACCESS:    5013104 HIT:    4929769 MISS:      83335 MSHR_MERGE:      46323
cpu0->cpu0_L1D TRANSLATION  ACCESS:    2842561 HIT:     813451 MISS:    2029110 MSHR_MERGE:      92508
cpu0->cpu0_L1D PREFETCH REQUESTED:     951601 ISSUED:     773611 USEFUL:     152288 USELESS:     403776
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 86.64 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     171824 HIT:     171824 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:     171824 HIT:     171824 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   30487282 HIT:   26237670 MISS:    4249612 MSHR_MERGE:    1042918
cpu0->cpu0_DTLB LOAD         ACCESS:   30487282 HIT:   26237670 MISS:    4249612 MSHR_MERGE:    1042918
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 47.38 cycles
cpu0->LLC TOTAL        ACCESS:   12505706 HIT:    6235251 MISS:    6270455 MSHR_MERGE:       9619
cpu0->LLC LOAD         ACCESS:    7243534 HIT:    2471392 MISS:    4772142 MSHR_MERGE:       1800
cpu0->LLC RFO          ACCESS:      30797 HIT:        942 MISS:      29855 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    1235563 HIT:     144862 MISS:    1090701 MSHR_MERGE:       7819
cpu0->LLC WRITE        ACCESS:    2430672 HIT:    2430520 MISS:        152 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    1565140 HIT:    1187535 MISS:     377605 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     127973
  ROW_BUFFER_MISS:    6132489
  AVG DBUS CONGESTED CYCLE: 6.713
Channel 0 WQ ROW_BUFFER_HIT:     616656
  ROW_BUFFER_MISS:    1494605
  FULL:          0
Channel 0 REFRESHES ISSUED:      37283

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        19243       424186       909062      1402698
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          149       195868       808272       620942
  STLB miss resolved @ L2C                0          290        39933       120930       243926
  STLB miss resolved @ LLC                0          739        94301       434891       712874
  STLB miss resolved @ MEM                0          242        95681       265931       264178

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 21:50:49] END   suite=gap trace=bc-0 (rc=0)
