0.7
2020.2
Jun 14 2024
10:04:17
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/ALU.v,1725637077,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/ALU_Decoder.v,,ALU,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/ALU_Decoder.v,1725637077,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Control_Unit_Top.v,,ALU_Decoder,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Control_Unit_Top.v,1725637077,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Data_Memory.v,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/ALU_Decoder.v;E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Main_Decoder.v,Control_Unit_Top,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Data_Memory.v,1725637077,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Decode_Cyle.v,,Data_Memory,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Decode_Cyle.v,1725637077,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Execute_Cycle.v,,decode_cycle,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Execute_Cycle.v,1725637077,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Fetch_Cycle.v,,execute_cycle,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Fetch_Cycle.v,1725637077,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Hazard_unit.v,,fetch_cycle,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Hazard_unit.v,1725637077,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Instruction_Memory.v,,hazard_unit,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Instruction_Memory.v,1735638568,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Main_Decoder.v,,Instruction_Memory,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Main_Decoder.v,1725637077,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Memory_Cycle.v,,Main_Decoder,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Memory_Cycle.v,1725637077,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Mux.v,,memory_cycle,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Mux.v,1725637077,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/PC.v,,Mux;Mux_3_by_1,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/PC.v,1725637077,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/PC_Adder.v,,PC_Module,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/PC_Adder.v,1725637077,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Pipeline_Top.v,,PC_Adder,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Pipeline_Top.v,1735639305,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Register_File.v,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Fetch_Cycle.v;E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Decode_Cyle.v;E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Execute_Cycle.v;E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Memory_Cycle.v;E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Writeback_Cycle.v;E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/PC.v;E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/PC_Adder.v;E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Mux.v;E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Instruction_Memory.v;E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Control_Unit_Top.v;E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Register_File.v;E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Sign_Extend.v;E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/ALU.v;E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Data_Memory.v;E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Hazard_unit.v,Pipeline_top,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Register_File.v,1725637077,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Sign_Extend.v,,Register_File,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Sign_Extend.v,1725637077,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Writeback_Cycle.v,,Sign_Extend,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/Writeback_Cycle.v,1725637077,verilog,,E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/pipeline_tb.v,,writeback_cycle,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISC-V-32I-5-stage-Pipeline-Core-main/RISC-V-32I-5-stage-Pipeline-Core-main/src/pipeline_tb.v,1735638188,verilog,,,,tb,,,,,,,,
E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/downloaded_repo/riscv_pipelined/riscv_pipelined.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
