Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ground_segment_tb_behav xil_defaultlib.ground_segment_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/kumar/reciever_side_project_4/reciever_side_project_4.srcs/sources_1/new/ground_segment.v" Line 1. Module ground_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kumar/reciever_side_project_4/reciever_side_project_4.srcs/sources_1/new/ccsds_telecommand_encoder.v" Line 1. Module ccsds_telecommand_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kumar/reciever_side_project_4/reciever_side_project_4.srcs/sources_1/new/telecommand_subcarrier_modulator.v" Line 1. Module telecommand_subcarrier_modulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kumar/reciever_side_project_4/reciever_side_project_4.srcs/sources_1/new/rf_transmitter_telecommand.v" Line 1. Module rf_transmitter_telecommand doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kumar/reciever_side_project_4/reciever_side_project_4.srcs/sources_1/new/rf_receiver_telemetry.v" Line 1. Module rf_receiver_telemetry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kumar/reciever_side_project_4/reciever_side_project_4.srcs/sources_1/new/telemetry_subcarrier_demodulator.v" Line 1. Module telemetry_subcarrier_demodulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kumar/reciever_side_project_4/reciever_side_project_4.srcs/sources_1/new/ccsds_telemetry_decoder.v" Line 1. Module ccsds_telemetry_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kumar/reciever_side_project_4/reciever_side_project_4.srcs/sources_1/new/ground_segment.v" Line 1. Module ground_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kumar/reciever_side_project_4/reciever_side_project_4.srcs/sources_1/new/ccsds_telecommand_encoder.v" Line 1. Module ccsds_telecommand_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kumar/reciever_side_project_4/reciever_side_project_4.srcs/sources_1/new/telecommand_subcarrier_modulator.v" Line 1. Module telecommand_subcarrier_modulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kumar/reciever_side_project_4/reciever_side_project_4.srcs/sources_1/new/rf_transmitter_telecommand.v" Line 1. Module rf_transmitter_telecommand doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kumar/reciever_side_project_4/reciever_side_project_4.srcs/sources_1/new/rf_receiver_telemetry.v" Line 1. Module rf_receiver_telemetry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kumar/reciever_side_project_4/reciever_side_project_4.srcs/sources_1/new/telemetry_subcarrier_demodulator.v" Line 1. Module telemetry_subcarrier_demodulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/kumar/reciever_side_project_4/reciever_side_project_4.srcs/sources_1/new/ccsds_telemetry_decoder.v" Line 1. Module ccsds_telemetry_decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ccsds_telecommand_encoder
Compiling module xil_defaultlib.telecommand_subcarrier_modulator
Compiling module xil_defaultlib.rf_transmitter_telecommand
Compiling module xil_defaultlib.rf_receiver_telemetry
Compiling module xil_defaultlib.telemetry_subcarrier_demodulator
Compiling module xil_defaultlib.ccsds_telemetry_decoder
Compiling module xil_defaultlib.ground_segment
Compiling module xil_defaultlib.ground_segment_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ground_segment_tb_behav
