[04/13 15:24:56      0s] 
[04/13 15:24:56      0s] Cadence Innovus(TM) Implementation System.
[04/13 15:24:56      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/13 15:24:56      0s] 
[04/13 15:24:56      0s] Version:	v20.12-s088_1, built Fri Nov 6 10:29:19 PST 2020
[04/13 15:24:56      0s] Options:	-overwrite -nowin -init START.tcl -log logs/run.log 
[04/13 15:24:56      0s] Date:		Thu Apr 13 15:24:56 2023
[04/13 15:24:56      0s] Host:		en-ec-ecelinux-01.coecis.cornell.edu (x86_64 w/Linux 3.10.0-1160.76.1.el7.x86_64) (1core*10cpus*Intel(R) Xeon(R) Gold 6252N CPU @ 2.30GHz 36608KB)
[04/13 15:24:56      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/13 15:24:56      0s] 
[04/13 15:24:56      0s] License:
[04/13 15:24:56      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[04/13 15:24:56      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/13 15:25:10     14s] @(#)CDS: Innovus v20.12-s088_1 (64bit) 11/06/2020 10:29 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/13 15:25:10     14s] @(#)CDS: NanoRoute 20.12-s088_1 NR201104-1900/20_12-UB (database version 18.20.530) {superthreading v2.11}
[04/13 15:25:10     14s] @(#)CDS: AAE 20.12-s034 (64bit) 11/06/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/13 15:25:10     14s] @(#)CDS: CTE 20.12-s038_1 () Nov  5 2020 21:44:51 ( )
[04/13 15:25:10     14s] @(#)CDS: SYNTECH 20.12-s015_1 () Oct  9 2020 06:18:19 ( )
[04/13 15:25:10     14s] @(#)CDS: CPE v20.12-s080
[04/13 15:25:10     14s] @(#)CDS: IQuantus/TQuantus 20.1.1-s391 (64bit) Tue Sep 8 11:07:25 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/13 15:25:10     14s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[04/13 15:25:10     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/13 15:25:10     14s] @(#)CDS: RCDB 11.15.0
[04/13 15:25:10     14s] @(#)CDS: STYLUS 20.10-p020_1 (09/24/2020 03:15 PDT)
[04/13 15:25:10     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_60910_en-ec-ecelinux-01.coecis.cornell.edu_ezw2_hU0jJ9.

[04/13 15:25:11     14s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[04/13 15:25:11     14s] 
[04/13 15:25:11     14s] **INFO:  MMMC transition support version v31-84 
[04/13 15:25:11     14s] 
[04/13 15:25:11     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/13 15:25:11     14s] <CMD> suppressMessage ENCEXT-2799
[04/13 15:25:11     14s] Sourcing file "START.tcl" ...
[04/13 15:25:11     14s] <CMD> is_common_ui_mode
[04/13 15:25:11     14s] <CMD> restoreDesign /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat ProcDpathAluWrapper
[04/13 15:25:11     14s] #% Begin load design ... (date=04/13 15:25:11, mem=499.5M)
[04/13 15:25:11     14s] Set Default Input Pin Transition as 0.1 ps.
[04/13 15:25:11     14s] Loading design 'ProcDpathAluWrapper' saved by 'Innovus' '20.12-s088_1' on 'Thu Apr 13 15:24:49 2023'.
[04/13 15:25:11     14s] % Begin Load MMMC data ... (date=04/13 15:25:11, mem=498.5M)
[04/13 15:25:11     14s] % End Load MMMC data ... (date=04/13 15:25:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=498.7M, current mem=498.7M)
[04/13 15:25:11     14s] 
[04/13 15:25:11     14s] Loading LEF file ./inputs/adk/rtk-tech.lef ...
[04/13 15:25:11     14s] 
[04/13 15:25:11     14s] Loading LEF file ./inputs/adk/stdcells.lef ...
[04/13 15:25:11     14s] Set DBUPerIGU to M2 pitch 380.
[04/13 15:25:11     14s] 
[04/13 15:25:11     14s] viaInitial starts at Thu Apr 13 15:25:11 2023
viaInitial ends at Thu Apr 13 15:25:11 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/13 15:25:11     14s] Loading view definition file from /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/viewDefinition.tcl
[04/13 15:25:11     14s] Reading libs_typical timing library '/classes/ece5745/install/adk-pkgs/freepdk-45nm/pkgs/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_typical.lib' ...
[04/13 15:25:12     15s] Read 134 cells in library 'NangateOpenCellLibrary' 
[04/13 15:25:12     15s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:01.0, peak res=566.5M, current mem=516.4M)
[04/13 15:25:12     15s] *** End library_loading (cpu=0.01min, real=0.02min, mem=10.0M, fe_cpu=0.25min, fe_real=0.27min, fe_mem=1077.3M) ***
[04/13 15:25:12     15s] % Begin Load netlist data ... (date=04/13 15:25:12, mem=516.4M)
[04/13 15:25:12     15s] *** Begin netlist parsing (mem=1077.3M) ***
[04/13 15:25:12     15s] Created 134 new cells from 1 timing libraries.
[04/13 15:25:12     15s] Reading netlist ...
[04/13 15:25:12     15s] Backslashed names will retain backslash and a trailing blank character.
[04/13 15:25:12     15s] Reading verilogBinary netlist '/home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.v.bin'
[04/13 15:25:12     15s] Reading binary database version 2 in 1-threaded mode
[04/13 15:25:12     15s] 
[04/13 15:25:12     15s] *** Memory Usage v#1 (Current mem = 1085.359M, initial mem = 397.527M) ***
[04/13 15:25:12     15s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1085.4M) ***
[04/13 15:25:12     15s] % End Load netlist data ... (date=04/13 15:25:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=520.6M, current mem=520.6M)
[04/13 15:25:12     15s] Set top cell to ProcDpathAluWrapper.
[04/13 15:25:12     15s] Hooked 134 DB cells to tlib cells.
[04/13 15:25:12     15s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=524.4M, current mem=524.4M)
[04/13 15:25:12     15s] Starting recursive module instantiation check.
[04/13 15:25:12     15s] No recursion found.
[04/13 15:25:12     15s] Building hierarchical netlist for Cell ProcDpathAluWrapper ...
[04/13 15:25:12     15s] *** Netlist is unique.
[04/13 15:25:12     15s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[04/13 15:25:12     15s] ** info: there are 157 modules.
[04/13 15:25:12     15s] ** info: there are 1625 stdCell insts.
[04/13 15:25:12     15s] 
[04/13 15:25:12     15s] *** Memory Usage v#1 (Current mem = 1094.773M, initial mem = 397.527M) ***
[04/13 15:25:12     15s] *info: set bottom ioPad orient R0
[04/13 15:25:12     15s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/13 15:25:12     15s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/13 15:25:12     15s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/13 15:25:12     15s] Set Default Net Delay as 1000 ps.
[04/13 15:25:12     15s] Set Default Net Load as 0.5 pF. 
[04/13 15:25:12     15s] Set Default Input Pin Transition as 0.1 ps.
[04/13 15:25:12     15s] Loading preference file /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[04/13 15:25:12     15s] ##  Process: 45            (User Set)               
[04/13 15:25:12     15s] ##     Node: (not set)                           
[04/13 15:25:12     15s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/13 15:25:12     15s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/13 15:25:12     15s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/13 15:25:12     15s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/13 15:25:12     15s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/13 15:25:12     15s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[04/13 15:25:12     15s] **WARN: (IMPOPT-3602):	The specified path group name Reg2Reg is not defined.
[04/13 15:25:12     15s] Type 'man IMPOPT-3602' for more detail.
[04/13 15:25:12     15s] Effort level <high> specified for Reg2Reg path_group
[04/13 15:25:12     15s] **WARN: (IMPOPT-3602):	The specified path group name Reg2Out is not defined.
[04/13 15:25:12     15s] Type 'man IMPOPT-3602' for more detail.
[04/13 15:25:12     15s] Effort level <low> specified for Reg2Out path_group
[04/13 15:25:12     15s] **WARN: (IMPOPT-3602):	The specified path group name Reg2ClkGate is not defined.
[04/13 15:25:12     15s] Type 'man IMPOPT-3602' for more detail.
[04/13 15:25:12     15s] Effort level <low> specified for Reg2ClkGate path_group
[04/13 15:25:12     15s] **WARN: (IMPOPT-3602):	The specified path group name In2Reg is not defined.
[04/13 15:25:12     15s] Type 'man IMPOPT-3602' for more detail.
[04/13 15:25:12     15s] Effort level <low> specified for In2Reg path_group
[04/13 15:25:12     15s] **WARN: (IMPOPT-3602):	The specified path group name In2Out is not defined.
[04/13 15:25:12     15s] Type 'man IMPOPT-3602' for more detail.
[04/13 15:25:12     15s] Effort level <low> specified for In2Out path_group
[04/13 15:25:12     15s] Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
[04/13 15:25:12     15s] Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
[04/13 15:25:12     15s] Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
[04/13 15:25:12     15s] Extraction setup Delayed 
[04/13 15:25:12     15s] *Info: initialize multi-corner CTS.
[04/13 15:25:12     15s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=733.4M, current mem=536.8M)
[04/13 15:25:12     15s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/13 15:25:12     15s] Creating Cell Server ...(0, 1, 1, 1)
[04/13 15:25:12     15s] Summary for sequential cells identification: 
[04/13 15:25:12     15s]   Identified SBFF number: 16
[04/13 15:25:12     15s]   Identified MBFF number: 0
[04/13 15:25:12     15s]   Identified SB Latch number: 0
[04/13 15:25:12     15s]   Identified MB Latch number: 0
[04/13 15:25:12     15s]   Not identified SBFF number: 0
[04/13 15:25:12     15s]   Not identified MBFF number: 0
[04/13 15:25:12     15s]   Not identified SB Latch number: 0
[04/13 15:25:12     15s]   Not identified MB Latch number: 0
[04/13 15:25:12     15s]   Number of sequential cells which are not FFs: 13
[04/13 15:25:12     15s] Total number of combinational cells: 99
[04/13 15:25:12     15s] Total number of sequential cells: 29
[04/13 15:25:12     15s] Total number of tristate cells: 6
[04/13 15:25:12     15s] Total number of level shifter cells: 0
[04/13 15:25:12     15s] Total number of power gating cells: 0
[04/13 15:25:12     15s] Total number of isolation cells: 0
[04/13 15:25:12     15s] Total number of power switch cells: 0
[04/13 15:25:12     15s] Total number of pulse generator cells: 0
[04/13 15:25:12     15s] Total number of always on buffers: 0
[04/13 15:25:12     15s] Total number of retention cells: 0
[04/13 15:25:12     15s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[04/13 15:25:12     15s] Total number of usable buffers: 9
[04/13 15:25:12     15s] List of unusable buffers:
[04/13 15:25:12     15s] Total number of unusable buffers: 0
[04/13 15:25:12     15s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[04/13 15:25:12     15s] Total number of usable inverters: 6
[04/13 15:25:12     15s] List of unusable inverters:
[04/13 15:25:12     15s] Total number of unusable inverters: 0
[04/13 15:25:12     15s] List of identified usable delay cells:
[04/13 15:25:12     15s] Total number of identified usable delay cells: 0
[04/13 15:25:12     15s] List of identified unusable delay cells:
[04/13 15:25:12     15s] Total number of identified unusable delay cells: 0
[04/13 15:25:12     15s] Creating Cell Server, finished. 
[04/13 15:25:12     15s] 
[04/13 15:25:12     15s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[04/13 15:25:12     15s] Deleting Cell Server ...
[04/13 15:25:12     15s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=740.2M, current mem=740.2M)
[04/13 15:25:12     15s] Creating Cell Server ...(0, 0, 0, 0)
[04/13 15:25:12     15s] Summary for sequential cells identification: 
[04/13 15:25:12     15s]   Identified SBFF number: 16
[04/13 15:25:12     15s]   Identified MBFF number: 0
[04/13 15:25:12     15s]   Identified SB Latch number: 0
[04/13 15:25:12     15s]   Identified MB Latch number: 0
[04/13 15:25:12     15s]   Not identified SBFF number: 0
[04/13 15:25:12     15s]   Not identified MBFF number: 0
[04/13 15:25:12     15s]   Not identified SB Latch number: 0
[04/13 15:25:12     15s]   Not identified MB Latch number: 0
[04/13 15:25:12     15s]   Number of sequential cells which are not FFs: 13
[04/13 15:25:12     15s]  Visiting view : analysis_default
[04/13 15:25:12     15s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[04/13 15:25:12     15s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[04/13 15:25:12     15s]  Visiting view : analysis_default
[04/13 15:25:12     15s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[04/13 15:25:12     15s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[04/13 15:25:12     15s]  Setting StdDelay to 10.10
[04/13 15:25:12     15s] Creating Cell Server, finished. 
[04/13 15:25:12     15s] 
[04/13 15:25:13     16s] Reading floorplan file - /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.fp.gz (mem = 1301.9M).
[04/13 15:25:13     16s] % Begin Load floorplan data ... (date=04/13 15:25:13, mem=739.6M)
[04/13 15:25:13     16s] *info: reset 1806 existing net BottomPreferredLayer and AvoidDetour
[04/13 15:25:13     16s] Deleting old partition specification.
[04/13 15:25:13     16s] Set FPlanBox to (0 0 262960 262080)
[04/13 15:25:13     16s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/13 15:25:13     16s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/13 15:25:13     16s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/13 15:25:13     16s]  ... processed partition successfully.
[04/13 15:25:13     16s] Reading binary special route file /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.fp.spr.gz (Created by Innovus v20.12-s088_1 on Thu Apr 13 15:24:47 2023, version: 1)
[04/13 15:25:13     16s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=740.3M, current mem=740.3M)
[04/13 15:25:13     16s] Extracting standard cell pins and blockage ...... 
[04/13 15:25:13     16s] Pin and blockage extraction finished
[04/13 15:25:13     16s] % End Load floorplan data ... (date=04/13 15:25:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=741.0M, current mem=741.0M)
[04/13 15:25:13     16s] Reading congestion map file /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.route.congmap.gz ...
[04/13 15:25:13     16s] % Begin Load SymbolTable ... (date=04/13 15:25:13, mem=741.9M)
[04/13 15:25:13     16s] % End Load SymbolTable ... (date=04/13 15:25:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=742.1M, current mem=742.1M)
[04/13 15:25:13     16s] Loading place ...
[04/13 15:25:13     16s] % Begin Load placement data ... (date=04/13 15:25:13, mem=742.1M)
[04/13 15:25:13     16s] Reading placement file - /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.place.gz.
[04/13 15:25:13     16s] ** Reading stdCellPlacement_binary (Created by Innovus v20.12-s088_1 on Thu Apr 13 15:24:48 2023, version# 2) ...
[04/13 15:25:13     16s] Read Views for adaptive view pruning ...
[04/13 15:25:13     16s] Read 0 views from Binary DB for adaptive view pruning
[04/13 15:25:13     16s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1368.9M) ***
[04/13 15:25:13     16s] Total net length = 1.768e+00 (8.840e-01 8.840e-01) (ext = 1.110e-01)
[04/13 15:25:13     16s] % End Load placement data ... (date=04/13 15:25:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=742.3M, current mem=742.2M)
[04/13 15:25:14     16s] Reading PG file /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.pg.gz, version#2, (Created by Innovus v20.12-s088_1 on       Thu Apr 13 15:24:48 2023)
[04/13 15:25:14     16s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1365.9M) ***
[04/13 15:25:14     16s] % Begin Load routing data ... (date=04/13 15:25:14, mem=742.4M)
[04/13 15:25:14     16s] Reading routing file - /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.route.gz.
[04/13 15:25:14     16s] Reading Innovus routing data (Created by Innovus v20.12-s088_1 on Thu Apr 13 15:24:48 2023 Format: 20.1) ...
[04/13 15:25:14     16s] *** Total 1775 nets are successfully restored.
[04/13 15:25:14     16s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1369.9M) ***
[04/13 15:25:14     16s] % End Load routing data ... (date=04/13 15:25:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.5M, current mem=746.5M)
[04/13 15:25:14     16s] Loading Drc markers ...
[04/13 15:25:14     16s] ... 82 markers are loaded ...
[04/13 15:25:14     16s] ... 0 geometry drc markers are loaded ...
[04/13 15:25:14     16s] ... 0 antenna drc markers are loaded ...
[04/13 15:25:14     16s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[04/13 15:25:14     16s] Reading property file /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.prop
[04/13 15:25:14     16s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1310.9M) ***
[04/13 15:25:14     16s] Set Default Input Pin Transition as 0.1 ps.
[04/13 15:25:14     16s] Extraction setup Started 
[04/13 15:25:14     16s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/13 15:25:14     16s] Reading Capacitance Table File ./inputs/adk/rtk-typical.captable ...
[04/13 15:25:14     16s] Cap table was created using Encounter 08.10-p004_1.
[04/13 15:25:14     16s] Process name: master_techFreePDK45.
[04/13 15:25:14     16s] Importing multi-corner RC tables ... 
[04/13 15:25:14     16s] Summary of Active RC-Corners : 
[04/13 15:25:14     16s]  
[04/13 15:25:14     16s]  Analysis View: analysis_default
[04/13 15:25:14     16s]     RC-Corner Name        : typical
[04/13 15:25:14     16s]     RC-Corner Index       : 0
[04/13 15:25:14     16s]     RC-Corner Temperature : 25 Celsius
[04/13 15:25:14     16s]     RC-Corner Cap Table   : './inputs/adk/rtk-typical.captable'
[04/13 15:25:14     16s]     RC-Corner PreRoute Res Factor         : 1
[04/13 15:25:14     16s]     RC-Corner PreRoute Cap Factor         : 1
[04/13 15:25:14     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/13 15:25:14     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/13 15:25:14     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/13 15:25:14     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/13 15:25:14     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/13 15:25:14     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/13 15:25:14     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/13 15:25:14     16s] LayerId::1 widthSet size::4
[04/13 15:25:14     16s] LayerId::2 widthSet size::4
[04/13 15:25:14     16s] LayerId::3 widthSet size::4
[04/13 15:25:14     16s] LayerId::4 widthSet size::4
[04/13 15:25:14     16s] LayerId::5 widthSet size::4
[04/13 15:25:14     16s] LayerId::6 widthSet size::4
[04/13 15:25:14     16s] LayerId::7 widthSet size::4
[04/13 15:25:14     16s] LayerId::8 widthSet size::4
[04/13 15:25:14     16s] LayerId::9 widthSet size::4
[04/13 15:25:14     16s] LayerId::10 widthSet size::3
[04/13 15:25:14     16s] Updating RC grid for preRoute extraction ...
[04/13 15:25:14     16s] Initializing multi-corner capacitance tables ... 
[04/13 15:25:14     16s] Initializing multi-corner resistance tables ...
[04/13 15:25:14     16s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:14     16s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:25:14     16s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[04/13 15:25:14     16s] Start generating vias ..
[04/13 15:25:14     16s] #create default rule from bind_ndr_rule rule=0x7f688c752060 0x7f687428c018
[04/13 15:25:14     16s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[04/13 15:25:14     16s] #Skip building auto via since it is not turned on.
[04/13 15:25:14     16s] Extracting standard cell pins and blockage ...... 
[04/13 15:25:14     16s] Pin and blockage extraction finished
[04/13 15:25:14     16s] Via generation completed.
[04/13 15:25:15     16s] % Begin Load power constraints ... (date=04/13 15:25:15, mem=766.0M)
[04/13 15:25:15     16s] % End Load power constraints ... (date=04/13 15:25:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.1M, current mem=766.1M)
[04/13 15:25:15     16s] % Begin load AAE data ... (date=04/13 15:25:15, mem=806.7M)
[04/13 15:25:15     16s] % End load AAE data ... (date=04/13 15:25:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=806.7M, current mem=806.7M)
[04/13 15:25:15     16s] Deleting Cell Server ...
[04/13 15:25:15     16s] Creating Cell Server ...(0, 1, 1, 1)
[04/13 15:25:15     16s] Summary for sequential cells identification: 
[04/13 15:25:15     16s]   Identified SBFF number: 16
[04/13 15:25:15     16s]   Identified MBFF number: 0
[04/13 15:25:15     16s]   Identified SB Latch number: 0
[04/13 15:25:15     16s]   Identified MB Latch number: 0
[04/13 15:25:15     16s]   Not identified SBFF number: 0
[04/13 15:25:15     16s]   Not identified MBFF number: 0
[04/13 15:25:15     16s]   Not identified SB Latch number: 0
[04/13 15:25:15     16s]   Not identified MB Latch number: 0
[04/13 15:25:15     16s]   Number of sequential cells which are not FFs: 13
[04/13 15:25:15     16s] Total number of combinational cells: 99
[04/13 15:25:15     16s] Total number of sequential cells: 29
[04/13 15:25:15     16s] Total number of tristate cells: 6
[04/13 15:25:15     16s] Total number of level shifter cells: 0
[04/13 15:25:15     16s] Total number of power gating cells: 0
[04/13 15:25:15     16s] Total number of isolation cells: 0
[04/13 15:25:15     16s] Total number of power switch cells: 0
[04/13 15:25:15     16s] Total number of pulse generator cells: 0
[04/13 15:25:15     16s] Total number of always on buffers: 0
[04/13 15:25:15     16s] Total number of retention cells: 0
[04/13 15:25:15     16s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[04/13 15:25:15     16s] Total number of usable buffers: 9
[04/13 15:25:15     16s] List of unusable buffers:
[04/13 15:25:15     16s] Total number of unusable buffers: 0
[04/13 15:25:15     16s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[04/13 15:25:15     16s] Total number of usable inverters: 6
[04/13 15:25:15     16s] List of unusable inverters:
[04/13 15:25:15     16s] Total number of unusable inverters: 0
[04/13 15:25:15     16s] List of identified usable delay cells:
[04/13 15:25:15     16s] Total number of identified usable delay cells: 0
[04/13 15:25:15     16s] List of identified unusable delay cells:
[04/13 15:25:15     16s] Total number of identified unusable delay cells: 0
[04/13 15:25:15     16s] Creating Cell Server, finished. 
[04/13 15:25:15     16s] 
[04/13 15:25:15     16s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[04/13 15:25:15     16s] Deleting Cell Server ...
[04/13 15:25:15     16s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.12-s088_1. They will be removed in the next release. 
[04/13 15:25:15     16s] timing_enable_default_delay_arc
[04/13 15:25:15     16s] #% End load design ... (date=04/13 15:25:15, total cpu=0:00:02.3, real=0:00:04.0, peak res=837.2M, current mem=806.7M)
[04/13 15:25:15     16s] 
[04/13 15:25:15     16s] *** Summary of all messages that are not suppressed in this session:
[04/13 15:25:15     16s] Severity  ID               Count  Summary                                  
[04/13 15:25:15     16s] WARNING   IMPOPT-3602          5  The specified path group name %s is not ...
[04/13 15:25:15     16s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[04/13 15:25:15     16s] *** Message Summary: 6 warning(s), 0 error(s)
[04/13 15:25:15     16s] 
[04/13 15:25:15     16s] ### Start verbose source output (echo mode) for 'scripts/main.tcl' ...
[04/13 15:25:15     16s] # source ./scripts/always_source.tcl
# report_ports
<CMD> report_ports
[04/13 15:25:15     17s] AAE DB initialization (MEM=1462.43 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/13 15:25:15     17s] #################################################################################
[04/13 15:25:15     17s] # Design Stage: PreRoute
[04/13 15:25:15     17s] # Design Name: ProcDpathAluWrapper
[04/13 15:25:15     17s] # Design Mode: 45nm
[04/13 15:25:15     17s] # Analysis Mode: MMMC OCV 
[04/13 15:25:15     17s] # Parasitics Mode: No SPEF/RCDB 
[04/13 15:25:15     17s] # Signoff Settings: SI On 
[04/13 15:25:15     17s] #################################################################################
[04/13 15:25:15     17s] Calculate early delays in OCV mode...
[04/13 15:25:15     17s] Calculate late delays in OCV mode...
[04/13 15:25:15     17s] Topological Sorting (REAL = 0:00:00.0, MEM = 1479.2M, InitMEM = 1479.2M)
[04/13 15:25:15     17s] Start delay calculation (fullDC) (1 T). (MEM=1479.24)
[04/13 15:25:15     17s] Start AAE Lib Loading. (MEM=1498.96)
[04/13 15:25:15     17s] End AAE Lib Loading. (MEM=1508.5 CPU=0:00:00.0 Real=0:00:00.0)
[04/13 15:25:15     17s] End AAE Lib Interpolated Model. (MEM=1508.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:15     17s] First Iteration Infinite Tw... 
[04/13 15:25:16     17s] Total number of fetched objects 1842
[04/13 15:25:16     17s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:16     17s] End delay calculation. (MEM=1535.58 CPU=0:00:00.2 REAL=0:00:01.0)
[04/13 15:25:16     17s] End delay calculation (fullDC). (MEM=1508.5 CPU=0:00:00.3 REAL=0:00:01.0)
[04/13 15:25:16     17s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1508.5M) ***
[04/13 15:25:16     17s] # timeDesign -preplace -prefix preplace -outDir ./reports/timing
<CMD> timeDesign -preplace -prefix preplace -outDir ./reports/timing
[04/13 15:25:16     17s] Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
[04/13 15:25:16     17s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:17.7/0:00:19.0 (0.9), mem = 1490.8M
[04/13 15:25:16     17s] 
[04/13 15:25:16     17s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -powerEffort high', as set by setDesignMode
[04/13 15:25:16     17s] **WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
[04/13 15:25:16     17s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/13 15:25:16     17s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/13 15:25:16     17s] Set Using Default Delay Limit as 101.
[04/13 15:25:16     17s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/13 15:25:16     17s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[04/13 15:25:16     17s] Set Default Net Delay as 0 ps.
[04/13 15:25:16     17s] Set Default Net Load as 0 pF. 
[04/13 15:25:16     17s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1383.8M
[04/13 15:25:16     17s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1383.8M
[04/13 15:25:16     17s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1383.8M
[04/13 15:25:16     17s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.006, MEM:1383.8M
[04/13 15:25:16     17s] Use non-trimmed site array because memory saving is not enough.
[04/13 15:25:16     17s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1383.9M
[04/13 15:25:16     17s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1383.9M
[04/13 15:25:16     17s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.012, MEM:1383.9M
[04/13 15:25:16     17s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.012, MEM:1383.9M
[04/13 15:25:16     17s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1383.9M
[04/13 15:25:16     17s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1383.9M
[04/13 15:25:16     17s] Starting delay calculation for Setup views
[04/13 15:25:16     17s] AAE DB initialization (MEM=1400.94 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/13 15:25:16     17s] #################################################################################
[04/13 15:25:16     17s] # Design Stage: PreRoute
[04/13 15:25:16     17s] # Design Name: ProcDpathAluWrapper
[04/13 15:25:16     17s] # Design Mode: 45nm
[04/13 15:25:16     17s] # Analysis Mode: MMMC OCV 
[04/13 15:25:16     17s] # Parasitics Mode: No SPEF/RCDB 
[04/13 15:25:16     17s] # Signoff Settings: SI Off 
[04/13 15:25:16     17s] #################################################################################
[04/13 15:25:16     17s] Calculate early delays in OCV mode...
[04/13 15:25:16     17s] Calculate late delays in OCV mode...
[04/13 15:25:16     17s] Topological Sorting (REAL = 0:00:00.0, MEM = 1410.2M, InitMEM = 1410.2M)
[04/13 15:25:16     17s] Start delay calculation (fullDC) (1 T). (MEM=1410.22)
[04/13 15:25:16     18s] Start AAE Lib Loading. (MEM=1429.95)
[04/13 15:25:16     18s] End AAE Lib Loading. (MEM=1439.49 CPU=0:00:00.0 Real=0:00:00.0)
[04/13 15:25:16     18s] End AAE Lib Interpolated Model. (MEM=1439.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:16     18s] First Iteration Infinite Tw... 
[04/13 15:25:16     18s] Total number of fetched objects 1842
[04/13 15:25:16     18s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:16     18s] End delay calculation. (MEM=1504.72 CPU=0:00:00.3 REAL=0:00:00.0)
[04/13 15:25:16     18s] End delay calculation (fullDC). (MEM=1477.64 CPU=0:00:00.4 REAL=0:00:00.0)
[04/13 15:25:16     18s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1477.6M) ***
[04/13 15:25:16     18s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:18.4 mem=1477.6M)
[04/13 15:25:17     18s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.904  |  0.000  |  2.647  |  2.738  |   N/A   |  0.904  |  2.792  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |
|          All Paths:|   111   |    0    |    1    |   74    |   N/A   |   36    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/13 15:25:17     18s] Density: 69.824%
------------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[04/13 15:25:17     18s] Resetting back High Fanout Nets as non-ideal
[04/13 15:25:17     18s] Set Default Net Delay as 1000 ps.
[04/13 15:25:17     18s] Set Default Net Load as 0.5 pF. 
[04/13 15:25:17     18s] Reported timing to dir ./reports/timing
[04/13 15:25:17     18s] Total CPU time: 0.94 sec
[04/13 15:25:17     18s] Total Real time: 1.0 sec
[04/13 15:25:17     18s] Total Memory Usage: 1409.910156 Mbytes
[04/13 15:25:17     18s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.9/0:00:01.0 (0.9), totSession cpu/real = 0:00:18.6/0:00:20.0 (0.9), mem = 1409.9M
[04/13 15:25:17     18s] 
[04/13 15:25:17     18s] =============================================================================================
[04/13 15:25:17     18s]  Final TAT Report for timeDesign #1                                             20.12-s088_1
[04/13 15:25:17     18s] =============================================================================================
[04/13 15:25:17     18s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:25:17     18s] ---------------------------------------------------------------------------------------------
[04/13 15:25:17     18s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:17     18s] [ TimingUpdate           ]      1   0:00:00.0  (   4.4 % )     0:00:00.5 /  0:00:00.5    1.0
[04/13 15:25:17     18s] [ FullDelayCalc          ]      1   0:00:00.5  (  51.4 % )     0:00:00.5 /  0:00:00.5    1.0
[04/13 15:25:17     18s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.8 % )     0:00:00.7 /  0:00:00.7    1.0
[04/13 15:25:17     18s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[04/13 15:25:17     18s] [ GenerateReports        ]      1   0:00:00.2  (  16.5 % )     0:00:00.2 /  0:00:00.1    0.9
[04/13 15:25:17     18s] [ MISC                   ]          0:00:00.2  (  22.5 % )     0:00:00.2 /  0:00:00.2    0.8
[04/13 15:25:17     18s] ---------------------------------------------------------------------------------------------
[04/13 15:25:17     18s]  timeDesign #1 TOTAL                0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.9    0.9
[04/13 15:25:17     18s] ---------------------------------------------------------------------------------------------
[04/13 15:25:17     18s] 
[04/13 15:25:17     18s] # checkDesign -all -noHtml -outfile init.check_design.rpt
<CMD> checkDesign -all -noHtml -outfile init.check_design.rpt
[04/13 15:25:17     18s] OPERPROF: Starting checkPlace at level 1, MEM:1409.9M
[04/13 15:25:17     18s] z: 2, totalTracks: 1
[04/13 15:25:17     18s] z: 4, totalTracks: 1
[04/13 15:25:17     18s] z: 6, totalTracks: 1
[04/13 15:25:17     18s] z: 8, totalTracks: 1
[04/13 15:25:17     18s] #spOpts: N=45 
[04/13 15:25:17     18s] All LLGs are deleted
[04/13 15:25:17     18s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1409.9M
[04/13 15:25:17     18s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1409.9M
[04/13 15:25:17     18s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1409.9M
[04/13 15:25:17     18s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1409.9M
[04/13 15:25:17     18s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/13 15:25:17     18s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1409.9M
[04/13 15:25:17     18s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.006, MEM:1409.9M
[04/13 15:25:17     18s] SiteArray: non-trimmed site array dimensions = 40 x 298
[04/13 15:25:17     18s] SiteArray: use 81,920 bytes
[04/13 15:25:17     18s] SiteArray: current memory after site array memory allocation 1409.9M
[04/13 15:25:17     18s] SiteArray: FP blocked sites are writable
[04/13 15:25:17     18s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/13 15:25:17     18s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1409.9M
[04/13 15:25:17     18s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1409.9M
[04/13 15:25:17     18s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.012, MEM:1409.9M
[04/13 15:25:17     18s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.012, MEM:1409.9M
[04/13 15:25:17     18s] Begin checking placement ... (start mem=1409.9M, init mem=1409.9M)
[04/13 15:25:17     18s] 
[04/13 15:25:17     18s] Running CheckPlace using 1 thread in normal mode...
[04/13 15:25:17     18s] 
[04/13 15:25:17     18s] ...checkPlace normal is done!
[04/13 15:25:17     18s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1409.9M
[04/13 15:25:17     18s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1409.9M
[04/13 15:25:17     18s] *info: Recommended don't use cell = 0           
[04/13 15:25:17     18s] *info: Placed = 0             
[04/13 15:25:17     18s] *info: Unplaced = 1625        
[04/13 15:25:17     18s] Placement Density:69.82%(2214/3171)
[04/13 15:25:17     18s] Placement Density (including fixed std cells):69.82%(2214/3171)
[04/13 15:25:17     18s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1409.9M
[04/13 15:25:17     18s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1409.9M
[04/13 15:25:17     18s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1409.9M)
[04/13 15:25:17     18s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.021, MEM:1409.9M
[04/13 15:25:17     18s] ############################################################################
[04/13 15:25:17     18s] # Innovus Netlist Design Rule Check
[04/13 15:25:17     18s] # Thu Apr 13 15:25:17 2023

[04/13 15:25:17     18s] ############################################################################
[04/13 15:25:17     18s] Design: ProcDpathAluWrapper
[04/13 15:25:17     18s] 
[04/13 15:25:17     18s] ------ Design Summary:
[04/13 15:25:17     18s] Total Standard Cell Number   (cells) : 1625
[04/13 15:25:17     18s] Total Block Cell Number      (cells) : 0
[04/13 15:25:17     18s] Total I/O Pad Cell Number    (cells) : 0
[04/13 15:25:17     18s] Total Standard Cell Area     ( um^2) : 2213.92
[04/13 15:25:17     18s] Total Block Cell Area        ( um^2) : 0.00
[04/13 15:25:17     18s] Total I/O Pad Cell Area      ( um^2) : 0.00
[04/13 15:25:17     18s] 
[04/13 15:25:17     18s] ------ Design Statistics:
[04/13 15:25:17     18s] 
[04/13 15:25:17     18s] Number of Instances            : 1625
[04/13 15:25:17     18s] Number of Non-uniquified Insts : 1624
[04/13 15:25:17     18s] Number of Nets                 : 1806
[04/13 15:25:17     18s] Average number of Pins per Net : 3.38
[04/13 15:25:17     18s] Maximum number of Pins in Net  : 33
[04/13 15:25:17     18s] 
[04/13 15:25:17     18s] ------ I/O Port summary
[04/13 15:25:17     18s] 
[04/13 15:25:17     18s] Number of Primary I/O Ports    : 111
[04/13 15:25:17     18s] Number of Input Ports          : 74
[04/13 15:25:17     18s] Number of Output Ports         : 37
[04/13 15:25:17     18s] Number of Bidirectional Ports  : 0
[04/13 15:25:17     18s] Number of Power/Ground Ports   : 2
[04/13 15:25:17     18s] Number of Floating Ports                     *: 0
[04/13 15:25:17     18s] Number of Ports Connected to Multiple Pads   *: 0
[04/13 15:25:17     18s] Number of Ports Connected to Core Instances   : 111
[04/13 15:25:17     18s] **WARN: (IMPREPO-202):	There are 111 Ports connected to core instances.
[04/13 15:25:17     18s] 
[04/13 15:25:17     18s] ------ Design Rule Checking:
[04/13 15:25:17     18s] 
[04/13 15:25:17     18s] Number of Output Pins connect to Power/Ground *: 0
[04/13 15:25:17     18s] Number of Insts with Input Pins tied together ?: 14
[04/13 15:25:17     18s] **WARN: (IMPDB-2148):	TieLo term 'SE' of instance 'v/fn_reg/clk_gate_q_reg/latch' is tied to net 'v/fn_reg/clk_gate_q_reg/TE'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[04/13 15:25:17     18s] Type 'man IMPDB-2148' for more detail.
[04/13 15:25:17     18s] **WARN: (IMPDB-2148):	TieLo term 'SE' of instance 'v/in1_reg/clk_gate_q_reg/latch' is tied to net 'v/in1_reg/clk_gate_q_reg/TE'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[04/13 15:25:17     18s] Type 'man IMPDB-2148' for more detail.
[04/13 15:25:17     18s] **WARN: (IMPDB-2148):	TieLo term 'SE' of instance 'v/in0_reg/clk_gate_q_reg/latch' is tied to net 'v/in0_reg/clk_gate_q_reg/TE'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[04/13 15:25:17     18s] Type 'man IMPDB-2148' for more detail.
[04/13 15:25:17     18s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 3
[04/13 15:25:17     18s] Number of Input/InOut Floating Pins            : 0
[04/13 15:25:17     18s] Number of Output Floating Pins                 : 0
[04/13 15:25:17     18s] Number of Output Term Marked TieHi/Lo         *: 0
[04/13 15:25:17     18s] 
[04/13 15:25:17     18s] **WARN: (IMPREPO-216):	There are 14 Instances with input pins tied together.
[04/13 15:25:17     18s] **WARN: (IMPREPO-217):	There are 3 TieHi/Lo term nets not connected to instance's PG terms.
[04/13 15:25:17     18s] Number of nets with tri-state drivers          : 0
[04/13 15:25:17     18s] Number of nets with parallel drivers           : 0
[04/13 15:25:17     18s] Number of nets with multiple drivers           : 0
[04/13 15:25:17     18s] Number of nets with no driver (No FanIn)       : 0
[04/13 15:25:17     18s] Number of Output Floating nets (No FanOut)     : 12
[04/13 15:25:17     18s] Number of High Fanout nets (>50)               : 0
[04/13 15:25:17     18s] **WARN: (IMPREPO-213):	There are 111 I/O Pins connected to Non-IO Insts.
[04/13 15:25:17     18s] Checking for any assigns in the netlist...
[04/13 15:25:17     18s]   No assigns found.
[04/13 15:25:17     18s] Checking routing tracks.....
[04/13 15:25:17     18s] Checking other grids.....
[04/13 15:25:17     18s] Checking routing blockage.....
[04/13 15:25:17     18s] Checking components.....
[04/13 15:25:17     18s] Checking constraints (guide/region/fence).....
[04/13 15:25:17     18s] Checking groups.....
[04/13 15:25:17     18s] Checking Ptn Core Box.....
[04/13 15:25:17     18s] 
[04/13 15:25:17     18s] Checking Preroutes.....
[04/13 15:25:17     18s] No. of regular pre-routes not on tracks : 0 
[04/13 15:25:17     18s]  Design check done.
[04/13 15:25:17     18s] 
[04/13 15:25:17     18s] 
[04/13 15:25:17     18s] ---
[04/13 15:25:17     18s] --- Please refer to file init.check_design.rpt for detailed report.
[04/13 15:25:17     18s] ---
[04/13 15:25:17     18s] 
[04/13 15:25:17     18s] *** Summary of all messages that are not suppressed in this session:
[04/13 15:25:17     18s] Severity  ID               Count  Summary                                  
[04/13 15:25:17     18s] WARNING   IMPDB-2148           3  %sterm '%s' of %sinstance '%s' is tied t...
[04/13 15:25:17     18s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[04/13 15:25:17     18s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[04/13 15:25:17     18s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[04/13 15:25:17     18s] WARNING   IMPREPO-217          1  There are %d TieHi/Lo term nets not conn...
[04/13 15:25:17     18s] *** Message Summary: 7 warning(s), 0 error(s)
[04/13 15:25:17     18s] 
[04/13 15:25:17     18s] # check_timing
<CMD> check_timing
[04/13 15:25:17     18s] #################################################################################
[04/13 15:25:17     18s] # Design Stage: PreRoute
[04/13 15:25:17     18s] # Design Name: ProcDpathAluWrapper
[04/13 15:25:17     18s] # Design Mode: 45nm
[04/13 15:25:17     18s] # Analysis Mode: MMMC OCV 
[04/13 15:25:17     18s] # Parasitics Mode: No SPEF/RCDB 
[04/13 15:25:17     18s] # Signoff Settings: SI Off 
[04/13 15:25:17     18s] #################################################################################
[04/13 15:25:17     18s] Calculate early delays in OCV mode...
[04/13 15:25:17     18s] Calculate late delays in OCV mode...
[04/13 15:25:17     18s] Topological Sorting (REAL = 0:00:00.0, MEM = 1418.7M, InitMEM = 1418.7M)
[04/13 15:25:17     18s] Start delay calculation (fullDC) (1 T). (MEM=1418.7)
[04/13 15:25:17     18s] End AAE Lib Interpolated Model. (MEM=1438.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:17     19s] Total number of fetched objects 1842
[04/13 15:25:17     19s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:17     19s] End delay calculation. (MEM=1486.12 CPU=0:00:00.2 REAL=0:00:00.0)
[04/13 15:25:17     19s] End delay calculation (fullDC). (MEM=1486.12 CPU=0:00:00.3 REAL=0:00:00.0)
[04/13 15:25:17     19s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1486.1M) ***
[04/13 15:25:17     19s] # report_message -errors
<CMD> report_message -errors
[04/13 15:25:17     19s] # place_opt_design -out_dir ./reports -prefix place
<CMD> place_opt_design -out_dir ./reports -prefix place
[04/13 15:25:17     19s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:19.2/0:00:20.5 (0.9), mem = 1486.1M
[04/13 15:25:17     19s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/13 15:25:17     19s] *** Starting GigaPlace ***
[04/13 15:25:17     19s] **INFO: User settings:
[04/13 15:25:17     19s] setDesignMode -bottomRoutingLayer         2
[04/13 15:25:17     19s] setDesignMode -powerEffort                high
[04/13 15:25:17     19s] setDesignMode -process                    45
[04/13 15:25:17     19s] setDesignMode -topRoutingLayer            7
[04/13 15:25:17     19s] setExtractRCMode -coupling_c_th           0.1
[04/13 15:25:17     19s] setExtractRCMode -engine                  preRoute
[04/13 15:25:17     19s] setExtractRCMode -relative_c_th           1
[04/13 15:25:17     19s] setExtractRCMode -total_c_th              0
[04/13 15:25:17     19s] setDelayCalMode -enable_high_fanout       true
[04/13 15:25:17     19s] setDelayCalMode -eng_copyNetPropToNewNet  true
[04/13 15:25:17     19s] setDelayCalMode -engine                   aae
[04/13 15:25:17     19s] setDelayCalMode -ignoreNetLoad            true
[04/13 15:25:17     19s] setDelayCalMode -socv_accuracy_mode       low
[04/13 15:25:17     19s] setAnalysisMode -analysisType             onChipVariation
[04/13 15:25:17     19s] setAnalysisMode -checkType                setup
[04/13 15:25:17     19s] setAnalysisMode -clkSrcPath               false
[04/13 15:25:17     19s] setAnalysisMode -clockPropagation         forcedIdeal
[04/13 15:25:17     19s] setAnalysisMode -cppr                     both
[04/13 15:25:17     19s] 
[04/13 15:25:17     19s] #optDebug: fT-E <X 2 3 1 0>
[04/13 15:25:17     19s] OPERPROF: Starting DPlace-Init at level 1, MEM:1486.1M
[04/13 15:25:17     19s] z: 2, totalTracks: 1
[04/13 15:25:17     19s] z: 4, totalTracks: 1
[04/13 15:25:17     19s] z: 6, totalTracks: 1
[04/13 15:25:17     19s] z: 8, totalTracks: 1
[04/13 15:25:17     19s] #spOpts: N=45 
[04/13 15:25:17     19s] All LLGs are deleted
[04/13 15:25:17     19s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1486.1M
[04/13 15:25:17     19s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1486.0M
[04/13 15:25:17     19s] # Building ProcDpathAluWrapper llgBox search-tree.
[04/13 15:25:17     19s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1486.0M
[04/13 15:25:17     19s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1486.0M
[04/13 15:25:17     19s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/13 15:25:17     19s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1486.0M
[04/13 15:25:17     19s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.006, MEM:1486.0M
[04/13 15:25:17     19s] SiteArray: non-trimmed site array dimensions = 40 x 298
[04/13 15:25:17     19s] SiteArray: use 81,920 bytes
[04/13 15:25:17     19s] SiteArray: current memory after site array memory allocation 1486.1M
[04/13 15:25:17     19s] SiteArray: FP blocked sites are writable
[04/13 15:25:17     19s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/13 15:25:17     19s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1486.1M
[04/13 15:25:17     19s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1486.1M
[04/13 15:25:17     19s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.012, MEM:1486.1M
[04/13 15:25:17     19s] OPERPROF:     Starting CMU at level 3, MEM:1486.1M
[04/13 15:25:17     19s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1486.1M
[04/13 15:25:17     19s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:1486.1M
[04/13 15:25:17     19s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1486.1MB).
[04/13 15:25:17     19s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.019, MEM:1486.1M
[04/13 15:25:17     19s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1486.1M
[04/13 15:25:17     19s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1486.1M
[04/13 15:25:17     19s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1486.1M
[04/13 15:25:17     19s] All LLGs are deleted
[04/13 15:25:17     19s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1486.1M
[04/13 15:25:17     19s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1486.1M
[04/13 15:25:17     19s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1486.1M
[04/13 15:25:17     19s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/13 15:25:17     19s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 74, percentage of missing scan cell = 0.00% (0 / 74)
[04/13 15:25:17     19s] no activity file in design. spp won't run.
[04/13 15:25:17     19s] ### Time Record (colorize_geometry) is installed.
[04/13 15:25:17     19s] #Start colorize_geometry on Thu Apr 13 15:25:17 2023
[04/13 15:25:17     19s] #
[04/13 15:25:17     19s] ### Time Record (Pre Callback) is installed.
[04/13 15:25:17     19s] ### Time Record (Pre Callback) is uninstalled.
[04/13 15:25:17     19s] ### Time Record (DB Import) is installed.
[04/13 15:25:17     19s] #create default rule from bind_ndr_rule rule=0x7f688c752060 0x7f686bde4018
[04/13 15:25:17     19s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2088366584 placement=2007237711 pin_access=1 halo=0
[04/13 15:25:17     19s] ### Time Record (DB Import) is uninstalled.
[04/13 15:25:17     19s] ### Time Record (DB Export) is installed.
[04/13 15:25:17     19s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2088366584 placement=2007237711 pin_access=1 halo=0
[04/13 15:25:17     19s] ### Time Record (DB Export) is uninstalled.
[04/13 15:25:17     19s] ### Time Record (Post Callback) is installed.
[04/13 15:25:17     19s] ### Time Record (Post Callback) is uninstalled.
[04/13 15:25:17     19s] #
[04/13 15:25:17     19s] #colorize_geometry statistics:
[04/13 15:25:17     19s] #Cpu time = 00:00:00
[04/13 15:25:17     19s] #Elapsed time = 00:00:00
[04/13 15:25:17     19s] #Increased memory = -17.83 (MB)
[04/13 15:25:17     19s] #Total memory = 762.83 (MB)
[04/13 15:25:17     19s] #Peak memory = 863.13 (MB)
[04/13 15:25:17     19s] #Number of warnings = 0
[04/13 15:25:17     19s] #Total number of warnings = 0
[04/13 15:25:17     19s] #Number of fails = 0
[04/13 15:25:17     19s] #Total number of fails = 0
[04/13 15:25:17     19s] #Complete colorize_geometry on Thu Apr 13 15:25:17 2023
[04/13 15:25:17     19s] #
[04/13 15:25:17     19s] ### Time Record (colorize_geometry) is uninstalled.
[04/13 15:25:17     19s] ### 
[04/13 15:25:17     19s] ###   Scalability Statistics
[04/13 15:25:17     19s] ### 
[04/13 15:25:17     19s] ### ------------------------+----------------+----------------+----------------+
[04/13 15:25:17     19s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/13 15:25:17     19s] ### ------------------------+----------------+----------------+----------------+
[04/13 15:25:17     19s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/13 15:25:17     19s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/13 15:25:17     19s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/13 15:25:17     19s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/13 15:25:17     19s] ###   Entire Command        |        00:00:00|        00:00:00|             1.4|
[04/13 15:25:17     19s] ### ------------------------+----------------+----------------+----------------+
[04/13 15:25:17     19s] ### 
[04/13 15:25:17     19s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:17     19s] ### Creating LA Mngr. totSessionCpu=0:00:19.4 mem=1479.4M
[04/13 15:25:17     19s] ### Creating LA Mngr, finished. totSessionCpu=0:00:19.4 mem=1479.4M
[04/13 15:25:17     19s] *** Start deleteBufferTree ***
[04/13 15:25:17     19s] Info: Detect buffers to remove automatically.
[04/13 15:25:17     19s] Analyzing netlist ...
[04/13 15:25:17     19s] Updating netlist
[04/13 15:25:17     19s] 
[04/13 15:25:18     19s] *summary: 195 instances (buffers/inverters) removed
[04/13 15:25:18     19s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/13 15:25:18     19s] 
[04/13 15:25:18     19s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -powerEffort high', as set by setDesignMode
[04/13 15:25:18     19s] **INFO: No dynamic/leakage power view specified, setting up the setup view "analysis_default" as power view
[04/13 15:25:18     19s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1490.2M
[04/13 15:25:18     19s] Deleted 0 physical inst  (cell - / prefix -).
[04/13 15:25:18     19s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1490.2M
[04/13 15:25:18     19s] INFO: #ExclusiveGroups=0
[04/13 15:25:18     19s] INFO: There are no Exclusive Groups.
[04/13 15:25:18     19s] No user-set net weight.
[04/13 15:25:18     19s] Net fanout histogram:
[04/13 15:25:18     19s] 2		: 1110 (68.4%) nets
[04/13 15:25:18     19s] 3		: 244 (15.0%) nets
[04/13 15:25:18     19s] 4     -	14	: 205 (12.6%) nets
[04/13 15:25:18     19s] 15    -	39	: 64 (3.9%) nets
[04/13 15:25:18     19s] 40    -	79	: 0 (0.0%) nets
[04/13 15:25:18     19s] 80    -	159	: 0 (0.0%) nets
[04/13 15:25:18     19s] 160   -	319	: 0 (0.0%) nets
[04/13 15:25:18     19s] 320   -	639	: 0 (0.0%) nets
[04/13 15:25:18     19s] 640   -	1279	: 0 (0.0%) nets
[04/13 15:25:18     19s] 1280  -	2559	: 0 (0.0%) nets
[04/13 15:25:18     19s] 2560  -	5119	: 0 (0.0%) nets
[04/13 15:25:18     19s] 5120+		: 0 (0.0%) nets
[04/13 15:25:18     19s] no activity file in design. spp won't run.
[04/13 15:25:18     19s] Options: timingDriven powerDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/13 15:25:18     19s] Scan chains were not defined.
[04/13 15:25:18     19s] z: 2, totalTracks: 1
[04/13 15:25:18     19s] z: 4, totalTracks: 1
[04/13 15:25:18     19s] z: 6, totalTracks: 1
[04/13 15:25:18     19s] z: 8, totalTracks: 1
[04/13 15:25:18     19s] #spOpts: N=45 minPadR=1.1 
[04/13 15:25:18     19s] #std cell=1480 (0 fixed + 1480 movable) #buf cell=0 #inv cell=171 #block=0 (0 floating + 0 preplaced)
[04/13 15:25:18     19s] #ioInst=0 #net=1623 #term=5820 #term/net=3.59, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=111
[04/13 15:25:18     19s] stdCell: 1480 single + 0 double + 0 multi
[04/13 15:25:18     19s] Total standard cell length = 1.5221 (mm), area = 0.0021 (mm^2)
[04/13 15:25:18     19s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1490.2M
[04/13 15:25:18     19s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/13 15:25:18     19s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.006, MEM:1490.2M
[04/13 15:25:18     19s] SiteArray: non-trimmed site array dimensions = 40 x 298
[04/13 15:25:18     19s] SiteArray: use 81,920 bytes
[04/13 15:25:18     19s] SiteArray: current memory after site array memory allocation 1490.2M
[04/13 15:25:18     19s] SiteArray: FP blocked sites are writable
[04/13 15:25:18     19s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/13 15:25:18     19s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF: Starting pre-place ADS at level 1, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.000, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.001, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.001, MEM:1490.2M
[04/13 15:25:18     19s] ADSU 0.672 -> 0.679. GS 11.200
[04/13 15:25:18     19s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.003, MEM:1490.2M
[04/13 15:25:18     19s] Average module density = 0.679.
[04/13 15:25:18     19s] Density for the design = 0.679.
[04/13 15:25:18     19s]        = stdcell_area 8011 sites (2131 um^2) / alloc_area 11800 sites (3139 um^2).
[04/13 15:25:18     19s] Pin Density = 0.4883.
[04/13 15:25:18     19s]             = total # of pins 5820 / total area 11920.
[04/13 15:25:18     19s] OPERPROF: Starting spMPad at level 1, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF:   Starting spContextMPad at level 2, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1490.2M
[04/13 15:25:18     19s] Initial padding reaches pin density 0.778 for top
[04/13 15:25:18     19s] InitPadU 0.679 -> 0.814 for top
[04/13 15:25:18     19s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1490.2M
[04/13 15:25:18     19s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1490.2M
[04/13 15:25:18     19s] === lastAutoLevel = 7 
[04/13 15:25:18     19s] Init WL Bound For Global Placement... 
[04/13 15:25:18     19s] OPERPROF: Starting spInitNetWt at level 1, MEM:1490.2M
[04/13 15:25:18     19s] no activity file in design. spp won't run.
[04/13 15:25:18     19s] 0 delay mode for cte enabled initNetWt.
[04/13 15:25:18     19s] no activity file in design. spp won't run.
[04/13 15:25:18     19s] **WARN: (IMPSP-9532):	Skipping assigning placement activity power weights when activity file was not read
[04/13 15:25:18     19s] no activity file in design. spp won't run.
[04/13 15:25:18     19s] [spp] 0
[04/13 15:25:18     19s] no activity file in design. spp won't run.
[04/13 15:25:18     19s] [adp] 1:1:1:2
[04/13 15:25:18     19s] no activity file in design. spp won't run.
[04/13 15:25:18     19s] 0 delay mode for cte disabled initNetWt.
[04/13 15:25:18     19s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.030, REAL:0.029, MEM:1490.2M
[04/13 15:25:18     19s] Clock gating cells determined by native netlist tracing.
[04/13 15:25:18     19s] no activity file in design. spp won't run.
[04/13 15:25:18     19s] no activity file in design. spp won't run.
[04/13 15:25:18     19s] OPERPROF: Starting npMain at level 1, MEM:1490.2M
[04/13 15:25:19     19s] OPERPROF:   Starting npPlace at level 2, MEM:1554.2M
[04/13 15:25:19     19s] Iteration  1: Total net bbox = 3.815e-11 (1.94e-11 1.87e-11)
[04/13 15:25:19     19s]               Est.  stn bbox = 4.229e-11 (2.17e-11 2.06e-11)
[04/13 15:25:19     19s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1544.2M
[04/13 15:25:19     19s] Iteration  2: Total net bbox = 3.815e-11 (1.94e-11 1.87e-11)
[04/13 15:25:19     19s]               Est.  stn bbox = 4.229e-11 (2.17e-11 2.06e-11)
[04/13 15:25:19     19s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1544.2M
[04/13 15:25:19     19s] OPERPROF:     Starting InitSKP at level 3, MEM:1546.8M
[04/13 15:25:19     20s] *** Finished SKP initialization (cpu=0:00:00.7, real=0:00:00.0)***
[04/13 15:25:19     20s] OPERPROF:     Finished InitSKP at level 3, CPU:0.730, REAL:0.737, MEM:1644.7M
[04/13 15:25:19     20s] exp_mt_sequential is set from setPlaceMode option to 1
[04/13 15:25:19     20s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/13 15:25:19     20s] place_exp_mt_interval set to default 32
[04/13 15:25:19     20s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/13 15:25:20     20s] Iteration  3: Total net bbox = 1.124e+03 (4.80e+02 6.45e+02)
[04/13 15:25:20     20s]               Est.  stn bbox = 1.383e+03 (5.91e+02 7.92e+02)
[04/13 15:25:20     20s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1635.7M
[04/13 15:25:20     21s] Iteration  4: Total net bbox = 9.660e+03 (4.62e+03 5.04e+03)
[04/13 15:25:20     21s]               Est.  stn bbox = 1.248e+04 (6.13e+03 6.35e+03)
[04/13 15:25:20     21s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 1639.1M
[04/13 15:25:20     21s] Iteration  5: Total net bbox = 9.660e+03 (4.62e+03 5.04e+03)
[04/13 15:25:20     21s]               Est.  stn bbox = 1.248e+04 (6.13e+03 6.35e+03)
[04/13 15:25:20     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1639.1M
[04/13 15:25:20     21s] OPERPROF:   Finished npPlace at level 2, CPU:1.710, REAL:1.732, MEM:1639.1M
[04/13 15:25:20     21s] OPERPROF: Finished npMain at level 1, CPU:1.720, REAL:2.748, MEM:1639.1M
[04/13 15:25:20     21s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1639.1M
[04/13 15:25:20     21s] *Info(CAP): clkGateAware moves 3 insts, mean move: 11.25 um, max move: 18.52 um
[04/13 15:25:20     21s] *Info(CAP): max move on inst (v/in1_reg/clk_gate_q_reg/latch): (42.62, 57.01) --> (49.77, 68.38)
[04/13 15:25:20     21s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1639.1M
[04/13 15:25:20     21s] OPERPROF: Starting npMain at level 1, MEM:1639.1M
[04/13 15:25:20     21s] OPERPROF:   Starting npPlace at level 2, MEM:1639.1M
[04/13 15:25:21     21s] Iteration  6: Total net bbox = 1.297e+04 (6.67e+03 6.30e+03)
[04/13 15:25:21     21s]               Est.  stn bbox = 1.675e+04 (8.81e+03 7.94e+03)
[04/13 15:25:21     21s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1633.1M
[04/13 15:25:21     21s] OPERPROF:   Finished npPlace at level 2, CPU:0.520, REAL:0.523, MEM:1633.1M
[04/13 15:25:21     21s] OPERPROF: Finished npMain at level 1, CPU:0.530, REAL:0.534, MEM:1633.1M
[04/13 15:25:21     21s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1633.1M
[04/13 15:25:21     21s] *Info(CAP): clkGateAware moves 3 insts, mean move: 10.67 um, max move: 17.15 um
[04/13 15:25:21     21s] *Info(CAP): max move on inst (v/in0_reg/clk_gate_q_reg/latch): (40.14, 67.49) --> (50.42, 60.61)
[04/13 15:25:21     21s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1633.1M
[04/13 15:25:21     21s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1633.1M
[04/13 15:25:21     21s] Starting Early Global Route rough congestion estimation: mem = 1633.1M
[04/13 15:25:21     21s] (I)       Started Import and model ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Create place DB ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Import place data ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Read instances and placement ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Read nets ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Create route DB ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       == Non-default Options ==
[04/13 15:25:21     21s] (I)       Print mode                                         : 2
[04/13 15:25:21     21s] (I)       Stop if highly congested                           : false
[04/13 15:25:21     21s] (I)       Maximum routing layer                              : 7
[04/13 15:25:21     21s] (I)       Assign partition pins                              : false
[04/13 15:25:21     21s] (I)       Support large GCell                                : true
[04/13 15:25:21     21s] (I)       Number of threads                                  : 1
[04/13 15:25:21     21s] (I)       Number of rows per GCell                           : 3
[04/13 15:25:21     21s] (I)       Max num rows per GCell                             : 32
[04/13 15:25:21     21s] (I)       Method to set GCell size                           : row
[04/13 15:25:21     21s] (I)       Counted 1192 PG shapes. We will not process PG shapes layer by layer.
[04/13 15:25:21     21s] (I)       Started Import route data (1T) ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Use row-based GCell size
[04/13 15:25:21     21s] (I)       Use row-based GCell align
[04/13 15:25:21     21s] (I)       GCell unit size   : 2800
[04/13 15:25:21     21s] (I)       GCell multiplier  : 3
[04/13 15:25:21     21s] (I)       GCell row height  : 2800
[04/13 15:25:21     21s] (I)       Actual row height : 2800
[04/13 15:25:21     21s] (I)       GCell align ref   : 74860 75040
[04/13 15:25:21     21s] [NR-eGR] Track table information for default rule: 
[04/13 15:25:21     21s] [NR-eGR] metal1 has no routable track
[04/13 15:25:21     21s] [NR-eGR] metal2 has single uniform track structure
[04/13 15:25:21     21s] [NR-eGR] metal3 has single uniform track structure
[04/13 15:25:21     21s] [NR-eGR] metal4 has single uniform track structure
[04/13 15:25:21     21s] [NR-eGR] metal5 has single uniform track structure
[04/13 15:25:21     21s] [NR-eGR] metal6 has single uniform track structure
[04/13 15:25:21     21s] [NR-eGR] metal7 has single uniform track structure
[04/13 15:25:21     21s] (I)       ===========================================================================
[04/13 15:25:21     21s] (I)       == Report All Rule Vias ==
[04/13 15:25:21     21s] (I)       ===========================================================================
[04/13 15:25:21     21s] (I)        Via Rule : (Default)
[04/13 15:25:21     21s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/13 15:25:21     21s] (I)       ---------------------------------------------------------------------------
[04/13 15:25:21     21s] (I)        1    9 : via1_8                      8 : via1_7                   
[04/13 15:25:21     21s] (I)        2   10 : via2_8                     12 : via2_5                   
[04/13 15:25:21     21s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/13 15:25:21     21s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/13 15:25:21     21s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/13 15:25:21     21s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/13 15:25:21     21s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/13 15:25:21     21s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/13 15:25:21     21s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/13 15:25:21     21s] (I)       ===========================================================================
[04/13 15:25:21     21s] (I)       Started Read blockages ( Layer 2-7 ) ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Read routing blockages ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Read instance blockages ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Read PG blockages ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] [NR-eGR] Read 2069 PG shapes
[04/13 15:25:21     21s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Read boundary cut boxes ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] [NR-eGR] #Routing Blockages  : 0
[04/13 15:25:21     21s] [NR-eGR] #Instance Blockages : 0
[04/13 15:25:21     21s] [NR-eGR] #PG Blockages       : 2069
[04/13 15:25:21     21s] [NR-eGR] #Halo Blockages     : 0
[04/13 15:25:21     21s] [NR-eGR] #Boundary Blockages : 0
[04/13 15:25:21     21s] (I)       Finished Read blockages ( Layer 2-7 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Read blackboxes ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/13 15:25:21     21s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Read prerouted ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/13 15:25:21     21s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Read unlegalized nets ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Read nets ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] [NR-eGR] Read numTotalNets=1516  numIgnoredNets=0
[04/13 15:25:21     21s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Set up via pillars ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       early_global_route_priority property id does not exist.
[04/13 15:25:21     21s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Model blockages into capacity
[04/13 15:25:21     21s] (I)       Read Num Blocks=2069  Num Prerouted Wires=0  Num CS=0
[04/13 15:25:21     21s] (I)       Started Initialize 3D capacity ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Layer 1 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:21     21s] (I)       Layer 2 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:21     21s] (I)       Layer 3 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:21     21s] (I)       Layer 4 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:21     21s] (I)       Layer 5 (V) : #blockages 317 : #preroutes 0
[04/13 15:25:21     21s] (I)       Layer 6 (H) : #blockages 112 : #preroutes 0
[04/13 15:25:21     21s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       -- layer congestion ratio --
[04/13 15:25:21     21s] (I)       Layer 1 : 0.100000
[04/13 15:25:21     21s] (I)       Layer 2 : 0.700000
[04/13 15:25:21     21s] (I)       Layer 3 : 0.700000
[04/13 15:25:21     21s] (I)       Layer 4 : 0.700000
[04/13 15:25:21     21s] (I)       Layer 5 : 0.700000
[04/13 15:25:21     21s] (I)       Layer 6 : 0.700000
[04/13 15:25:21     21s] (I)       Layer 7 : 0.700000
[04/13 15:25:21     21s] (I)       ----------------------------
[04/13 15:25:21     21s] (I)       Number of ignored nets                =      0
[04/13 15:25:21     21s] (I)       Number of connected nets              =      0
[04/13 15:25:21     21s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/13 15:25:21     21s] (I)       Number of clock nets                  =      4.  Ignored: No
[04/13 15:25:21     21s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/13 15:25:21     21s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/13 15:25:21     21s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/13 15:25:21     21s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/13 15:25:21     21s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/13 15:25:21     21s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/13 15:25:21     21s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/13 15:25:21     21s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Read aux data ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Others data preparation ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[04/13 15:25:21     21s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Create route kernel ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Ndr track 0 does not exist
[04/13 15:25:21     21s] (I)       ---------------------Grid Graph Info--------------------
[04/13 15:25:21     21s] (I)       Routing area        : (0, 0) - (262960, 262080)
[04/13 15:25:21     21s] (I)       Core area           : (74860, 75040) - (188100, 187040)
[04/13 15:25:21     21s] (I)       Site width          :   380  (dbu)
[04/13 15:25:21     21s] (I)       Row height          :  2800  (dbu)
[04/13 15:25:21     21s] (I)       GCell row height    :  2800  (dbu)
[04/13 15:25:21     21s] (I)       GCell width         :  8400  (dbu)
[04/13 15:25:21     21s] (I)       GCell height        :  8400  (dbu)
[04/13 15:25:21     21s] (I)       Grid                :    32    31     7
[04/13 15:25:21     21s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[04/13 15:25:21     21s] (I)       Vertical capacity   :     0  8400     0  8400     0  8400     0
[04/13 15:25:21     21s] (I)       Horizontal capacity :     0     0  8400     0  8400     0  8400
[04/13 15:25:21     21s] (I)       Default wire width  :   140   140   140   280   280   280   800
[04/13 15:25:21     21s] (I)       Default wire space  :   130   140   140   280   280   280   800
[04/13 15:25:21     21s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600
[04/13 15:25:21     21s] (I)       Default pitch size  :   270   380   280   560   560   560  1680
[04/13 15:25:21     21s] (I)       First track coord   :     0   190   140   570   700   570  1260
[04/13 15:25:21     21s] (I)       Num tracks per GCell: 31.11 22.11 30.00 15.00 15.00 15.00  5.00
[04/13 15:25:21     21s] (I)       Total num of tracks :     0   692   936   469   467   469   156
[04/13 15:25:21     21s] (I)       Num of masks        :     1     1     1     1     1     1     1
[04/13 15:25:21     21s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[04/13 15:25:21     21s] (I)       --------------------------------------------------------
[04/13 15:25:21     21s] 
[04/13 15:25:21     21s] [NR-eGR] ============ Routing rule table ============
[04/13 15:25:21     21s] [NR-eGR] Rule id: 0  Nets: 1516 
[04/13 15:25:21     21s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/13 15:25:21     21s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680
[04/13 15:25:21     21s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:21     21s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:21     21s] [NR-eGR] ========================================
[04/13 15:25:21     21s] [NR-eGR] 
[04/13 15:25:21     21s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/13 15:25:21     21s] (I)       blocked tracks on layer2 : = 1464 / 21452 (6.82%)
[04/13 15:25:21     21s] (I)       blocked tracks on layer3 : = 532 / 29952 (1.78%)
[04/13 15:25:21     21s] (I)       blocked tracks on layer4 : = 1015 / 14539 (6.98%)
[04/13 15:25:21     21s] (I)       blocked tracks on layer5 : = 532 / 14944 (3.56%)
[04/13 15:25:21     21s] (I)       blocked tracks on layer6 : = 8292 / 14539 (57.03%)
[04/13 15:25:21     21s] (I)       blocked tracks on layer7 : = 2999 / 4992 (60.08%)
[04/13 15:25:21     21s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Reset routing kernel
[04/13 15:25:21     21s] (I)       Started Initialization ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       numLocalWires=3395  numGlobalNetBranches=1162  numLocalNetBranches=543
[04/13 15:25:21     21s] (I)       totalPins=5602  totalGlobalPin=3409 (60.85%)
[04/13 15:25:21     21s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Generate topology ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       total 2D Cap : 87699 = (46106 H, 41593 V)
[04/13 15:25:21     21s] (I)       
[04/13 15:25:21     21s] (I)       ============  Phase 1a Route ============
[04/13 15:25:21     21s] (I)       Started Phase 1a ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Pattern routing ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:25:21     21s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Usage: 3720 = (1835 H, 1885 V) = (3.98% H, 4.53% V) = (7.707e+03um H, 7.917e+03um V)
[04/13 15:25:21     21s] (I)       Started Add via demand to 2D ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       
[04/13 15:25:21     21s] (I)       ============  Phase 1b Route ============
[04/13 15:25:21     21s] (I)       Started Phase 1b ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Usage: 3720 = (1835 H, 1885 V) = (3.98% H, 4.53% V) = (7.707e+03um H, 7.917e+03um V)
[04/13 15:25:21     21s] (I)       eGR overflow: 0.00% H + 0.15% V
[04/13 15:25:21     21s] 
[04/13 15:25:21     21s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] (I)       Started Export 2D cong map ( Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.10% V
[04/13 15:25:21     21s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.05 MB )
[04/13 15:25:21     21s] Finished Early Global Route rough congestion estimation: mem = 1633.1M
[04/13 15:25:21     21s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.033, MEM:1633.1M
[04/13 15:25:21     21s] earlyGlobalRoute rough estimation gcell size 3 row height
[04/13 15:25:21     21s] OPERPROF: Starting CDPad at level 1, MEM:1633.1M
[04/13 15:25:21     21s] CDPadU 0.814 -> 0.818. R=0.679, N=1480, GS=4.200
[04/13 15:25:21     21s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.004, MEM:1633.1M
[04/13 15:25:21     21s] OPERPROF: Starting npMain at level 1, MEM:1633.1M
[04/13 15:25:21     21s] OPERPROF:   Starting npPlace at level 2, MEM:1633.1M
[04/13 15:25:21     21s] AB param 99.9% (1478/1480).
[04/13 15:25:21     21s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.017, MEM:1634.3M
[04/13 15:25:21     21s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.027, MEM:1634.3M
[04/13 15:25:21     21s] Global placement CDP is working on the selected area.
[04/13 15:25:21     21s] OPERPROF: Starting npMain at level 1, MEM:1634.3M
[04/13 15:25:21     21s] OPERPROF:   Starting npPlace at level 2, MEM:1634.3M
[04/13 15:25:21     22s] OPERPROF:   Finished npPlace at level 2, CPU:0.280, REAL:0.279, MEM:1634.3M
[04/13 15:25:21     22s] OPERPROF: Finished npMain at level 1, CPU:0.290, REAL:0.289, MEM:1634.3M
[04/13 15:25:21     22s] Iteration  7: Total net bbox = 2.696e+04 (1.30e+04 1.40e+04)
[04/13 15:25:21     22s]               Est.  stn bbox = 3.100e+04 (1.52e+04 1.58e+04)
[04/13 15:25:21     22s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1634.3M
[04/13 15:25:21     22s] Iteration  8: Total net bbox = 2.696e+04 (1.30e+04 1.40e+04)
[04/13 15:25:21     22s]               Est.  stn bbox = 3.100e+04 (1.52e+04 1.58e+04)
[04/13 15:25:21     22s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1634.3M
[04/13 15:25:21     22s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1634.3M
[04/13 15:25:21     22s] *Info(CAP): clkGateAware moves 3 insts, mean move: 8.97 um, max move: 13.57 um
[04/13 15:25:21     22s] *Info(CAP): max move on inst (v/in0_reg/clk_gate_q_reg/latch): (43.38, 65.89) --> (50.32, 59.26)
[04/13 15:25:21     22s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1634.3M
[04/13 15:25:21     22s] OPERPROF: Starting npMain at level 1, MEM:1634.3M
[04/13 15:25:21     22s] OPERPROF:   Starting npPlace at level 2, MEM:1634.3M
[04/13 15:25:22     23s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1634.3M
[04/13 15:25:22     23s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1634.3M
[04/13 15:25:22     23s] Iteration  9: Total net bbox = 1.374e+04 (7.22e+03 6.52e+03)
[04/13 15:25:22     23s]               Est.  stn bbox = 1.766e+04 (9.46e+03 8.20e+03)
[04/13 15:25:22     23s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1634.3M
[04/13 15:25:22     23s] OPERPROF:   Finished npPlace at level 2, CPU:1.240, REAL:1.239, MEM:1634.3M
[04/13 15:25:22     23s] OPERPROF: Finished npMain at level 1, CPU:1.240, REAL:1.249, MEM:1634.3M
[04/13 15:25:22     23s] Iteration 10: Total net bbox = 2.708e+04 (1.31e+04 1.40e+04)
[04/13 15:25:22     23s]               Est.  stn bbox = 3.110e+04 (1.54e+04 1.57e+04)
[04/13 15:25:22     23s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1634.3M
[04/13 15:25:22     23s] [adp] clock
[04/13 15:25:22     23s] [adp] weight, nr nets, wire length
[04/13 15:25:22     23s] [adp]      0        4  221.938500
[04/13 15:25:22     23s] [adp] data
[04/13 15:25:22     23s] [adp] weight, nr nets, wire length
[04/13 15:25:22     23s] [adp]      0     1619  26853.349000
[04/13 15:25:22     23s] [adp] 0.000000|0.000000|0.000000
[04/13 15:25:22     23s] Iteration 11: Total net bbox = 2.708e+04 (1.31e+04 1.40e+04)
[04/13 15:25:22     23s]               Est.  stn bbox = 3.110e+04 (1.54e+04 1.57e+04)
[04/13 15:25:22     23s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1634.3M
[04/13 15:25:22     23s] Clear WL Bound Manager after Global Placement... 
[04/13 15:25:22     23s] Finished Global Placement (cpu=0:00:03.8, real=0:00:04.0, mem=1634.3M)
[04/13 15:25:22     23s] Keep Tdgp Graph and DB for later use
[04/13 15:25:22     23s] Info: 3 clock gating cells identified, 3 (on average) moved 9/3
[04/13 15:25:22     23s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1634.3M
[04/13 15:25:22     23s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1634.3M
[04/13 15:25:22     23s] Solver runtime cpu: 0:00:02.7 real: 0:00:02.8
[04/13 15:25:22     23s] Core Placement runtime cpu: 0:00:03.8 real: 0:00:04.0
[04/13 15:25:22     23s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/13 15:25:22     23s] Type 'man IMPSP-9025' for more detail.
[04/13 15:25:22     23s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1634.3M
[04/13 15:25:22     23s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1634.3M
[04/13 15:25:22     23s] z: 2, totalTracks: 1
[04/13 15:25:22     23s] z: 4, totalTracks: 1
[04/13 15:25:22     23s] z: 6, totalTracks: 1
[04/13 15:25:22     23s] z: 8, totalTracks: 1
[04/13 15:25:22     23s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/13 15:25:22     23s] All LLGs are deleted
[04/13 15:25:22     23s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1634.3M
[04/13 15:25:22     23s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1634.3M
[04/13 15:25:22     23s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1634.3M
[04/13 15:25:22     23s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1634.3M
[04/13 15:25:22     23s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/13 15:25:22     23s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.006, MEM:1634.3M
[04/13 15:25:23     23s] Fast DP-INIT is on for default
[04/13 15:25:23     23s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/13 15:25:23     23s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF:       Starting CMU at level 4, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:1634.3M
[04/13 15:25:23     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1634.3MB).
[04/13 15:25:23     23s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.015, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.015, MEM:1634.3M
[04/13 15:25:23     23s] TDRefine: refinePlace mode spiral search
[04/13 15:25:23     23s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.60910.1
[04/13 15:25:23     23s] OPERPROF: Starting RefinePlace at level 1, MEM:1634.3M
[04/13 15:25:23     23s] *** Starting refinePlace (0:00:23.5 mem=1634.3M) ***
[04/13 15:25:23     23s] Total net bbox length = 2.708e+04 (1.312e+04 1.396e+04) (ext = 1.325e+04)
[04/13 15:25:23     23s] # spcSbClkGt: 3
[04/13 15:25:23     23s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:23     23s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1634.3M
[04/13 15:25:23     23s] Starting refinePlace ...
[04/13 15:25:23     23s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/13 15:25:23     23s] ** Cut row section cpu time 0:00:00.0.
[04/13 15:25:23     23s]    Spread Effort: high, standalone mode, useDDP on.
[04/13 15:25:23     23s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1634.3MB) @(0:00:23.5 - 0:00:23.6).
[04/13 15:25:23     23s] Move report: preRPlace moves 1480 insts, mean move: 0.43 um, max move: 1.36 um
[04/13 15:25:23     23s] 	Max move on inst (v/alu/FE_DBTC19_in1_reg_out_22): (81.02, 87.40) --> (80.18, 87.92)
[04/13 15:25:23     23s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[04/13 15:25:23     23s] wireLenOptFixPriorityInst 0 inst fixed
[04/13 15:25:23     23s] Placement tweakage begins.
[04/13 15:25:23     23s] wire length = 1.753e+04
[04/13 15:25:23     23s] wire length = 1.700e+04
[04/13 15:25:23     23s] Placement tweakage ends.
[04/13 15:25:23     23s] Move report: tweak moves 410 insts, mean move: 1.95 um, max move: 11.44 um
[04/13 15:25:23     23s] 	Max move on inst (v/in0_reg/q_reg_0_): (52.25, 52.92) --> (49.21, 61.32)
[04/13 15:25:23     23s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1634.3MB) @(0:00:23.6 - 0:00:23.7).
[04/13 15:25:23     23s] 
[04/13 15:25:23     23s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/13 15:25:23     23s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:23     23s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1634.3MB) @(0:00:23.7 - 0:00:23.8).
[04/13 15:25:23     23s] Move report: Detail placement moves 1480 insts, mean move: 0.90 um, max move: 11.59 um
[04/13 15:25:23     23s] 	Max move on inst (v/in0_reg/q_reg_0_): (52.38, 52.90) --> (49.21, 61.32)
[04/13 15:25:23     23s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1634.3MB
[04/13 15:25:23     23s] Statistics of distance of Instance movement in refine placement:
[04/13 15:25:23     23s]   maximum (X+Y) =        11.59 um
[04/13 15:25:23     23s]   inst (v/in0_reg/q_reg_0_) with max move: (52.3775, 52.8995) -> (49.21, 61.32)
[04/13 15:25:23     23s]   mean    (X+Y) =         0.90 um
[04/13 15:25:23     23s] Summary Report:
[04/13 15:25:23     23s] Instances move: 1480 (out of 1480 movable)
[04/13 15:25:23     23s] Instances flipped: 0
[04/13 15:25:23     23s] Mean displacement: 0.90 um
[04/13 15:25:23     23s] Max displacement: 11.59 um (Instance: v/in0_reg/q_reg_0_) (52.3775, 52.8995) -> (49.21, 61.32)
[04/13 15:25:23     23s] 	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
[04/13 15:25:23     23s] Total instances moved : 1480
[04/13 15:25:23     23s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.240, REAL:0.244, MEM:1634.3M
[04/13 15:25:23     23s] Total net bbox length = 2.678e+04 (1.280e+04 1.398e+04) (ext = 1.323e+04)
[04/13 15:25:23     23s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1634.3MB
[04/13 15:25:23     23s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1634.3MB) @(0:00:23.5 - 0:00:23.8).
[04/13 15:25:23     23s] *** Finished refinePlace (0:00:23.8 mem=1634.3M) ***
[04/13 15:25:23     23s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.60910.1
[04/13 15:25:23     23s] OPERPROF: Finished RefinePlace at level 1, CPU:0.240, REAL:0.249, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1634.3M
[04/13 15:25:23     23s] All LLGs are deleted
[04/13 15:25:23     23s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1634.3M
[04/13 15:25:23     23s] *** Finished Initial Placement (cpu=0:00:04.2, real=0:00:05.0, mem=1634.3M) ***
[04/13 15:25:23     23s] z: 2, totalTracks: 1
[04/13 15:25:23     23s] z: 4, totalTracks: 1
[04/13 15:25:23     23s] z: 6, totalTracks: 1
[04/13 15:25:23     23s] z: 8, totalTracks: 1
[04/13 15:25:23     23s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/13 15:25:23     23s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1634.3M
[04/13 15:25:23     23s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/13 15:25:23     23s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.006, MEM:1634.3M
[04/13 15:25:23     23s] Fast DP-INIT is on for default
[04/13 15:25:23     23s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/13 15:25:23     23s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.001, MEM:1634.3M
[04/13 15:25:23     23s] default core: bins with density > 0.750 = 10.00 % ( 2 / 20 )
[04/13 15:25:23     23s] Density distribution unevenness ratio = 3.313%
[04/13 15:25:23     23s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1634.3M
[04/13 15:25:23     23s] All LLGs are deleted
[04/13 15:25:23     23s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1634.3M
[04/13 15:25:23     23s] 
[04/13 15:25:23     23s] *** Start incrementalPlace ***
[04/13 15:25:23     23s] User Input Parameters:
[04/13 15:25:23     23s] - Congestion Driven    : On
[04/13 15:25:23     23s] - Timing Driven        : On
[04/13 15:25:23     23s] - Area-Violation Based : On
[04/13 15:25:23     23s] - Start Rollback Level : -5
[04/13 15:25:23     23s] - Legalized            : On
[04/13 15:25:23     23s] - Window Based         : Off
[04/13 15:25:23     23s] - eDen incr mode       : Off
[04/13 15:25:23     23s] - Small incr mode      : Off
[04/13 15:25:23     23s] 
[04/13 15:25:23     23s] No Views given, use default active views for adaptive view pruning
[04/13 15:25:23     23s] SKP will enable view:
[04/13 15:25:23     23s]   analysis_default
[04/13 15:25:23     23s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.005, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1634.3M
[04/13 15:25:23     23s] Starting Early Global Route congestion estimation: mem = 1634.3M
[04/13 15:25:23     23s] (I)       Started Import and model ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Create place DB ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Import place data ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Read instances and placement ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Read nets ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Create route DB ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       == Non-default Options ==
[04/13 15:25:23     23s] (I)       Maximum routing layer                              : 7
[04/13 15:25:23     23s] (I)       Number of threads                                  : 1
[04/13 15:25:23     23s] (I)       Use non-blocking free Dbs wires                    : false
[04/13 15:25:23     23s] (I)       Method to set GCell size                           : row
[04/13 15:25:23     23s] (I)       Counted 1192 PG shapes. We will not process PG shapes layer by layer.
[04/13 15:25:23     23s] (I)       Started Import route data (1T) ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Use row-based GCell size
[04/13 15:25:23     23s] (I)       Use row-based GCell align
[04/13 15:25:23     23s] (I)       GCell unit size   : 2800
[04/13 15:25:23     23s] (I)       GCell multiplier  : 1
[04/13 15:25:23     23s] (I)       GCell row height  : 2800
[04/13 15:25:23     23s] (I)       Actual row height : 2800
[04/13 15:25:23     23s] (I)       GCell align ref   : 74860 75040
[04/13 15:25:23     23s] [NR-eGR] Track table information for default rule: 
[04/13 15:25:23     23s] [NR-eGR] metal1 has no routable track
[04/13 15:25:23     23s] [NR-eGR] metal2 has single uniform track structure
[04/13 15:25:23     23s] [NR-eGR] metal3 has single uniform track structure
[04/13 15:25:23     23s] [NR-eGR] metal4 has single uniform track structure
[04/13 15:25:23     23s] [NR-eGR] metal5 has single uniform track structure
[04/13 15:25:23     23s] [NR-eGR] metal6 has single uniform track structure
[04/13 15:25:23     23s] [NR-eGR] metal7 has single uniform track structure
[04/13 15:25:23     23s] (I)       ===========================================================================
[04/13 15:25:23     23s] (I)       == Report All Rule Vias ==
[04/13 15:25:23     23s] (I)       ===========================================================================
[04/13 15:25:23     23s] (I)        Via Rule : (Default)
[04/13 15:25:23     23s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/13 15:25:23     23s] (I)       ---------------------------------------------------------------------------
[04/13 15:25:23     23s] (I)        1    9 : via1_8                      8 : via1_7                   
[04/13 15:25:23     23s] (I)        2   10 : via2_8                     12 : via2_5                   
[04/13 15:25:23     23s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/13 15:25:23     23s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/13 15:25:23     23s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/13 15:25:23     23s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/13 15:25:23     23s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/13 15:25:23     23s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/13 15:25:23     23s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/13 15:25:23     23s] (I)       ===========================================================================
[04/13 15:25:23     23s] (I)       Started Read blockages ( Layer 2-7 ) ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Read routing blockages ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Read instance blockages ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Read PG blockages ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] [NR-eGR] Read 2069 PG shapes
[04/13 15:25:23     23s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Read boundary cut boxes ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] [NR-eGR] #Routing Blockages  : 0
[04/13 15:25:23     23s] [NR-eGR] #Instance Blockages : 0
[04/13 15:25:23     23s] [NR-eGR] #PG Blockages       : 2069
[04/13 15:25:23     23s] [NR-eGR] #Halo Blockages     : 0
[04/13 15:25:23     23s] [NR-eGR] #Boundary Blockages : 0
[04/13 15:25:23     23s] (I)       Finished Read blockages ( Layer 2-7 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Read blackboxes ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/13 15:25:23     23s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Read prerouted ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/13 15:25:23     23s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Read unlegalized nets ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Read nets ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] [NR-eGR] Read numTotalNets=1516  numIgnoredNets=0
[04/13 15:25:23     23s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Set up via pillars ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       early_global_route_priority property id does not exist.
[04/13 15:25:23     23s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Model blockages into capacity
[04/13 15:25:23     23s] (I)       Read Num Blocks=2069  Num Prerouted Wires=0  Num CS=0
[04/13 15:25:23     23s] (I)       Started Initialize 3D capacity ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Layer 1 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:23     23s] (I)       Layer 2 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:23     23s] (I)       Layer 3 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:23     23s] (I)       Layer 4 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:23     23s] (I)       Layer 5 (V) : #blockages 317 : #preroutes 0
[04/13 15:25:23     23s] (I)       Layer 6 (H) : #blockages 112 : #preroutes 0
[04/13 15:25:23     23s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       -- layer congestion ratio --
[04/13 15:25:23     23s] (I)       Layer 1 : 0.100000
[04/13 15:25:23     23s] (I)       Layer 2 : 0.700000
[04/13 15:25:23     23s] (I)       Layer 3 : 0.700000
[04/13 15:25:23     23s] (I)       Layer 4 : 0.700000
[04/13 15:25:23     23s] (I)       Layer 5 : 0.700000
[04/13 15:25:23     23s] (I)       Layer 6 : 0.700000
[04/13 15:25:23     23s] (I)       Layer 7 : 0.700000
[04/13 15:25:23     23s] (I)       ----------------------------
[04/13 15:25:23     23s] (I)       Number of ignored nets                =      0
[04/13 15:25:23     23s] (I)       Number of connected nets              =      0
[04/13 15:25:23     23s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/13 15:25:23     23s] (I)       Number of clock nets                  =      4.  Ignored: No
[04/13 15:25:23     23s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/13 15:25:23     23s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/13 15:25:23     23s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/13 15:25:23     23s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/13 15:25:23     23s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/13 15:25:23     23s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/13 15:25:23     23s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/13 15:25:23     23s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Read aux data ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Others data preparation ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[04/13 15:25:23     23s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Create route kernel ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Ndr track 0 does not exist
[04/13 15:25:23     23s] (I)       ---------------------Grid Graph Info--------------------
[04/13 15:25:23     23s] (I)       Routing area        : (0, 0) - (262960, 262080)
[04/13 15:25:23     23s] (I)       Core area           : (74860, 75040) - (188100, 187040)
[04/13 15:25:23     23s] (I)       Site width          :   380  (dbu)
[04/13 15:25:23     23s] (I)       Row height          :  2800  (dbu)
[04/13 15:25:23     23s] (I)       GCell row height    :  2800  (dbu)
[04/13 15:25:23     23s] (I)       GCell width         :  2800  (dbu)
[04/13 15:25:23     23s] (I)       GCell height        :  2800  (dbu)
[04/13 15:25:23     23s] (I)       Grid                :    94    93     7
[04/13 15:25:23     23s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[04/13 15:25:23     23s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0
[04/13 15:25:23     23s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800
[04/13 15:25:23     23s] (I)       Default wire width  :   140   140   140   280   280   280   800
[04/13 15:25:23     23s] (I)       Default wire space  :   130   140   140   280   280   280   800
[04/13 15:25:23     23s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600
[04/13 15:25:23     23s] (I)       Default pitch size  :   270   380   280   560   560   560  1680
[04/13 15:25:23     23s] (I)       First track coord   :     0   190   140   570   700   570  1260
[04/13 15:25:23     23s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67
[04/13 15:25:23     23s] (I)       Total num of tracks :     0   692   936   469   467   469   156
[04/13 15:25:23     23s] (I)       Num of masks        :     1     1     1     1     1     1     1
[04/13 15:25:23     23s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[04/13 15:25:23     23s] (I)       --------------------------------------------------------
[04/13 15:25:23     23s] 
[04/13 15:25:23     23s] [NR-eGR] ============ Routing rule table ============
[04/13 15:25:23     23s] [NR-eGR] Rule id: 0  Nets: 1516 
[04/13 15:25:23     23s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/13 15:25:23     23s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680
[04/13 15:25:23     23s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:23     23s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:23     23s] [NR-eGR] ========================================
[04/13 15:25:23     23s] [NR-eGR] 
[04/13 15:25:23     23s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/13 15:25:23     23s] (I)       blocked tracks on layer2 : = 4140 / 64356 (6.43%)
[04/13 15:25:23     23s] (I)       blocked tracks on layer3 : = 820 / 87984 (0.93%)
[04/13 15:25:23     23s] (I)       blocked tracks on layer4 : = 2870 / 43617 (6.58%)
[04/13 15:25:23     23s] (I)       blocked tracks on layer5 : = 820 / 43898 (1.87%)
[04/13 15:25:23     23s] (I)       blocked tracks on layer6 : = 24696 / 43617 (56.62%)
[04/13 15:25:23     23s] (I)       blocked tracks on layer7 : = 8733 / 14664 (59.55%)
[04/13 15:25:23     23s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Reset routing kernel
[04/13 15:25:23     23s] (I)       Started Global Routing ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Initialization ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       totalPins=5602  totalGlobalPin=5337 (95.27%)
[04/13 15:25:23     23s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Net group 1 ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Generate topology ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       total 2D Cap : 260272 = (136203 H, 124069 V)
[04/13 15:25:23     23s] [NR-eGR] Layer group 1: route 1516 net(s) in layer range [2, 7]
[04/13 15:25:23     23s] (I)       
[04/13 15:25:23     23s] (I)       ============  Phase 1a Route ============
[04/13 15:25:23     23s] (I)       Started Phase 1a ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Pattern routing ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Usage: 11738 = (5913 H, 5825 V) = (4.34% H, 4.69% V) = (8.278e+03um H, 8.155e+03um V)
[04/13 15:25:23     23s] (I)       Started Add via demand to 2D ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       
[04/13 15:25:23     23s] (I)       ============  Phase 1b Route ============
[04/13 15:25:23     23s] (I)       Started Phase 1b ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Usage: 11738 = (5913 H, 5825 V) = (4.34% H, 4.69% V) = (8.278e+03um H, 8.155e+03um V)
[04/13 15:25:23     23s] (I)       Overflow of layer group 1: 0.05% H + 1.60% V. EstWL: 1.643320e+04um
[04/13 15:25:23     23s] (I)       Congestion metric : 0.05%H 1.60%V, 1.65%HV
[04/13 15:25:23     23s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/13 15:25:23     23s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       
[04/13 15:25:23     23s] (I)       ============  Phase 1c Route ============
[04/13 15:25:23     23s] (I)       Started Phase 1c ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Usage: 11738 = (5913 H, 5825 V) = (4.34% H, 4.69% V) = (8.278e+03um H, 8.155e+03um V)
[04/13 15:25:23     23s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       
[04/13 15:25:23     23s] (I)       ============  Phase 1d Route ============
[04/13 15:25:23     23s] (I)       Started Phase 1d ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Usage: 11738 = (5913 H, 5825 V) = (4.34% H, 4.69% V) = (8.278e+03um H, 8.155e+03um V)
[04/13 15:25:23     23s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       
[04/13 15:25:23     23s] (I)       ============  Phase 1e Route ============
[04/13 15:25:23     23s] (I)       Started Phase 1e ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Route legalization ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Usage: 11738 = (5913 H, 5825 V) = (4.34% H, 4.69% V) = (8.278e+03um H, 8.155e+03um V)
[04/13 15:25:23     23s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 1.60% V. EstWL: 1.643320e+04um
[04/13 15:25:23     23s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       
[04/13 15:25:23     23s] (I)       ============  Phase 1l Route ============
[04/13 15:25:23     23s] (I)       Started Phase 1l ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Layer assignment (1T) ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Clean cong LA ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/13 15:25:23     23s] (I)       Layer  2:      62422      5287        44           0       63722    ( 0.00%) 
[04/13 15:25:23     23s] (I)       Layer  3:      86228      5691         4           0       86490    ( 0.00%) 
[04/13 15:25:23     23s] (I)       Layer  4:      42201      2835        50           0       43240    ( 0.00%) 
[04/13 15:25:23     23s] (I)       Layer  5:      42611      1173         1           0       43245    ( 0.00%) 
[04/13 15:25:23     23s] (I)       Layer  6:      18664       679         0       19850       23390    (45.91%) 
[04/13 15:25:23     23s] (I)       Layer  7:       5856        37         0        7868        6546    (54.59%) 
[04/13 15:25:23     23s] (I)       Total:        257982     15702        99       27718      266633    ( 9.42%) 
[04/13 15:25:23     23s] (I)       
[04/13 15:25:23     23s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/13 15:25:23     23s] [NR-eGR]                        OverCon           OverCon            
[04/13 15:25:23     23s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/13 15:25:23     23s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/13 15:25:23     23s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:23     23s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:23     23s] [NR-eGR]  metal2  (2)        36( 0.42%)         1( 0.01%)   ( 0.43%) 
[04/13 15:25:23     23s] [NR-eGR]  metal3  (3)         3( 0.03%)         0( 0.00%)   ( 0.03%) 
[04/13 15:25:23     23s] [NR-eGR]  metal4  (4)        36( 0.42%)         2( 0.02%)   ( 0.44%) 
[04/13 15:25:23     23s] [NR-eGR]  metal5  (5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/13 15:25:23     23s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:23     23s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:23     23s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:23     23s] [NR-eGR] Total               76( 0.18%)         3( 0.01%)   ( 0.18%) 
[04/13 15:25:23     23s] [NR-eGR] 
[04/13 15:25:23     23s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Export 3D cong map ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       total 2D Cap : 261132 = (136230 H, 124902 V)
[04/13 15:25:23     23s] (I)       Started Export 2D cong map ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.18% V
[04/13 15:25:23     23s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.21% V
[04/13 15:25:23     23s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1634.3M
[04/13 15:25:23     23s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.040, MEM:1634.3M
[04/13 15:25:23     23s] OPERPROF: Starting HotSpotCal at level 1, MEM:1634.3M
[04/13 15:25:23     23s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:23     23s] [hotspot] |            |   max hotspot | total hotspot |
[04/13 15:25:23     23s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:23     23s] [hotspot] | normalized |          0.00 |          0.00 |
[04/13 15:25:23     23s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:23     23s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/13 15:25:23     23s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/13 15:25:23     23s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1634.3M
[04/13 15:25:23     23s] Skipped repairing congestion.
[04/13 15:25:23     23s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1634.3M
[04/13 15:25:23     23s] Starting Early Global Route wiring: mem = 1634.3M
[04/13 15:25:23     23s] (I)       Started Free existing wires ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       ============= Track Assignment ============
[04/13 15:25:23     23s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Track Assignment (1T) ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/13 15:25:23     23s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Run Multi-thread track assignment
[04/13 15:25:23     23s] (I)       Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Export ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] [NR-eGR] Started Export DB wires ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] [NR-eGR] Started Export all nets ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] [NR-eGR] Started Set wire vias ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:23     23s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5602
[04/13 15:25:23     23s] [NR-eGR] metal2  (2V) length: 4.835445e+03um, number of vias: 7438
[04/13 15:25:23     23s] [NR-eGR] metal3  (3H) length: 7.425165e+03um, number of vias: 2336
[04/13 15:25:23     23s] [NR-eGR] metal4  (4V) length: 3.595885e+03um, number of vias: 441
[04/13 15:25:23     23s] [NR-eGR] metal5  (5H) length: 1.540620e+03um, number of vias: 256
[04/13 15:25:23     23s] [NR-eGR] metal6  (6V) length: 9.604600e+02um, number of vias: 8
[04/13 15:25:23     23s] [NR-eGR] metal7  (7H) length: 5.180000e+01um, number of vias: 0
[04/13 15:25:23     23s] [NR-eGR] Total length: 1.840938e+04um, number of vias: 16081
[04/13 15:25:23     23s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:23     23s] [NR-eGR] Total eGR-routed clock nets wire length: 2.680350e+02um 
[04/13 15:25:23     23s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:23     23s] (I)       Started Update net boxes ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Update timing ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Started Postprocess design ( Curr Mem: 1634.28 MB )
[04/13 15:25:23     23s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1631.28 MB )
[04/13 15:25:23     23s] Early Global Route wiring runtime: 0.05 seconds, mem = 1631.3M
[04/13 15:25:23     23s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.050, REAL:0.049, MEM:1631.3M
[04/13 15:25:23     23s] 0 delay mode for cte disabled.
[04/13 15:25:23     23s] SKP cleared!
[04/13 15:25:23     23s] 
[04/13 15:25:23     23s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[04/13 15:25:23     23s] Tdgp not successfully inited but do clear! skip clearing
[04/13 15:25:23     23s] **placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 1563.3M **
[04/13 15:25:23     23s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/13 15:25:23     23s] VSMManager cleared!
[04/13 15:25:23     24s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 790.1M, totSessionCpu=0:00:24 **
[04/13 15:25:23     24s] **WARN: (IMPOPT-576):	110 nets have unplaced terms. 
[04/13 15:25:23     24s] Type 'man IMPOPT-576' for more detail.
[04/13 15:25:23     24s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/13 15:25:23     24s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:23     24s] *** InitOpt #1 [begin] : totSession cpu/real = 0:00:24.0/0:00:26.4 (0.9), mem = 1563.3M
[04/13 15:25:23     24s] GigaOpt running with 1 threads.
[04/13 15:25:23     24s] Info: 1 threads available for lower-level modules during optimization.
[04/13 15:25:23     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:1563.3M
[04/13 15:25:23     24s] z: 2, totalTracks: 1
[04/13 15:25:23     24s] z: 4, totalTracks: 1
[04/13 15:25:23     24s] z: 6, totalTracks: 1
[04/13 15:25:23     24s] z: 8, totalTracks: 1
[04/13 15:25:23     24s] #spOpts: N=45 minPadR=1.1 
[04/13 15:25:23     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1563.3M
[04/13 15:25:23     24s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1563.3M
[04/13 15:25:23     24s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/13 15:25:23     24s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1563.3M
[04/13 15:25:23     24s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.006, MEM:1563.3M
[04/13 15:25:23     24s] Fast DP-INIT is on for default
[04/13 15:25:23     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/13 15:25:23     24s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.010, MEM:1563.3M
[04/13 15:25:23     24s] OPERPROF:     Starting CMU at level 3, MEM:1563.3M
[04/13 15:25:23     24s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1563.3M
[04/13 15:25:23     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:1563.3M
[04/13 15:25:23     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1563.3MB).
[04/13 15:25:23     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1563.3M
[04/13 15:25:23     24s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1563.3M
[04/13 15:25:23     24s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1563.3M
[04/13 15:25:23     24s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:23     24s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:23     24s] LayerId::1 widthSet size::4
[04/13 15:25:23     24s] LayerId::2 widthSet size::4
[04/13 15:25:23     24s] LayerId::3 widthSet size::4
[04/13 15:25:23     24s] LayerId::4 widthSet size::4
[04/13 15:25:23     24s] LayerId::5 widthSet size::4
[04/13 15:25:23     24s] LayerId::6 widthSet size::4
[04/13 15:25:23     24s] LayerId::7 widthSet size::4
[04/13 15:25:23     24s] LayerId::8 widthSet size::4
[04/13 15:25:23     24s] LayerId::9 widthSet size::4
[04/13 15:25:23     24s] LayerId::10 widthSet size::3
[04/13 15:25:23     24s] Updating RC grid for preRoute extraction ...
[04/13 15:25:23     24s] Initializing multi-corner capacitance tables ... 
[04/13 15:25:23     24s] Initializing multi-corner resistance tables ...
[04/13 15:25:23     24s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:23     24s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:25:23     24s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.343223 ; uaWl: 1.000000 ; uaWlH: 0.334002 ; aWlH: 0.000000 ; Pmax: 0.861500 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 80 ; 
[04/13 15:25:23     24s] 
[04/13 15:25:23     24s] Creating Lib Analyzer ...
[04/13 15:25:23     24s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:23     24s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/13 15:25:23     24s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/13 15:25:23     24s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/13 15:25:23     24s] 
[04/13 15:25:23     24s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:25:23     24s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:24.4 mem=1569.3M
[04/13 15:25:23     24s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:24.4 mem=1569.3M
[04/13 15:25:23     24s] Creating Lib Analyzer, finished. 
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	clk[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	reset[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	istream_msg[69] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	istream_msg[68] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	istream_msg[67] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	istream_msg[66] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	istream_msg[65] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	istream_msg[64] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	istream_msg[63] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	istream_msg[62] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	istream_msg[61] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	istream_msg[60] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	istream_msg[59] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	istream_msg[58] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	istream_msg[57] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	istream_msg[56] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	istream_msg[55] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	istream_msg[54] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	istream_msg[53] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (IMPOPT-665):	istream_msg[52] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/13 15:25:23     24s] Type 'man IMPOPT-665' for more detail.
[04/13 15:25:23     24s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[04/13 15:25:23     24s] To increase the message display limit, refer to the product command reference manual.
[04/13 15:25:23     24s] #optDebug: fT-S <1 2 3 1 0>
[04/13 15:25:23     24s] 
[04/13 15:25:23     24s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -powerEffort high', as set by setDesignMode
[04/13 15:25:23     24s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 848.0M, totSessionCpu=0:00:24 **
[04/13 15:25:23     24s] *** optDesign -preCTS ***
[04/13 15:25:23     24s] DRC Margin: user margin 0.0; extra margin 0.2
[04/13 15:25:23     24s] Setup Target Slack: user slack 0; extra slack 0.0
[04/13 15:25:23     24s] Hold Target Slack: user slack 0
[04/13 15:25:23     24s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[04/13 15:25:23     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1605.9M
[04/13 15:25:23     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1605.9M
[04/13 15:25:23     24s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1605.9M
[04/13 15:25:23     24s] All LLGs are deleted
[04/13 15:25:23     24s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1605.9M
[04/13 15:25:23     24s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1605.9M
[04/13 15:25:23     24s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1605.9M
[04/13 15:25:23     24s] ### Creating LA Mngr. totSessionCpu=0:00:24.5 mem=1605.9M
[04/13 15:25:23     24s] ### Creating LA Mngr, finished. totSessionCpu=0:00:24.5 mem=1605.9M
[04/13 15:25:23     24s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Import and model ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Create place DB ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Import place data ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Read instances and placement ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Number of ignored instance 0
[04/13 15:25:23     24s] (I)       Number of inbound cells 0
[04/13 15:25:23     24s] (I)       Number of opened ILM blockages 0
[04/13 15:25:23     24s] (I)       numMoveCells=1480, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[04/13 15:25:23     24s] (I)       cell height: 2800, count: 1480
[04/13 15:25:23     24s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Read nets ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Number of nets = 1516 ( 107 ignored )
[04/13 15:25:23     24s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Read rows... (mem=1605.9M)
[04/13 15:25:23     24s] (I)       Done Read rows (cpu=0.000s, mem=1605.9M)
[04/13 15:25:23     24s] (I)       Identified Clock instances: Flop 71, Clock buffer/inverter 0, Gate 3, Logic 0
[04/13 15:25:23     24s] (I)       Read module constraints... (mem=1605.9M)
[04/13 15:25:23     24s] (I)       Done Read module constraints (cpu=0.000s, mem=1605.9M)
[04/13 15:25:23     24s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Create route DB ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       == Non-default Options ==
[04/13 15:25:23     24s] (I)       Maximum routing layer                              : 7
[04/13 15:25:23     24s] (I)       Buffering-aware routing                            : true
[04/13 15:25:23     24s] (I)       Spread congestion away from blockages              : true
[04/13 15:25:23     24s] (I)       Number of threads                                  : 1
[04/13 15:25:23     24s] (I)       Overflow penalty cost                              : 10
[04/13 15:25:23     24s] (I)       Punch through distance                             : 2596.670000
[04/13 15:25:23     24s] (I)       Source-to-sink ratio                               : 0.300000
[04/13 15:25:23     24s] (I)       Method to set GCell size                           : row
[04/13 15:25:23     24s] (I)       Counted 1192 PG shapes. We will not process PG shapes layer by layer.
[04/13 15:25:23     24s] (I)       Started Import route data (1T) ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Use row-based GCell size
[04/13 15:25:23     24s] (I)       Use row-based GCell align
[04/13 15:25:23     24s] (I)       GCell unit size   : 2800
[04/13 15:25:23     24s] (I)       GCell multiplier  : 1
[04/13 15:25:23     24s] (I)       GCell row height  : 2800
[04/13 15:25:23     24s] (I)       Actual row height : 2800
[04/13 15:25:23     24s] (I)       GCell align ref   : 74860 75040
[04/13 15:25:23     24s] [NR-eGR] Track table information for default rule: 
[04/13 15:25:23     24s] [NR-eGR] metal1 has no routable track
[04/13 15:25:23     24s] [NR-eGR] metal2 has single uniform track structure
[04/13 15:25:23     24s] [NR-eGR] metal3 has single uniform track structure
[04/13 15:25:23     24s] [NR-eGR] metal4 has single uniform track structure
[04/13 15:25:23     24s] [NR-eGR] metal5 has single uniform track structure
[04/13 15:25:23     24s] [NR-eGR] metal6 has single uniform track structure
[04/13 15:25:23     24s] [NR-eGR] metal7 has single uniform track structure
[04/13 15:25:23     24s] (I)       ===========================================================================
[04/13 15:25:23     24s] (I)       == Report All Rule Vias ==
[04/13 15:25:23     24s] (I)       ===========================================================================
[04/13 15:25:23     24s] (I)        Via Rule : (Default)
[04/13 15:25:23     24s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/13 15:25:23     24s] (I)       ---------------------------------------------------------------------------
[04/13 15:25:23     24s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/13 15:25:23     24s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/13 15:25:23     24s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/13 15:25:23     24s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/13 15:25:23     24s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/13 15:25:23     24s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/13 15:25:23     24s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/13 15:25:23     24s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/13 15:25:23     24s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/13 15:25:23     24s] (I)       ===========================================================================
[04/13 15:25:23     24s] (I)       Started Read blockages ( Layer 2-7 ) ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Read routing blockages ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Read instance blockages ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Read PG blockages ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] [NR-eGR] Read 2069 PG shapes
[04/13 15:25:23     24s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Read boundary cut boxes ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] [NR-eGR] #Routing Blockages  : 0
[04/13 15:25:23     24s] [NR-eGR] #Instance Blockages : 0
[04/13 15:25:23     24s] [NR-eGR] #PG Blockages       : 2069
[04/13 15:25:23     24s] [NR-eGR] #Halo Blockages     : 0
[04/13 15:25:23     24s] [NR-eGR] #Boundary Blockages : 0
[04/13 15:25:23     24s] (I)       Finished Read blockages ( Layer 2-7 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Read blackboxes ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/13 15:25:23     24s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Read prerouted ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/13 15:25:23     24s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Read unlegalized nets ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Read nets ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] [NR-eGR] Read numTotalNets=1516  numIgnoredNets=0
[04/13 15:25:23     24s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Set up via pillars ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       early_global_route_priority property id does not exist.
[04/13 15:25:23     24s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Model blockages into capacity
[04/13 15:25:23     24s] (I)       Read Num Blocks=2069  Num Prerouted Wires=0  Num CS=0
[04/13 15:25:23     24s] (I)       Started Initialize 3D capacity ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Layer 1 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:23     24s] (I)       Layer 2 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:23     24s] (I)       Layer 3 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:23     24s] (I)       Layer 4 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:23     24s] (I)       Layer 5 (V) : #blockages 317 : #preroutes 0
[04/13 15:25:23     24s] (I)       Layer 6 (H) : #blockages 112 : #preroutes 0
[04/13 15:25:23     24s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       -- layer congestion ratio --
[04/13 15:25:23     24s] (I)       Layer 1 : 0.100000
[04/13 15:25:23     24s] (I)       Layer 2 : 0.700000
[04/13 15:25:23     24s] (I)       Layer 3 : 0.700000
[04/13 15:25:23     24s] (I)       Layer 4 : 0.700000
[04/13 15:25:23     24s] (I)       Layer 5 : 0.700000
[04/13 15:25:23     24s] (I)       Layer 6 : 0.700000
[04/13 15:25:23     24s] (I)       Layer 7 : 0.700000
[04/13 15:25:23     24s] (I)       ----------------------------
[04/13 15:25:23     24s] (I)       Number of ignored nets                =      0
[04/13 15:25:23     24s] (I)       Number of connected nets              =      0
[04/13 15:25:23     24s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/13 15:25:23     24s] (I)       Number of clock nets                  =      4.  Ignored: No
[04/13 15:25:23     24s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/13 15:25:23     24s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/13 15:25:23     24s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/13 15:25:23     24s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/13 15:25:23     24s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/13 15:25:23     24s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/13 15:25:23     24s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/13 15:25:23     24s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Read aux data ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Constructing bin map
[04/13 15:25:23     24s] (I)       Initialize bin information with width=5600 height=5600
[04/13 15:25:23     24s] (I)       Done constructing bin map
[04/13 15:25:23     24s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Others data preparation ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[04/13 15:25:23     24s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Create route kernel ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Ndr track 0 does not exist
[04/13 15:25:23     24s] (I)       ---------------------Grid Graph Info--------------------
[04/13 15:25:23     24s] (I)       Routing area        : (0, 0) - (262960, 262080)
[04/13 15:25:23     24s] (I)       Core area           : (74860, 75040) - (188100, 187040)
[04/13 15:25:23     24s] (I)       Site width          :   380  (dbu)
[04/13 15:25:23     24s] (I)       Row height          :  2800  (dbu)
[04/13 15:25:23     24s] (I)       GCell row height    :  2800  (dbu)
[04/13 15:25:23     24s] (I)       GCell width         :  2800  (dbu)
[04/13 15:25:23     24s] (I)       GCell height        :  2800  (dbu)
[04/13 15:25:23     24s] (I)       Grid                :    94    93     7
[04/13 15:25:23     24s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[04/13 15:25:23     24s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0
[04/13 15:25:23     24s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800
[04/13 15:25:23     24s] (I)       Default wire width  :   140   140   140   280   280   280   800
[04/13 15:25:23     24s] (I)       Default wire space  :   130   140   140   280   280   280   800
[04/13 15:25:23     24s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600
[04/13 15:25:23     24s] (I)       Default pitch size  :   270   380   280   560   560   560  1680
[04/13 15:25:23     24s] (I)       First track coord   :     0   190   140   570   700   570  1260
[04/13 15:25:23     24s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67
[04/13 15:25:23     24s] (I)       Total num of tracks :     0   692   936   469   467   469   156
[04/13 15:25:23     24s] (I)       Num of masks        :     1     1     1     1     1     1     1
[04/13 15:25:23     24s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[04/13 15:25:23     24s] (I)       --------------------------------------------------------
[04/13 15:25:23     24s] 
[04/13 15:25:23     24s] [NR-eGR] ============ Routing rule table ============
[04/13 15:25:23     24s] [NR-eGR] Rule id: 0  Nets: 1516 
[04/13 15:25:23     24s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/13 15:25:23     24s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680
[04/13 15:25:23     24s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:23     24s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:23     24s] [NR-eGR] ========================================
[04/13 15:25:23     24s] [NR-eGR] 
[04/13 15:25:23     24s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/13 15:25:23     24s] (I)       blocked tracks on layer2 : = 4140 / 64356 (6.43%)
[04/13 15:25:23     24s] (I)       blocked tracks on layer3 : = 820 / 87984 (0.93%)
[04/13 15:25:23     24s] (I)       blocked tracks on layer4 : = 2870 / 43617 (6.58%)
[04/13 15:25:23     24s] (I)       blocked tracks on layer5 : = 820 / 43898 (1.87%)
[04/13 15:25:23     24s] (I)       blocked tracks on layer6 : = 24696 / 43617 (56.62%)
[04/13 15:25:23     24s] (I)       blocked tracks on layer7 : = 8733 / 14664 (59.55%)
[04/13 15:25:23     24s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Reset routing kernel
[04/13 15:25:23     24s] (I)       Started Global Routing ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Initialization ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       totalPins=5602  totalGlobalPin=5337 (95.27%)
[04/13 15:25:23     24s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Net group 1 ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Generate topology ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       total 2D Cap : 260272 = (136203 H, 124069 V)
[04/13 15:25:23     24s] (I)       #blocked areas for congestion spreading : 0
[04/13 15:25:23     24s] [NR-eGR] Layer group 1: route 1516 net(s) in layer range [2, 7]
[04/13 15:25:23     24s] (I)       
[04/13 15:25:23     24s] (I)       ============  Phase 1a Route ============
[04/13 15:25:23     24s] (I)       Started Phase 1a ( Curr Mem: 1605.92 MB )
[04/13 15:25:23     24s] (I)       Started Pattern routing ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Usage: 11815 = (6010 H, 5805 V) = (4.41% H, 4.68% V) = (8.414e+03um H, 8.127e+03um V)
[04/13 15:25:24     24s] (I)       Started Add via demand to 2D ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       
[04/13 15:25:24     24s] (I)       ============  Phase 1b Route ============
[04/13 15:25:24     24s] (I)       Started Phase 1b ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Usage: 11815 = (6010 H, 5805 V) = (4.41% H, 4.68% V) = (8.414e+03um H, 8.127e+03um V)
[04/13 15:25:24     24s] (I)       Overflow of layer group 1: 0.03% H + 1.62% V. EstWL: 1.654100e+04um
[04/13 15:25:24     24s] (I)       Congestion metric : 0.03%H 1.62%V, 1.65%HV
[04/13 15:25:24     24s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/13 15:25:24     24s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       
[04/13 15:25:24     24s] (I)       ============  Phase 1c Route ============
[04/13 15:25:24     24s] (I)       Started Phase 1c ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Usage: 11815 = (6010 H, 5805 V) = (4.41% H, 4.68% V) = (8.414e+03um H, 8.127e+03um V)
[04/13 15:25:24     24s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       
[04/13 15:25:24     24s] (I)       ============  Phase 1d Route ============
[04/13 15:25:24     24s] (I)       Started Phase 1d ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Usage: 11815 = (6010 H, 5805 V) = (4.41% H, 4.68% V) = (8.414e+03um H, 8.127e+03um V)
[04/13 15:25:24     24s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       
[04/13 15:25:24     24s] (I)       ============  Phase 1e Route ============
[04/13 15:25:24     24s] (I)       Started Phase 1e ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Started Route legalization ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Usage: 11815 = (6010 H, 5805 V) = (4.41% H, 4.68% V) = (8.414e+03um H, 8.127e+03um V)
[04/13 15:25:24     24s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 1.62% V. EstWL: 1.654100e+04um
[04/13 15:25:24     24s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       
[04/13 15:25:24     24s] (I)       ============  Phase 1l Route ============
[04/13 15:25:24     24s] (I)       Started Phase 1l ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Started Layer assignment (1T) ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Started Clean cong LA ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/13 15:25:24     24s] (I)       Layer  2:      62422      5305        53           0       63722    ( 0.00%) 
[04/13 15:25:24     24s] (I)       Layer  3:      86228      5821         5           0       86490    ( 0.00%) 
[04/13 15:25:24     24s] (I)       Layer  4:      42201      2759        50           0       43240    ( 0.00%) 
[04/13 15:25:24     24s] (I)       Layer  5:      42611      1174         1           0       43245    ( 0.00%) 
[04/13 15:25:24     24s] (I)       Layer  6:      18664       727         0       19850       23390    (45.91%) 
[04/13 15:25:24     24s] (I)       Layer  7:       5856        44         0        7868        6546    (54.59%) 
[04/13 15:25:24     24s] (I)       Total:        257982     15830       109       27718      266633    ( 9.42%) 
[04/13 15:25:24     24s] (I)       
[04/13 15:25:24     24s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/13 15:25:24     24s] [NR-eGR]                        OverCon           OverCon            
[04/13 15:25:24     24s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/13 15:25:24     24s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/13 15:25:24     24s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:24     24s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:24     24s] [NR-eGR]  metal2  (2)        42( 0.49%)         1( 0.01%)   ( 0.50%) 
[04/13 15:25:24     24s] [NR-eGR]  metal3  (3)         4( 0.05%)         0( 0.00%)   ( 0.05%) 
[04/13 15:25:24     24s] [NR-eGR]  metal4  (4)        38( 0.44%)         1( 0.01%)   ( 0.45%) 
[04/13 15:25:24     24s] [NR-eGR]  metal5  (5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/13 15:25:24     24s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:24     24s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:24     24s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:24     24s] [NR-eGR] Total               85( 0.20%)         2( 0.00%)   ( 0.20%) 
[04/13 15:25:24     24s] [NR-eGR] 
[04/13 15:25:24     24s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Started Export 3D cong map ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       total 2D Cap : 261132 = (136230 H, 124902 V)
[04/13 15:25:24     24s] (I)       Started Export 2D cong map ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.13% V
[04/13 15:25:24     24s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.16% V
[04/13 15:25:24     24s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Started Free existing wires ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       ============= Track Assignment ============
[04/13 15:25:24     24s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Started Track Assignment (1T) ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/13 15:25:24     24s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Run Multi-thread track assignment
[04/13 15:25:24     24s] (I)       Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Started Export ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] [NR-eGR] Started Export DB wires ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] [NR-eGR] Started Export all nets ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] [NR-eGR] Started Set wire vias ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:24     24s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5602
[04/13 15:25:24     24s] [NR-eGR] metal2  (2V) length: 4.854370e+03um, number of vias: 7525
[04/13 15:25:24     24s] [NR-eGR] metal3  (3H) length: 7.569170e+03um, number of vias: 2337
[04/13 15:25:24     24s] [NR-eGR] metal4  (4V) length: 3.474365e+03um, number of vias: 456
[04/13 15:25:24     24s] [NR-eGR] metal5  (5H) length: 1.523650e+03um, number of vias: 288
[04/13 15:25:24     24s] [NR-eGR] metal6  (6V) length: 1.020540e+03um, number of vias: 7
[04/13 15:25:24     24s] [NR-eGR] metal7  (7H) length: 6.048000e+01um, number of vias: 0
[04/13 15:25:24     24s] [NR-eGR] Total length: 1.850258e+04um, number of vias: 16215
[04/13 15:25:24     24s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:24     24s] [NR-eGR] Total eGR-routed clock nets wire length: 2.672950e+02um 
[04/13 15:25:24     24s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:24     24s] (I)       Started Update net boxes ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Started Update timing ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Started Postprocess design ( Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 1605.92 MB )
[04/13 15:25:24     24s] Extraction called for design 'ProcDpathAluWrapper' of instances=1480 and nets=1662 using extraction engine 'preRoute' .
[04/13 15:25:24     24s] PreRoute RC Extraction called for design ProcDpathAluWrapper.
[04/13 15:25:24     24s] RC Extraction called in multi-corner(1) mode.
[04/13 15:25:24     24s] RCMode: PreRoute
[04/13 15:25:24     24s]       RC Corner Indexes            0   
[04/13 15:25:24     24s] Capacitance Scaling Factor   : 1.00000 
[04/13 15:25:24     24s] Resistance Scaling Factor    : 1.00000 
[04/13 15:25:24     24s] Clock Cap. Scaling Factor    : 1.00000 
[04/13 15:25:24     24s] Clock Res. Scaling Factor    : 1.00000 
[04/13 15:25:24     24s] Shrink Factor                : 1.00000
[04/13 15:25:24     24s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/13 15:25:24     24s] Using capacitance table file ...
[04/13 15:25:24     24s] LayerId::1 widthSet size::4
[04/13 15:25:24     24s] LayerId::2 widthSet size::4
[04/13 15:25:24     24s] LayerId::3 widthSet size::4
[04/13 15:25:24     24s] LayerId::4 widthSet size::4
[04/13 15:25:24     24s] LayerId::5 widthSet size::4
[04/13 15:25:24     24s] LayerId::6 widthSet size::4
[04/13 15:25:24     24s] LayerId::7 widthSet size::4
[04/13 15:25:24     24s] LayerId::8 widthSet size::4
[04/13 15:25:24     24s] LayerId::9 widthSet size::4
[04/13 15:25:24     24s] LayerId::10 widthSet size::3
[04/13 15:25:24     24s] Updating RC grid for preRoute extraction ...
[04/13 15:25:24     24s] Initializing multi-corner capacitance tables ... 
[04/13 15:25:24     24s] Initializing multi-corner resistance tables ...
[04/13 15:25:24     24s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:25:24     24s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.341913 ; uaWl: 1.000000 ; uaWlH: 0.328551 ; aWlH: 0.000000 ; Pmax: 0.860100 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 80 ; 
[04/13 15:25:24     24s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1605.918M)
[04/13 15:25:24     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1605.9M
[04/13 15:25:24     24s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1605.9M
[04/13 15:25:24     24s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1605.9M
[04/13 15:25:24     24s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.006, MEM:1605.9M
[04/13 15:25:24     24s] Fast DP-INIT is on for default
[04/13 15:25:24     24s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1605.9M
[04/13 15:25:24     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1605.9M
[04/13 15:25:24     24s] Starting delay calculation for Setup views
[04/13 15:25:24     24s] #################################################################################
[04/13 15:25:24     24s] # Design Stage: PreRoute
[04/13 15:25:24     24s] # Design Name: ProcDpathAluWrapper
[04/13 15:25:24     24s] # Design Mode: 45nm
[04/13 15:25:24     24s] # Analysis Mode: MMMC OCV 
[04/13 15:25:24     24s] # Parasitics Mode: No SPEF/RCDB 
[04/13 15:25:24     24s] # Signoff Settings: SI Off 
[04/13 15:25:24     24s] #################################################################################
[04/13 15:25:24     24s] Calculate early delays in OCV mode...
[04/13 15:25:24     24s] Calculate late delays in OCV mode...
[04/13 15:25:24     24s] Topological Sorting (REAL = 0:00:00.0, MEM = 1619.7M, InitMEM = 1619.7M)
[04/13 15:25:24     24s] Start delay calculation (fullDC) (1 T). (MEM=1619.72)
[04/13 15:25:24     24s] End AAE Lib Interpolated Model. (MEM=1639.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:24     25s] Total number of fetched objects 1697
[04/13 15:25:24     25s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:24     25s] End delay calculation. (MEM=1692.15 CPU=0:00:00.3 REAL=0:00:00.0)
[04/13 15:25:24     25s] End delay calculation (fullDC). (MEM=1692.15 CPU=0:00:00.4 REAL=0:00:00.0)
[04/13 15:25:24     25s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1692.2M) ***
[04/13 15:25:24     25s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:25.3 mem=1692.2M)
[04/13 15:25:24     25s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.509  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.047   |     17 (17)      |
|   max_tran     |     6 (168)      |   -0.142   |     6 (168)      |
|   max_fanout   |     25 (25)      |    -16     |     27 (27)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.206%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 893.2M, totSessionCpu=0:00:25 **
[04/13 15:25:24     25s] *** InitOpt #1 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:25.3/0:00:27.7 (0.9), mem = 1667.4M
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s] =============================================================================================
[04/13 15:25:24     25s]  Step TAT Report for InitOpt #1                                                 20.12-s088_1
[04/13 15:25:24     25s] =============================================================================================
[04/13 15:25:24     25s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:25:24     25s] ---------------------------------------------------------------------------------------------
[04/13 15:25:24     25s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:24     25s] [ TimingUpdate           ]      1   0:00:00.0  (   3.1 % )     0:00:00.5 /  0:00:00.5    1.0
[04/13 15:25:24     25s] [ FullDelayCalc          ]      1   0:00:00.5  (  35.5 % )     0:00:00.5 /  0:00:00.4    1.0
[04/13 15:25:24     25s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.6 % )     0:00:00.6 /  0:00:00.6    1.0
[04/13 15:25:24     25s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:24     25s] [ DrvReport              ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/13 15:25:24     25s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  16.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:25:24     25s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:24     25s] [ MISC                   ]          0:00:00.5  (  41.1 % )     0:00:00.5 /  0:00:00.6    1.0
[04/13 15:25:24     25s] ---------------------------------------------------------------------------------------------
[04/13 15:25:24     25s]  InitOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[04/13 15:25:24     25s] ---------------------------------------------------------------------------------------------
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/13 15:25:24     25s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:25:24     25s] ### Creating PhyDesignMc. totSessionCpu=0:00:25.3 mem=1667.4M
[04/13 15:25:24     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1667.4M
[04/13 15:25:24     25s] z: 2, totalTracks: 1
[04/13 15:25:24     25s] z: 4, totalTracks: 1
[04/13 15:25:24     25s] z: 6, totalTracks: 1
[04/13 15:25:24     25s] z: 8, totalTracks: 1
[04/13 15:25:24     25s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/13 15:25:24     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1667.4M
[04/13 15:25:24     25s] OPERPROF:     Starting CMU at level 3, MEM:1667.4M
[04/13 15:25:24     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1667.4M
[04/13 15:25:24     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1667.4M
[04/13 15:25:24     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1667.4MB).
[04/13 15:25:24     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.007, MEM:1667.4M
[04/13 15:25:24     25s] TotalInstCnt at PhyDesignMc Initialization: 1,480
[04/13 15:25:24     25s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:25.3 mem=1667.4M
[04/13 15:25:24     25s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1667.4M
[04/13 15:25:24     25s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1667.4M
[04/13 15:25:24     25s] TotalInstCnt at PhyDesignMc Destruction: 1,480
[04/13 15:25:24     25s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:25:24     25s] ### Creating PhyDesignMc. totSessionCpu=0:00:25.3 mem=1667.4M
[04/13 15:25:24     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1667.4M
[04/13 15:25:24     25s] z: 2, totalTracks: 1
[04/13 15:25:24     25s] z: 4, totalTracks: 1
[04/13 15:25:24     25s] z: 6, totalTracks: 1
[04/13 15:25:24     25s] z: 8, totalTracks: 1
[04/13 15:25:24     25s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/13 15:25:24     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1667.4M
[04/13 15:25:24     25s] OPERPROF:     Starting CMU at level 3, MEM:1667.4M
[04/13 15:25:24     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1667.4M
[04/13 15:25:24     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1667.4M
[04/13 15:25:24     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1667.4MB).
[04/13 15:25:24     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1667.4M
[04/13 15:25:24     25s] TotalInstCnt at PhyDesignMc Initialization: 1,480
[04/13 15:25:24     25s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:25.3 mem=1667.4M
[04/13 15:25:24     25s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1667.4M
[04/13 15:25:24     25s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1667.4M
[04/13 15:25:24     25s] TotalInstCnt at PhyDesignMc Destruction: 1,480
[04/13 15:25:24     25s] *** Starting optimizing excluded clock nets MEM= 1667.4M) ***
[04/13 15:25:24     25s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1667.4M) ***
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s] Power Net Detected:
[04/13 15:25:24     25s]         Voltage	    Name
[04/13 15:25:24     25s]              0V	    VGND
[04/13 15:25:24     25s]              0V	    VSS
[04/13 15:25:24     25s]              0V	    VPWR
[04/13 15:25:24     25s]            1.1V	    VDD
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s] Begin Power Analysis
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s]              0V	    VGND
[04/13 15:25:24     25s]              0V	    VSS
[04/13 15:25:24     25s]              0V	    VPWR
[04/13 15:25:24     25s]            1.1V	    VDD
[04/13 15:25:24     25s] Begin Processing Timing Library for Power Calculation
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s] Begin Processing Timing Library for Power Calculation
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s] Begin Processing Power Net/Grid for Power Calculation
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=894.45MB/2783.70MB/894.46MB)
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s] Begin Processing Timing Window Data for Power Calculation
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s] ideal_clock(333.333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=894.55MB/2783.70MB/894.56MB)
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s] Begin Processing User Attributes
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=894.61MB/2783.70MB/894.61MB)
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s] Begin Processing Signal Activity
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=894.90MB/2783.70MB/894.90MB)
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s] Begin Power Computation
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s]       ----------------------------------------------------------
[04/13 15:25:24     25s]       # of cell(s) missing both power/leakage table: 0
[04/13 15:25:24     25s]       # of cell(s) missing power table: 0
[04/13 15:25:24     25s]       # of cell(s) missing leakage table: 0
[04/13 15:25:24     25s]       # of MSMV cell(s) missing power_level: 0
[04/13 15:25:24     25s]       ----------------------------------------------------------
[04/13 15:25:24     25s] 
[04/13 15:25:24     25s] 
[04/13 15:25:25     25s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=895.09MB/2783.70MB/895.09MB)
[04/13 15:25:25     25s] 
[04/13 15:25:25     25s] Begin Processing User Attributes
[04/13 15:25:25     25s] 
[04/13 15:25:25     25s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=895.09MB/2783.70MB/895.17MB)
[04/13 15:25:25     25s] 
[04/13 15:25:25     25s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=895.17MB/2783.70MB/895.18MB)
[04/13 15:25:25     25s] 
[04/13 15:25:25     25s] *



[04/13 15:25:25     25s] Total Power
[04/13 15:25:25     25s] -----------------------------------------------------------------------------------------
[04/13 15:25:25     25s] Total Leakage Power:         0.04874446
[04/13 15:25:25     25s] -----------------------------------------------------------------------------------------
[04/13 15:25:25     25s] Processing average sequential pin duty cycle 
[04/13 15:25:25     25s] Processing average sequential pin duty cycle 
[04/13 15:25:25     25s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:25:25     25s] ### Creating PhyDesignMc. totSessionCpu=0:00:25.7 mem=1689.8M
[04/13 15:25:25     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1689.8M
[04/13 15:25:25     25s] z: 2, totalTracks: 1
[04/13 15:25:25     25s] z: 4, totalTracks: 1
[04/13 15:25:25     25s] z: 6, totalTracks: 1
[04/13 15:25:25     25s] z: 8, totalTracks: 1
[04/13 15:25:25     25s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/13 15:25:25     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1689.8M
[04/13 15:25:25     25s] OPERPROF:     Starting CMU at level 3, MEM:1689.8M
[04/13 15:25:25     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1689.8M
[04/13 15:25:25     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1689.8M
[04/13 15:25:25     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1689.8MB).
[04/13 15:25:25     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1689.8M
[04/13 15:25:25     25s] TotalInstCnt at PhyDesignMc Initialization: 1,480
[04/13 15:25:25     25s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:25.7 mem=1689.8M
[04/13 15:25:25     25s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1689.8M
[04/13 15:25:25     25s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1689.8M
[04/13 15:25:25     25s] [INFO] Starting FDS 
[04/13 15:25:25     25s] Begin: Forced Downsizing 
[04/13 15:25:25     25s] ** Forced Downsizing WNS Slack 0.000  TNS Slack 0.000  Density 67.206 
[04/13 15:25:25     25s] (I,S,L,T): analysis_default: NA, NA, 0.0456632, 0.0456632
[04/13 15:25:25     25s] +---------+---------+--------+--------+------------+--------+
[04/13 15:25:25     25s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/13 15:25:25     25s] +---------+---------+--------+--------+------------+--------+
[04/13 15:25:25     25s] |   67.21%|        -|   0.000|   0.000|   0:00:00.0| 1690.8M|
[04/13 15:25:25     25s] |   67.17%|        2|   0.000|   0.000|   0:00:00.0| 1751.2M|
[04/13 15:25:25     25s] +---------+---------+--------+--------+------------+--------+
[04/13 15:25:25     25s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1751.2M
[04/13 15:25:25     25s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1751.2M
[04/13 15:25:25     25s] TotalInstCnt at PhyDesignMc Destruction: 1,480
[04/13 15:25:25     25s] Change summary: 0 (0/0/0) / 2 (0/2/0) sequential/combinational (up/down/same) sizing moves committed. 
[04/13 15:25:25     25s] ** Forced Downsizing WNS Slack 0.000  TNS Slack 0.000  Density 67.173 
[04/13 15:25:25     25s] End: Forced Downsizing 
[04/13 15:25:25     25s] The useful skew maximum allowed delay is: 0.3
[04/13 15:25:25     25s] #InfoCS: Num dontuse cells 9, Num usable cells 148
[04/13 15:25:25     25s] optDesignOneStep: Power Flow
[04/13 15:25:25     25s] #InfoCS: Num dontuse cells 9, Num usable cells 148
[04/13 15:25:25     25s] Deleting Lib Analyzer.
[04/13 15:25:25     25s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:00:25.9/0:00:28.3 (0.9), mem = 1751.2M
[04/13 15:25:25     25s] Info: 4 clock nets excluded from IPO operation.
[04/13 15:25:25     25s] ### Creating LA Mngr. totSessionCpu=0:00:25.9 mem=1751.2M
[04/13 15:25:25     25s] ### Creating LA Mngr, finished. totSessionCpu=0:00:25.9 mem=1751.2M
[04/13 15:25:25     25s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/13 15:25:25     25s] Processing average sequential pin duty cycle 
[04/13 15:25:25     25s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.60910.1
[04/13 15:25:25     25s] (I,S,L,T): analysis_default: NA, NA, 0.0456208, 0.0456208
[04/13 15:25:25     25s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:25:25     25s] ### Creating PhyDesignMc. totSessionCpu=0:00:25.9 mem=1735.9M
[04/13 15:25:25     25s] OPERPROF: Starting DPlace-Init at level 1, MEM:1735.9M
[04/13 15:25:25     25s] z: 2, totalTracks: 1
[04/13 15:25:25     25s] z: 4, totalTracks: 1
[04/13 15:25:25     25s] z: 6, totalTracks: 1
[04/13 15:25:25     25s] z: 8, totalTracks: 1
[04/13 15:25:25     25s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/13 15:25:25     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1735.9M
[04/13 15:25:25     25s] OPERPROF:     Starting CMU at level 3, MEM:1735.9M
[04/13 15:25:25     25s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1735.9M
[04/13 15:25:25     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1735.9M
[04/13 15:25:25     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1735.9MB).
[04/13 15:25:25     25s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1735.9M
[04/13 15:25:25     25s] TotalInstCnt at PhyDesignMc Initialization: 1,480
[04/13 15:25:25     25s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:25.9 mem=1735.9M
[04/13 15:25:25     25s] ### Creating TopoMgr, started
[04/13 15:25:25     25s] ### Creating TopoMgr, finished
[04/13 15:25:25     25s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:25     25s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:25     25s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:25     25s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:25     25s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:25     25s] 
[04/13 15:25:25     25s] Footprint cell information for calculating maxBufDist
[04/13 15:25:25     25s] *info: There are 9 candidate Buffer cells
[04/13 15:25:25     25s] *info: There are 6 candidate Inverter cells
[04/13 15:25:25     25s] 
[04/13 15:25:25     25s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:25     26s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:25     26s] ### Creating RouteCongInterface, started
[04/13 15:25:25     26s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:25     26s] 
[04/13 15:25:25     26s] Creating Lib Analyzer ...
[04/13 15:25:25     26s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:25     26s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/13 15:25:25     26s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/13 15:25:25     26s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/13 15:25:25     26s] 
[04/13 15:25:25     26s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:25:25     26s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:26.4 mem=1809.4M
[04/13 15:25:25     26s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:26.4 mem=1809.4M
[04/13 15:25:25     26s] Creating Lib Analyzer, finished. 
[04/13 15:25:25     26s] 
[04/13 15:25:25     26s] #optDebug:  {2, 1.000, 0.8500} {3, 0.456, 0.8500} {4, 0.456, 0.8500} {4, 0.456, 0.8500} {6, 0.048, 0.4488} {7, 0.048, 0.4488} 
[04/13 15:25:25     26s] 
[04/13 15:25:25     26s] #optDebug: {0, 1.000}
[04/13 15:25:25     26s] ### Creating RouteCongInterface, finished
[04/13 15:25:26     27s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1843.7M
[04/13 15:25:26     27s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1843.7M
[04/13 15:25:26     27s] 
[04/13 15:25:26     27s] Netlist preparation processing... 
[04/13 15:25:26     27s] Removed 0 instance
[04/13 15:25:26     27s] *info: Marking 0 isolation instances dont touch
[04/13 15:25:26     27s] *info: Marking 0 level shifter instances dont touch
[04/13 15:25:26     27s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1839.9M
[04/13 15:25:26     27s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1839.9M
[04/13 15:25:26     27s] TotalInstCnt at PhyDesignMc Destruction: 1,480
[04/13 15:25:26     27s] (I,S,L,T): analysis_default: NA, NA, 0.0456208, 0.0456208
[04/13 15:25:26     27s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.60910.1
[04/13 15:25:26     27s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:27.1/0:00:29.5 (0.9), mem = 1809.4M
[04/13 15:25:26     27s] 
[04/13 15:25:26     27s] =============================================================================================
[04/13 15:25:26     27s]  Step TAT Report for SimplifyNetlist #1                                         20.12-s088_1
[04/13 15:25:26     27s] =============================================================================================
[04/13 15:25:26     27s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:25:26     27s] ---------------------------------------------------------------------------------------------
[04/13 15:25:26     27s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  16.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:25:26     27s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:26     27s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[04/13 15:25:26     27s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:25:26     27s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  18.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:25:26     27s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:26     27s] [ MISC                   ]          0:00:00.7  (  63.2 % )     0:00:00.7 /  0:00:00.7    1.0
[04/13 15:25:26     27s] ---------------------------------------------------------------------------------------------
[04/13 15:25:26     27s]  SimplifyNetlist #1 TOTAL           0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[04/13 15:25:26     27s] ---------------------------------------------------------------------------------------------
[04/13 15:25:26     27s] 
[04/13 15:25:26     27s] skipped the cell partition in DRV
[04/13 15:25:26     27s] Leakage Power Opt: re-selecting buf/inv list 
[04/13 15:25:26     27s] #InfoCS: Num dontuse cells 9, Num usable cells 148
[04/13 15:25:26     27s] optDesignOneStep: Power Flow
[04/13 15:25:26     27s] #InfoCS: Num dontuse cells 9, Num usable cells 148
[04/13 15:25:26     27s] Deleting Lib Analyzer.
[04/13 15:25:26     27s] Begin: GigaOpt high fanout net optimization
[04/13 15:25:26     27s] GigaOpt HFN: use maxLocalDensity 1.2
[04/13 15:25:26     27s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/13 15:25:26     27s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:00:27.1/0:00:29.5 (0.9), mem = 1751.4M
[04/13 15:25:26     27s] Info: 4 clock nets excluded from IPO operation.
[04/13 15:25:26     27s] Processing average sequential pin duty cycle 
[04/13 15:25:26     27s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.60910.2
[04/13 15:25:26     27s] (I,S,L,T): analysis_default: NA, NA, 0.0456208, 0.0456208
[04/13 15:25:26     27s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:25:26     27s] ### Creating PhyDesignMc. totSessionCpu=0:00:27.1 mem=1751.4M
[04/13 15:25:26     27s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/13 15:25:26     27s] OPERPROF: Starting DPlace-Init at level 1, MEM:1751.4M
[04/13 15:25:26     27s] z: 2, totalTracks: 1
[04/13 15:25:26     27s] z: 4, totalTracks: 1
[04/13 15:25:26     27s] z: 6, totalTracks: 1
[04/13 15:25:26     27s] z: 8, totalTracks: 1
[04/13 15:25:26     27s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/13 15:25:26     27s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1751.4M
[04/13 15:25:26     27s] OPERPROF:     Starting CMU at level 3, MEM:1751.4M
[04/13 15:25:26     27s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1751.4M
[04/13 15:25:26     27s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1751.4M
[04/13 15:25:26     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1751.4MB).
[04/13 15:25:26     27s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1751.4M
[04/13 15:25:26     27s] TotalInstCnt at PhyDesignMc Initialization: 1,480
[04/13 15:25:26     27s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:27.1 mem=1751.4M
[04/13 15:25:26     27s] ### Creating RouteCongInterface, started
[04/13 15:25:26     27s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:26     27s] 
[04/13 15:25:26     27s] Creating Lib Analyzer ...
[04/13 15:25:26     27s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:26     27s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/13 15:25:26     27s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/13 15:25:26     27s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/13 15:25:26     27s] 
[04/13 15:25:26     27s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:25:26     27s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:27.3 mem=1751.4M
[04/13 15:25:26     27s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:27.4 mem=1751.4M
[04/13 15:25:26     27s] Creating Lib Analyzer, finished. 
[04/13 15:25:26     27s] 
[04/13 15:25:26     27s] #optDebug:  {2, 1.000, 0.8500} {3, 0.456, 0.7819} {4, 0.456, 0.7819} {4, 0.456, 0.7819} {6, 0.048, 0.3590} {7, 0.048, 0.3590} 
[04/13 15:25:26     27s] 
[04/13 15:25:26     27s] #optDebug: {0, 1.000}
[04/13 15:25:26     27s] ### Creating RouteCongInterface, finished
[04/13 15:25:26     27s] {MG  {4 0 3.4 0.340676}  {6 0 7 0.696386} }
[04/13 15:25:28     28s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/13 15:25:28     28s] Total-nets :: 1623, Stn-nets :: 107, ratio :: 6.59273 %
[04/13 15:25:28     28s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1766.6M
[04/13 15:25:28     28s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:1766.6M
[04/13 15:25:28     28s] TotalInstCnt at PhyDesignMc Destruction: 1,480
[04/13 15:25:28     28s] (I,S,L,T): analysis_default: NA, NA, 0.0456208, 0.0456208
[04/13 15:25:28     28s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.60910.2
[04/13 15:25:28     28s] *** DrvOpt #1 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:28.7/0:00:31.1 (0.9), mem = 1751.4M
[04/13 15:25:28     28s] 
[04/13 15:25:28     28s] =============================================================================================
[04/13 15:25:28     28s]  Step TAT Report for DrvOpt #1                                                  20.12-s088_1
[04/13 15:25:28     28s] =============================================================================================
[04/13 15:25:28     28s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:25:28     28s] ---------------------------------------------------------------------------------------------
[04/13 15:25:28     28s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  11.5 % )     0:00:00.2 /  0:00:00.2    1.2
[04/13 15:25:28     28s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:28     28s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[04/13 15:25:28     28s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.2
[04/13 15:25:28     28s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:28     28s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:28     28s] [ MISC                   ]          0:00:01.4  (  87.1 % )     0:00:01.4 /  0:00:01.4    1.0
[04/13 15:25:28     28s] ---------------------------------------------------------------------------------------------
[04/13 15:25:28     28s]  DrvOpt #1 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[04/13 15:25:28     28s] ---------------------------------------------------------------------------------------------
[04/13 15:25:28     28s] 
[04/13 15:25:28     28s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/13 15:25:28     28s] End: GigaOpt high fanout net optimization
[04/13 15:25:28     28s] Begin: GigaOpt DRV Optimization
[04/13 15:25:28     28s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/13 15:25:28     28s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:00:28.7/0:00:31.1 (0.9), mem = 1751.4M
[04/13 15:25:28     28s] Info: 4 clock nets excluded from IPO operation.
[04/13 15:25:28     28s] Processing average sequential pin duty cycle 
[04/13 15:25:28     28s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.60910.3
[04/13 15:25:28     28s] (I,S,L,T): analysis_default: NA, NA, 0.0456208, 0.0456208
[04/13 15:25:28     28s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:25:28     28s] ### Creating PhyDesignMc. totSessionCpu=0:00:28.7 mem=1751.4M
[04/13 15:25:28     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:1751.4M
[04/13 15:25:28     28s] z: 2, totalTracks: 1
[04/13 15:25:28     28s] z: 4, totalTracks: 1
[04/13 15:25:28     28s] z: 6, totalTracks: 1
[04/13 15:25:28     28s] z: 8, totalTracks: 1
[04/13 15:25:28     28s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/13 15:25:28     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1751.4M
[04/13 15:25:28     28s] OPERPROF:     Starting CMU at level 3, MEM:1751.4M
[04/13 15:25:28     28s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1751.4M
[04/13 15:25:28     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1751.4M
[04/13 15:25:28     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1751.4MB).
[04/13 15:25:28     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1751.4M
[04/13 15:25:28     28s] TotalInstCnt at PhyDesignMc Initialization: 1,480
[04/13 15:25:28     28s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:28.7 mem=1751.4M
[04/13 15:25:28     28s] ### Creating RouteCongInterface, started
[04/13 15:25:28     28s] 
[04/13 15:25:28     28s] #optDebug:  {2, 1.000, 0.8500} {3, 0.456, 0.7819} {4, 0.456, 0.7819} {4, 0.456, 0.7819} {6, 0.048, 0.3590} {7, 0.048, 0.3590} 
[04/13 15:25:28     28s] 
[04/13 15:25:28     28s] #optDebug: {0, 1.000}
[04/13 15:25:28     28s] ### Creating RouteCongInterface, finished
[04/13 15:25:28     28s] {MG  {4 0 3.4 0.340676}  {6 0 7 0.696386} }
[04/13 15:25:29     30s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1785.7M
[04/13 15:25:29     30s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1785.7M
[04/13 15:25:29     30s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/13 15:25:29     30s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/13 15:25:29     30s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/13 15:25:29     30s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/13 15:25:29     30s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/13 15:25:29     30s] Info: violation cost 189.559143 (cap = 20.137211, tran = 169.421906, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/13 15:25:29     30s] |    13|   363|    -0.18|    36|    36|    -0.05|    25|    25|     0|     0|     0.51|     0.00|       0|       0|       0| 67.17%|          |         |
[04/13 15:25:30     30s] Info: violation cost 0.383879 (cap = 0.383879, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/13 15:25:30     30s] |     0|     0|     0.00|     1|     1|    -0.02|    18|    18|     0|     0|     0.54|     0.00|      19|       0|      16| 67.90%| 0:00:01.0|  1840.9M|
[04/13 15:25:30     30s] Info: violation cost 0.383879 (cap = 0.383879, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/13 15:25:30     30s] |     0|     0|     0.00|     1|     1|    -0.02|    18|    18|     0|     0|     0.54|     0.00|       0|       0|       0| 67.90%| 0:00:00.0|  1840.9M|
[04/13 15:25:30     30s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/13 15:25:30     30s] 
[04/13 15:25:30     30s] ###############################################################################
[04/13 15:25:30     30s] #
[04/13 15:25:30     30s] #  Large fanout net report:  
[04/13 15:25:30     30s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/13 15:25:30     30s] #     - current density: 67.90
[04/13 15:25:30     30s] #
[04/13 15:25:30     30s] #  List of high fanout nets:
[04/13 15:25:30     30s] #
[04/13 15:25:30     30s] ###############################################################################
[04/13 15:25:30     30s] Bottom Preferred Layer:
[04/13 15:25:30     30s]     None
[04/13 15:25:30     30s] Via Pillar Rule:
[04/13 15:25:30     30s]     None
[04/13 15:25:30     30s] 
[04/13 15:25:30     30s] 
[04/13 15:25:30     30s] =======================================================================
[04/13 15:25:30     30s]                 Reasons for remaining drv violations
[04/13 15:25:30     30s] =======================================================================
[04/13 15:25:30     30s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[04/13 15:25:30     30s] 
[04/13 15:25:30     30s] MultiBuffering failure reasons
[04/13 15:25:30     30s] ------------------------------------------------
[04/13 15:25:30     30s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[04/13 15:25:30     30s] 
[04/13 15:25:30     30s] 
[04/13 15:25:30     30s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1840.9M) ***
[04/13 15:25:30     30s] 
[04/13 15:25:30     30s] Total-nets :: 1642, Stn-nets :: 107, ratio :: 6.51644 %
[04/13 15:25:30     30s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1821.8M
[04/13 15:25:30     30s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1821.8M
[04/13 15:25:30     30s] TotalInstCnt at PhyDesignMc Destruction: 1,499
[04/13 15:25:30     30s] (I,S,L,T): analysis_default: NA, NA, 0.0462031, 0.0462031
[04/13 15:25:30     30s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.60910.3
[04/13 15:25:30     30s] *** DrvOpt #2 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:00:30.8/0:00:33.2 (0.9), mem = 1806.5M
[04/13 15:25:30     30s] 
[04/13 15:25:30     30s] =============================================================================================
[04/13 15:25:30     30s]  Step TAT Report for DrvOpt #2                                                  20.12-s088_1
[04/13 15:25:30     30s] =============================================================================================
[04/13 15:25:30     30s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:25:30     30s] ---------------------------------------------------------------------------------------------
[04/13 15:25:30     30s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:30     30s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:30     30s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[04/13 15:25:30     30s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[04/13 15:25:30     30s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:30     30s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[04/13 15:25:30     30s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:30     30s] [ OptEval                ]      4   0:00:00.2  (  10.3 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:25:30     30s] [ OptCommit              ]      4   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.2
[04/13 15:25:30     30s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/13 15:25:30     30s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   2.2 % )     0:00:00.4 /  0:00:00.4    1.0
[04/13 15:25:30     30s] [ IncrDelayCalc          ]     31   0:00:00.3  (  15.8 % )     0:00:00.3 /  0:00:00.4    1.0
[04/13 15:25:30     30s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[04/13 15:25:30     30s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:30     30s] [ MISC                   ]          0:00:01.3  (  63.1 % )     0:00:01.3 /  0:00:01.3    1.0
[04/13 15:25:30     30s] ---------------------------------------------------------------------------------------------
[04/13 15:25:30     30s]  DrvOpt #2 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[04/13 15:25:30     30s] ---------------------------------------------------------------------------------------------
[04/13 15:25:30     30s] 
[04/13 15:25:30     30s] End: GigaOpt DRV Optimization
[04/13 15:25:30     30s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/13 15:25:30     30s] Leakage Power Opt: resetting the buf/inv selection
[04/13 15:25:30     30s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 999.8M, totSessionCpu=0:00:31 **
[04/13 15:25:30     30s] 
[04/13 15:25:30     30s] Active setup views:
[04/13 15:25:30     30s]  analysis_default
[04/13 15:25:30     30s]   Dominating endpoints: 0
[04/13 15:25:30     30s]   Dominating TNS: -0.000
[04/13 15:25:30     30s] 
[04/13 15:25:30     30s] Leakage Power Opt: re-selecting buf/inv list 
[04/13 15:25:30     30s] #InfoCS: Num dontuse cells 9, Num usable cells 148
[04/13 15:25:30     30s] optDesignOneStep: Power Flow
[04/13 15:25:30     30s] #InfoCS: Num dontuse cells 9, Num usable cells 148
[04/13 15:25:30     30s] Deleting Lib Analyzer.
[04/13 15:25:30     30s] Begin: GigaOpt Global Optimization
[04/13 15:25:30     30s] *info: use new DP (enabled)
[04/13 15:25:30     30s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[04/13 15:25:30     30s] Info: 4 clock nets excluded from IPO operation.
[04/13 15:25:30     30s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:00:30.9/0:00:33.2 (0.9), mem = 1780.8M
[04/13 15:25:30     30s] Processing average sequential pin duty cycle 
[04/13 15:25:30     30s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.60910.4
[04/13 15:25:30     30s] (I,S,L,T): analysis_default: NA, NA, 0.0462031, 0.0462031
[04/13 15:25:30     30s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:25:30     30s] ### Creating PhyDesignMc. totSessionCpu=0:00:30.9 mem=1765.5M
[04/13 15:25:30     30s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/13 15:25:30     30s] OPERPROF: Starting DPlace-Init at level 1, MEM:1765.5M
[04/13 15:25:30     30s] z: 2, totalTracks: 1
[04/13 15:25:30     30s] z: 4, totalTracks: 1
[04/13 15:25:30     30s] z: 6, totalTracks: 1
[04/13 15:25:30     30s] z: 8, totalTracks: 1
[04/13 15:25:30     30s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/13 15:25:30     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1765.5M
[04/13 15:25:30     30s] OPERPROF:     Starting CMU at level 3, MEM:1765.5M
[04/13 15:25:30     30s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1765.5M
[04/13 15:25:30     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1765.5M
[04/13 15:25:30     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1765.5MB).
[04/13 15:25:30     30s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1765.5M
[04/13 15:25:30     30s] TotalInstCnt at PhyDesignMc Initialization: 1,499
[04/13 15:25:30     30s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:30.9 mem=1765.5M
[04/13 15:25:30     30s] ### Creating RouteCongInterface, started
[04/13 15:25:30     30s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:30     30s] 
[04/13 15:25:30     30s] Creating Lib Analyzer ...
[04/13 15:25:30     30s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:30     30s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/13 15:25:30     30s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/13 15:25:30     30s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/13 15:25:30     30s] 
[04/13 15:25:30     30s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:25:30     31s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:31.1 mem=1765.5M
[04/13 15:25:30     31s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:31.1 mem=1765.5M
[04/13 15:25:30     31s] Creating Lib Analyzer, finished. 
[04/13 15:25:30     31s] 
[04/13 15:25:30     31s] #optDebug:  {2, 1.000, 0.8500} {3, 0.456, 0.8500} {4, 0.456, 0.8500} {4, 0.456, 0.8500} {6, 0.048, 0.4488} {7, 0.048, 0.4488} 
[04/13 15:25:30     31s] 
[04/13 15:25:30     31s] #optDebug: {0, 1.000}
[04/13 15:25:30     31s] ### Creating RouteCongInterface, finished
[04/13 15:25:30     31s] {MG  {4 0 3.4 0.340676}  {6 0 7 0.696386} }
[04/13 15:25:33     34s] *info: 4 clock nets excluded
[04/13 15:25:33     34s] *info: 4 special nets excluded.
[04/13 15:25:33     34s] *info: 39 no-driver nets excluded.
[04/13 15:25:34     34s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1804.9M
[04/13 15:25:34     34s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1804.9M
[04/13 15:25:34     34s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[04/13 15:25:34     34s] +--------+--------+---------+------------+--------+----------------+-----------+----------------------------------+
[04/13 15:25:34     34s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   | Pathgroup |            End Point             |
[04/13 15:25:34     34s] +--------+--------+---------+------------+--------+----------------+-----------+----------------------------------+
[04/13 15:25:34     34s] |   0.000|   0.000|   67.90%|   0:00:00.0| 1804.9M|analysis_default|         NA| NA                               |
[04/13 15:25:34     34s] +--------+--------+---------+------------+--------+----------------+-----------+----------------------------------+
[04/13 15:25:34     34s] 
[04/13 15:25:34     34s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1804.9M) ***
[04/13 15:25:34     34s] 
[04/13 15:25:34     34s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1804.9M) ***
[04/13 15:25:34     34s] Bottom Preferred Layer:
[04/13 15:25:34     34s]     None
[04/13 15:25:34     34s] Via Pillar Rule:
[04/13 15:25:34     34s]     None
[04/13 15:25:34     34s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/13 15:25:34     34s] Total-nets :: 1642, Stn-nets :: 107, ratio :: 6.51644 %
[04/13 15:25:34     34s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1785.8M
[04/13 15:25:34     34s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1785.8M
[04/13 15:25:34     34s] TotalInstCnt at PhyDesignMc Destruction: 1,499
[04/13 15:25:34     34s] (I,S,L,T): analysis_default: NA, NA, 0.0462031, 0.0462031
[04/13 15:25:34     34s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.60910.4
[04/13 15:25:34     34s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:00:35.0/0:00:37.4 (0.9), mem = 1770.5M
[04/13 15:25:34     34s] 
[04/13 15:25:34     34s] =============================================================================================
[04/13 15:25:34     34s]  Step TAT Report for GlobalOpt #1                                               20.12-s088_1
[04/13 15:25:34     34s] =============================================================================================
[04/13 15:25:34     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:25:34     34s] ---------------------------------------------------------------------------------------------
[04/13 15:25:34     34s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:34     34s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:25:34     34s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:34     34s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.8
[04/13 15:25:34     34s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:25:34     34s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:34     34s] [ TransformInit          ]      1   0:00:03.8  (  92.6 % )     0:00:03.8 /  0:00:03.8    1.0
[04/13 15:25:34     34s] [ MISC                   ]          0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/13 15:25:34     34s] ---------------------------------------------------------------------------------------------
[04/13 15:25:34     34s]  GlobalOpt #1 TOTAL                 0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:04.1    1.0
[04/13 15:25:34     34s] ---------------------------------------------------------------------------------------------
[04/13 15:25:34     34s] 
[04/13 15:25:34     34s] End: GigaOpt Global Optimization
[04/13 15:25:34     35s] Leakage Power Opt: resetting the buf/inv selection
[04/13 15:25:34     35s] *** Timing Is met
[04/13 15:25:34     35s] *** Check timing (0:00:00.0)
[04/13 15:25:34     35s] #InfoCS: Num dontuse cells 9, Num usable cells 148
[04/13 15:25:34     35s] optDesignOneStep: Power Flow
[04/13 15:25:34     35s] #InfoCS: Num dontuse cells 9, Num usable cells 148
[04/13 15:25:34     35s] Deleting Lib Analyzer.
[04/13 15:25:34     35s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -noLeakageDegrade -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/13 15:25:34     35s] Info: 4 clock nets excluded from IPO operation.
[04/13 15:25:34     35s] ### Creating LA Mngr. totSessionCpu=0:00:35.0 mem=1768.5M
[04/13 15:25:34     35s] ### Creating LA Mngr, finished. totSessionCpu=0:00:35.0 mem=1768.5M
[04/13 15:25:34     35s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/13 15:25:34     35s] Processing average sequential pin duty cycle 
[04/13 15:25:34     35s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:25:34     35s] ### Creating PhyDesignMc. totSessionCpu=0:00:35.0 mem=1802.9M
[04/13 15:25:34     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:1802.9M
[04/13 15:25:34     35s] z: 2, totalTracks: 1
[04/13 15:25:34     35s] z: 4, totalTracks: 1
[04/13 15:25:34     35s] z: 6, totalTracks: 1
[04/13 15:25:34     35s] z: 8, totalTracks: 1
[04/13 15:25:34     35s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/13 15:25:34     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1802.9M
[04/13 15:25:34     35s] OPERPROF:     Starting CMU at level 3, MEM:1802.9M
[04/13 15:25:34     35s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1802.9M
[04/13 15:25:34     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1802.9M
[04/13 15:25:34     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1802.9MB).
[04/13 15:25:34     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1802.9M
[04/13 15:25:34     35s] TotalInstCnt at PhyDesignMc Initialization: 1,499
[04/13 15:25:34     35s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:35.0 mem=1802.9M
[04/13 15:25:34     35s] Begin: Area Reclaim Optimization
[04/13 15:25:34     35s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:00:35.0/0:00:37.4 (0.9), mem = 1802.9M
[04/13 15:25:34     35s] 
[04/13 15:25:34     35s] Creating Lib Analyzer ...
[04/13 15:25:34     35s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:34     35s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/13 15:25:34     35s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/13 15:25:34     35s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/13 15:25:34     35s] 
[04/13 15:25:34     35s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:25:34     35s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:35.2 mem=1804.9M
[04/13 15:25:34     35s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:35.2 mem=1804.9M
[04/13 15:25:34     35s] Creating Lib Analyzer, finished. 
[04/13 15:25:34     35s] Processing average sequential pin duty cycle 
[04/13 15:25:34     35s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.60910.5
[04/13 15:25:34     35s] (I,S,L,T): analysis_default: NA, NA, 0.0462031, 0.0462031
[04/13 15:25:34     35s] ### Creating RouteCongInterface, started
[04/13 15:25:34     35s] 
[04/13 15:25:34     35s] #optDebug:  {2, 1.000, 0.8500} {3, 0.456, 0.8500} {4, 0.456, 0.8500} {4, 0.456, 0.8500} {6, 0.048, 0.4488} {7, 0.048, 0.4488} 
[04/13 15:25:34     35s] 
[04/13 15:25:34     35s] #optDebug: {0, 1.000}
[04/13 15:25:34     35s] ### Creating RouteCongInterface, finished
[04/13 15:25:35     35s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1804.9M
[04/13 15:25:35     35s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1804.9M
[04/13 15:25:35     35s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 67.90
[04/13 15:25:35     35s] +---------+---------+--------+--------+------------+--------+
[04/13 15:25:35     35s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/13 15:25:35     35s] +---------+---------+--------+--------+------------+--------+
[04/13 15:25:35     35s] |   67.90%|        -|   0.000|   0.000|   0:00:00.0| 1804.9M|
[04/13 15:25:35     35s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[04/13 15:25:35     35s] |   67.90%|        0|   0.000|   0.000|   0:00:00.0| 1804.9M|
[04/13 15:25:35     35s] |   67.90%|        0|   0.000|   0.000|   0:00:00.0| 1823.9M|
[04/13 15:25:35     36s] |   67.90%|        0|   0.000|   0.000|   0:00:00.0| 1823.9M|
[04/13 15:25:35     36s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[04/13 15:25:35     36s] |   67.90%|        0|   0.000|   0.000|   0:00:00.0| 1823.9M|
[04/13 15:25:35     36s] +---------+---------+--------+--------+------------+--------+
[04/13 15:25:35     36s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 67.90
[04/13 15:25:35     36s] 
[04/13 15:25:35     36s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/13 15:25:35     36s] --------------------------------------------------------------
[04/13 15:25:35     36s] |                                   | Total     | Sequential |
[04/13 15:25:35     36s] --------------------------------------------------------------
[04/13 15:25:35     36s] | Num insts resized                 |       0  |       0    |
[04/13 15:25:35     36s] | Num insts undone                  |       0  |       0    |
[04/13 15:25:35     36s] | Num insts Downsized               |       0  |       0    |
[04/13 15:25:35     36s] | Num insts Samesized               |       0  |       0    |
[04/13 15:25:35     36s] | Num insts Upsized                 |       0  |       0    |
[04/13 15:25:35     36s] | Num multiple commits+uncommits    |       0  |       -    |
[04/13 15:25:35     36s] --------------------------------------------------------------
[04/13 15:25:35     36s] Bottom Preferred Layer:
[04/13 15:25:35     36s]     None
[04/13 15:25:35     36s] Via Pillar Rule:
[04/13 15:25:35     36s]     None
[04/13 15:25:35     36s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[04/13 15:25:35     36s] (I,S,L,T): analysis_default: NA, NA, 0.0462031, 0.0462031
[04/13 15:25:35     36s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.60910.5
[04/13 15:25:35     36s] *** AreaOpt #1 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:36.1/0:00:38.5 (0.9), mem = 1823.9M
[04/13 15:25:35     36s] 
[04/13 15:25:35     36s] =============================================================================================
[04/13 15:25:35     36s]  Step TAT Report for AreaOpt #1                                                 20.12-s088_1
[04/13 15:25:35     36s] =============================================================================================
[04/13 15:25:35     36s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:25:35     36s] ---------------------------------------------------------------------------------------------
[04/13 15:25:35     36s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:35     36s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  17.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:25:35     36s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:35     36s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.4
[04/13 15:25:35     36s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:35     36s] [ OptSingleIteration     ]      4   0:00:00.1  (   4.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:25:35     36s] [ OptGetWeight           ]    104   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:35     36s] [ OptEval                ]    104   0:00:00.1  (  12.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/13 15:25:35     36s] [ OptCommit              ]    104   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    2.9
[04/13 15:25:35     36s] [ PostCommitDelayUpdate  ]    104   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:35     36s] [ MISC                   ]          0:00:00.7  (  60.7 % )     0:00:00.7 /  0:00:00.7    1.0
[04/13 15:25:35     36s] ---------------------------------------------------------------------------------------------
[04/13 15:25:35     36s]  AreaOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/13 15:25:35     36s] ---------------------------------------------------------------------------------------------
[04/13 15:25:35     36s] 
[04/13 15:25:35     36s] Executing incremental physical updates
[04/13 15:25:35     36s] Executing incremental physical updates
[04/13 15:25:35     36s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1804.9M
[04/13 15:25:35     36s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:1804.9M
[04/13 15:25:35     36s] TotalInstCnt at PhyDesignMc Destruction: 1,499
[04/13 15:25:35     36s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1785.86M, totSessionCpu=0:00:36).
[04/13 15:25:35     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1785.9M
[04/13 15:25:35     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1785.9M
[04/13 15:25:35     36s] 
[04/13 15:25:35     36s] *** Start incrementalPlace ***
[04/13 15:25:35     36s] User Input Parameters:
[04/13 15:25:35     36s] - Congestion Driven    : On
[04/13 15:25:35     36s] - Timing Driven        : On
[04/13 15:25:35     36s] - Area-Violation Based : On
[04/13 15:25:35     36s] - Start Rollback Level : -5
[04/13 15:25:35     36s] - Legalized            : On
[04/13 15:25:35     36s] - Window Based         : Off
[04/13 15:25:35     36s] - eDen incr mode       : Off
[04/13 15:25:35     36s] - Small incr mode      : Off
[04/13 15:25:35     36s] 
[04/13 15:25:35     36s] TDRefine: refinePlace mode spiral search
[04/13 15:25:35     36s] no activity file in design. spp won't run.
[04/13 15:25:35     36s] No Views given, use default active views for adaptive view pruning
[04/13 15:25:35     36s] SKP will enable view:
[04/13 15:25:35     36s]   analysis_default
[04/13 15:25:35     36s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1785.9M
[04/13 15:25:35     36s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:1785.9M
[04/13 15:25:35     36s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1785.9M
[04/13 15:25:35     36s] Starting Early Global Route congestion estimation: mem = 1785.9M
[04/13 15:25:35     36s] (I)       Started Import and model ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Create place DB ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Import place data ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Read instances and placement ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Read nets ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Create route DB ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       == Non-default Options ==
[04/13 15:25:35     36s] (I)       Maximum routing layer                              : 7
[04/13 15:25:35     36s] (I)       Number of threads                                  : 1
[04/13 15:25:35     36s] (I)       Use non-blocking free Dbs wires                    : false
[04/13 15:25:35     36s] (I)       Method to set GCell size                           : row
[04/13 15:25:35     36s] (I)       Counted 1192 PG shapes. We will not process PG shapes layer by layer.
[04/13 15:25:35     36s] (I)       Started Import route data (1T) ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Use row-based GCell size
[04/13 15:25:35     36s] (I)       Use row-based GCell align
[04/13 15:25:35     36s] (I)       GCell unit size   : 2800
[04/13 15:25:35     36s] (I)       GCell multiplier  : 1
[04/13 15:25:35     36s] (I)       GCell row height  : 2800
[04/13 15:25:35     36s] (I)       Actual row height : 2800
[04/13 15:25:35     36s] (I)       GCell align ref   : 74860 75040
[04/13 15:25:35     36s] [NR-eGR] Track table information for default rule: 
[04/13 15:25:35     36s] [NR-eGR] metal1 has no routable track
[04/13 15:25:35     36s] [NR-eGR] metal2 has single uniform track structure
[04/13 15:25:35     36s] [NR-eGR] metal3 has single uniform track structure
[04/13 15:25:35     36s] [NR-eGR] metal4 has single uniform track structure
[04/13 15:25:35     36s] [NR-eGR] metal5 has single uniform track structure
[04/13 15:25:35     36s] [NR-eGR] metal6 has single uniform track structure
[04/13 15:25:35     36s] [NR-eGR] metal7 has single uniform track structure
[04/13 15:25:35     36s] (I)       ===========================================================================
[04/13 15:25:35     36s] (I)       == Report All Rule Vias ==
[04/13 15:25:35     36s] (I)       ===========================================================================
[04/13 15:25:35     36s] (I)        Via Rule : (Default)
[04/13 15:25:35     36s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/13 15:25:35     36s] (I)       ---------------------------------------------------------------------------
[04/13 15:25:35     36s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/13 15:25:35     36s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/13 15:25:35     36s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/13 15:25:35     36s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/13 15:25:35     36s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/13 15:25:35     36s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/13 15:25:35     36s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/13 15:25:35     36s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/13 15:25:35     36s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/13 15:25:35     36s] (I)       ===========================================================================
[04/13 15:25:35     36s] (I)       Started Read blockages ( Layer 2-7 ) ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Read routing blockages ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Read instance blockages ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Read PG blockages ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] [NR-eGR] Read 2069 PG shapes
[04/13 15:25:35     36s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Read boundary cut boxes ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] [NR-eGR] #Routing Blockages  : 0
[04/13 15:25:35     36s] [NR-eGR] #Instance Blockages : 0
[04/13 15:25:35     36s] [NR-eGR] #PG Blockages       : 2069
[04/13 15:25:35     36s] [NR-eGR] #Halo Blockages     : 0
[04/13 15:25:35     36s] [NR-eGR] #Boundary Blockages : 0
[04/13 15:25:35     36s] (I)       Finished Read blockages ( Layer 2-7 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Read blackboxes ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/13 15:25:35     36s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Read prerouted ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/13 15:25:35     36s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Read unlegalized nets ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Read nets ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] [NR-eGR] Read numTotalNets=1535  numIgnoredNets=0
[04/13 15:25:35     36s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Set up via pillars ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       early_global_route_priority property id does not exist.
[04/13 15:25:35     36s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Model blockages into capacity
[04/13 15:25:35     36s] (I)       Read Num Blocks=2069  Num Prerouted Wires=0  Num CS=0
[04/13 15:25:35     36s] (I)       Started Initialize 3D capacity ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Layer 1 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:35     36s] (I)       Layer 2 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:35     36s] (I)       Layer 3 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:35     36s] (I)       Layer 4 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:35     36s] (I)       Layer 5 (V) : #blockages 317 : #preroutes 0
[04/13 15:25:35     36s] (I)       Layer 6 (H) : #blockages 112 : #preroutes 0
[04/13 15:25:35     36s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       -- layer congestion ratio --
[04/13 15:25:35     36s] (I)       Layer 1 : 0.100000
[04/13 15:25:35     36s] (I)       Layer 2 : 0.700000
[04/13 15:25:35     36s] (I)       Layer 3 : 0.700000
[04/13 15:25:35     36s] (I)       Layer 4 : 0.700000
[04/13 15:25:35     36s] (I)       Layer 5 : 0.700000
[04/13 15:25:35     36s] (I)       Layer 6 : 0.700000
[04/13 15:25:35     36s] (I)       Layer 7 : 0.700000
[04/13 15:25:35     36s] (I)       ----------------------------
[04/13 15:25:35     36s] (I)       Number of ignored nets                =      0
[04/13 15:25:35     36s] (I)       Number of connected nets              =      0
[04/13 15:25:35     36s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/13 15:25:35     36s] (I)       Number of clock nets                  =      4.  Ignored: No
[04/13 15:25:35     36s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/13 15:25:35     36s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/13 15:25:35     36s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/13 15:25:35     36s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/13 15:25:35     36s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/13 15:25:35     36s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/13 15:25:35     36s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/13 15:25:35     36s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Read aux data ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Others data preparation ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[04/13 15:25:35     36s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Create route kernel ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Ndr track 0 does not exist
[04/13 15:25:35     36s] (I)       ---------------------Grid Graph Info--------------------
[04/13 15:25:35     36s] (I)       Routing area        : (0, 0) - (262960, 262080)
[04/13 15:25:35     36s] (I)       Core area           : (74860, 75040) - (188100, 187040)
[04/13 15:25:35     36s] (I)       Site width          :   380  (dbu)
[04/13 15:25:35     36s] (I)       Row height          :  2800  (dbu)
[04/13 15:25:35     36s] (I)       GCell row height    :  2800  (dbu)
[04/13 15:25:35     36s] (I)       GCell width         :  2800  (dbu)
[04/13 15:25:35     36s] (I)       GCell height        :  2800  (dbu)
[04/13 15:25:35     36s] (I)       Grid                :    94    93     7
[04/13 15:25:35     36s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[04/13 15:25:35     36s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0
[04/13 15:25:35     36s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800
[04/13 15:25:35     36s] (I)       Default wire width  :   140   140   140   280   280   280   800
[04/13 15:25:35     36s] (I)       Default wire space  :   130   140   140   280   280   280   800
[04/13 15:25:35     36s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600
[04/13 15:25:35     36s] (I)       Default pitch size  :   270   380   280   560   560   560  1680
[04/13 15:25:35     36s] (I)       First track coord   :     0   190   140   570   700   570  1260
[04/13 15:25:35     36s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67
[04/13 15:25:35     36s] (I)       Total num of tracks :     0   692   936   469   467   469   156
[04/13 15:25:35     36s] (I)       Num of masks        :     1     1     1     1     1     1     1
[04/13 15:25:35     36s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[04/13 15:25:35     36s] (I)       --------------------------------------------------------
[04/13 15:25:35     36s] 
[04/13 15:25:35     36s] [NR-eGR] ============ Routing rule table ============
[04/13 15:25:35     36s] [NR-eGR] Rule id: 0  Nets: 1535 
[04/13 15:25:35     36s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/13 15:25:35     36s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680
[04/13 15:25:35     36s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:35     36s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:35     36s] [NR-eGR] ========================================
[04/13 15:25:35     36s] [NR-eGR] 
[04/13 15:25:35     36s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/13 15:25:35     36s] (I)       blocked tracks on layer2 : = 4140 / 64356 (6.43%)
[04/13 15:25:35     36s] (I)       blocked tracks on layer3 : = 820 / 87984 (0.93%)
[04/13 15:25:35     36s] (I)       blocked tracks on layer4 : = 2870 / 43617 (6.58%)
[04/13 15:25:35     36s] (I)       blocked tracks on layer5 : = 820 / 43898 (1.87%)
[04/13 15:25:35     36s] (I)       blocked tracks on layer6 : = 24696 / 43617 (56.62%)
[04/13 15:25:35     36s] (I)       blocked tracks on layer7 : = 8733 / 14664 (59.55%)
[04/13 15:25:35     36s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Reset routing kernel
[04/13 15:25:35     36s] (I)       Started Global Routing ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Initialization ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       totalPins=5640  totalGlobalPin=5361 (95.05%)
[04/13 15:25:35     36s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Net group 1 ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Generate topology ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       total 2D Cap : 260272 = (136203 H, 124069 V)
[04/13 15:25:35     36s] [NR-eGR] Layer group 1: route 1535 net(s) in layer range [2, 7]
[04/13 15:25:35     36s] (I)       
[04/13 15:25:35     36s] (I)       ============  Phase 1a Route ============
[04/13 15:25:35     36s] (I)       Started Phase 1a ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Pattern routing ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Usage: 11749 = (5871 H, 5878 V) = (4.31% H, 4.74% V) = (8.219e+03um H, 8.229e+03um V)
[04/13 15:25:35     36s] (I)       Started Add via demand to 2D ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       
[04/13 15:25:35     36s] (I)       ============  Phase 1b Route ============
[04/13 15:25:35     36s] (I)       Started Phase 1b ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Usage: 11749 = (5871 H, 5878 V) = (4.31% H, 4.74% V) = (8.219e+03um H, 8.229e+03um V)
[04/13 15:25:35     36s] (I)       Overflow of layer group 1: 0.04% H + 1.62% V. EstWL: 1.644860e+04um
[04/13 15:25:35     36s] (I)       Congestion metric : 0.04%H 1.62%V, 1.66%HV
[04/13 15:25:35     36s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/13 15:25:35     36s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       
[04/13 15:25:35     36s] (I)       ============  Phase 1c Route ============
[04/13 15:25:35     36s] (I)       Started Phase 1c ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Usage: 11749 = (5871 H, 5878 V) = (4.31% H, 4.74% V) = (8.219e+03um H, 8.229e+03um V)
[04/13 15:25:35     36s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       
[04/13 15:25:35     36s] (I)       ============  Phase 1d Route ============
[04/13 15:25:35     36s] (I)       Started Phase 1d ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Usage: 11749 = (5871 H, 5878 V) = (4.31% H, 4.74% V) = (8.219e+03um H, 8.229e+03um V)
[04/13 15:25:35     36s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       
[04/13 15:25:35     36s] (I)       ============  Phase 1e Route ============
[04/13 15:25:35     36s] (I)       Started Phase 1e ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Route legalization ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Usage: 11749 = (5871 H, 5878 V) = (4.31% H, 4.74% V) = (8.219e+03um H, 8.229e+03um V)
[04/13 15:25:35     36s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 1.62% V. EstWL: 1.644860e+04um
[04/13 15:25:35     36s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       
[04/13 15:25:35     36s] (I)       ============  Phase 1l Route ============
[04/13 15:25:35     36s] (I)       Started Phase 1l ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Started Layer assignment (1T) ( Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1785.86 MB )
[04/13 15:25:35     36s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1770.60 MB )
[04/13 15:25:35     36s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1770.60 MB )
[04/13 15:25:35     36s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1770.60 MB )
[04/13 15:25:35     36s] (I)       Started Clean cong LA ( Curr Mem: 1770.60 MB )
[04/13 15:25:35     36s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1770.60 MB )
[04/13 15:25:35     36s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/13 15:25:35     36s] (I)       Layer  2:      62422      5367        58           0       63722    ( 0.00%) 
[04/13 15:25:35     36s] (I)       Layer  3:      86228      5641         4           0       86490    ( 0.00%) 
[04/13 15:25:35     36s] (I)       Layer  4:      42201      2838        43           0       43240    ( 0.00%) 
[04/13 15:25:35     36s] (I)       Layer  5:      42611      1184         0           0       43245    ( 0.00%) 
[04/13 15:25:35     36s] (I)       Layer  6:      18664       676         0       19850       23390    (45.91%) 
[04/13 15:25:35     36s] (I)       Layer  7:       5856        47         0        7868        6546    (54.59%) 
[04/13 15:25:35     36s] (I)       Total:        257982     15753       105       27718      266633    ( 9.42%) 
[04/13 15:25:35     36s] (I)       
[04/13 15:25:35     36s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/13 15:25:35     36s] [NR-eGR]                        OverCon           OverCon            
[04/13 15:25:35     36s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/13 15:25:35     36s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/13 15:25:35     36s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:35     36s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:35     36s] [NR-eGR]  metal2  (2)        47( 0.54%)         1( 0.01%)   ( 0.55%) 
[04/13 15:25:35     36s] [NR-eGR]  metal3  (3)         3( 0.03%)         0( 0.00%)   ( 0.03%) 
[04/13 15:25:35     36s] [NR-eGR]  metal4  (4)        38( 0.44%)         0( 0.00%)   ( 0.44%) 
[04/13 15:25:35     36s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:35     36s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:35     36s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:35     36s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:35     36s] [NR-eGR] Total               88( 0.20%)         1( 0.00%)   ( 0.21%) 
[04/13 15:25:35     36s] [NR-eGR] 
[04/13 15:25:35     36s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1770.60 MB )
[04/13 15:25:35     36s] (I)       Started Export 3D cong map ( Curr Mem: 1770.60 MB )
[04/13 15:25:35     36s] (I)       total 2D Cap : 261132 = (136230 H, 124902 V)
[04/13 15:25:35     36s] (I)       Started Export 2D cong map ( Curr Mem: 1770.60 MB )
[04/13 15:25:35     36s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.21% V
[04/13 15:25:35     36s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.23% V
[04/13 15:25:35     36s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1770.60 MB )
[04/13 15:25:35     36s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1770.60 MB )
[04/13 15:25:35     36s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1770.6M
[04/13 15:25:35     36s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.043, MEM:1770.6M
[04/13 15:25:35     36s] OPERPROF: Starting HotSpotCal at level 1, MEM:1770.6M
[04/13 15:25:35     36s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:35     36s] [hotspot] |            |   max hotspot | total hotspot |
[04/13 15:25:35     36s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:35     36s] [hotspot] | normalized |          0.00 |          0.00 |
[04/13 15:25:35     36s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:35     36s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/13 15:25:35     36s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/13 15:25:35     36s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1770.6M
[04/13 15:25:35     36s] 
[04/13 15:25:35     36s] === incrementalPlace Internal Loop 1 ===
[04/13 15:25:35     36s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[04/13 15:25:35     36s] OPERPROF: Starting IPInitSPData at level 1, MEM:1770.6M
[04/13 15:25:35     36s] z: 2, totalTracks: 1
[04/13 15:25:35     36s] z: 4, totalTracks: 1
[04/13 15:25:35     36s] z: 6, totalTracks: 1
[04/13 15:25:35     36s] z: 8, totalTracks: 1
[04/13 15:25:35     36s] #spOpts: N=45 minPadR=1.1 
[04/13 15:25:35     36s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1770.6M
[04/13 15:25:35     36s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1770.6M
[04/13 15:25:35     36s] OPERPROF:   Starting post-place ADS at level 2, MEM:1770.6M
[04/13 15:25:35     36s] ADSU 0.679 -> 0.679. GS 11.200
[04/13 15:25:35     36s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.002, MEM:1770.6M
[04/13 15:25:35     36s] OPERPROF:   Starting spMPad at level 2, MEM:1770.6M
[04/13 15:25:35     36s] OPERPROF:     Starting spContextMPad at level 3, MEM:1770.6M
[04/13 15:25:35     36s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1770.6M
[04/13 15:25:35     36s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:1770.6M
[04/13 15:25:35     36s] no activity file in design. spp won't run.
[04/13 15:25:35     36s] SP #FI/SF FL/PI 0/0 1499/0
[04/13 15:25:35     36s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.010, REAL:0.010, MEM:1770.6M
[04/13 15:25:35     36s] PP off. flexM 0
[04/13 15:25:35     36s] OPERPROF: Starting CDPad at level 1, MEM:1770.6M
[04/13 15:25:35     36s] 3DP is on.
[04/13 15:25:35     36s] 3DP OF M2 0.007, M4 0.005. Diff 0
[04/13 15:25:35     36s] design sh 0.088.
[04/13 15:25:35     36s] design sh 0.075.
[04/13 15:25:35     36s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[04/13 15:25:35     36s] design sh 0.060.
[04/13 15:25:35     36s] CDPadU 0.883 -> 0.827. R=0.679, N=1499, GS=1.400
[04/13 15:25:35     36s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.010, MEM:1770.6M
[04/13 15:25:35     36s] no activity file in design. spp won't run.
[04/13 15:25:35     36s] OPERPROF: Starting spInitNetWt at level 1, MEM:1770.6M
[04/13 15:25:35     36s] no activity file in design. spp won't run.
[04/13 15:25:35     36s] **WARN: (IMPSP-9532):	Skipping assigning placement activity power weights when activity file was not read
[04/13 15:25:35     36s] no activity file in design. spp won't run.
[04/13 15:25:35     36s] [spp] 0
[04/13 15:25:35     36s] no activity file in design. spp won't run.
[04/13 15:25:35     36s] [adp] 1:1:1:2
[04/13 15:25:35     36s] no activity file in design. spp won't run.
[04/13 15:25:35     36s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1770.6M
[04/13 15:25:35     36s] OPERPROF: Starting InitSKP at level 1, MEM:1770.6M
[04/13 15:25:35     36s] no activity file in design. spp won't run.
[04/13 15:25:35     36s] no activity file in design. spp won't run.
[04/13 15:25:35     36s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[04/13 15:25:35     36s] OPERPROF: Finished InitSKP at level 1, CPU:0.200, REAL:0.202, MEM:1772.6M
[04/13 15:25:35     36s] NP #FI/FS/SF FL/PI: 0/0/0 1499/0
[04/13 15:25:35     36s] no activity file in design. spp won't run.
[04/13 15:25:35     36s] 
[04/13 15:25:35     36s] AB Est...
[04/13 15:25:35     36s] OPERPROF: Starting npPlace at level 1, MEM:1772.6M
[04/13 15:25:35     36s] OPERPROF: Finished npPlace at level 1, CPU:0.000, REAL:0.007, MEM:1776.2M
[04/13 15:25:35     36s] Iteration  4: Skipped, with CDP Off
[04/13 15:25:36     36s] OPERPROF: Starting npPlace at level 1, MEM:1776.2M
[04/13 15:25:36     36s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[04/13 15:25:36     36s] No instances found in the vector
[04/13 15:25:36     36s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1776.2M, DRC: 0)
[04/13 15:25:36     36s] 0 (out of 0) MH cells were successfully legalized.
[04/13 15:25:36     36s] Iteration  5: Total net bbox = 1.374e+04 (7.09e+03 6.65e+03)
[04/13 15:25:36     36s]               Est.  stn bbox = 1.765e+04 (9.30e+03 8.35e+03)
[04/13 15:25:36     36s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1748.7M
[04/13 15:25:36     36s] OPERPROF: Finished npPlace at level 1, CPU:0.320, REAL:0.313, MEM:1748.7M
[04/13 15:25:36     36s] no activity file in design. spp won't run.
[04/13 15:25:36     36s] NP #FI/FS/SF FL/PI: 0/0/0 1499/0
[04/13 15:25:36     36s] no activity file in design. spp won't run.
[04/13 15:25:36     36s] OPERPROF: Starting npPlace at level 1, MEM:1748.7M
[04/13 15:25:36     36s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[04/13 15:25:36     36s] No instances found in the vector
[04/13 15:25:36     36s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1748.7M, DRC: 0)
[04/13 15:25:36     36s] 0 (out of 0) MH cells were successfully legalized.
[04/13 15:25:36     37s] Iteration  6: Total net bbox = 1.380e+04 (7.14e+03 6.66e+03)
[04/13 15:25:36     37s]               Est.  stn bbox = 1.777e+04 (9.39e+03 8.38e+03)
[04/13 15:25:36     37s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1746.7M
[04/13 15:25:36     37s] OPERPROF: Finished npPlace at level 1, CPU:0.290, REAL:0.291, MEM:1746.7M
[04/13 15:25:36     37s] no activity file in design. spp won't run.
[04/13 15:25:36     37s] NP #FI/FS/SF FL/PI: 0/0/0 1499/0
[04/13 15:25:36     37s] no activity file in design. spp won't run.
[04/13 15:25:36     37s] OPERPROF: Starting npPlace at level 1, MEM:1746.7M
[04/13 15:25:36     37s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[04/13 15:25:36     37s] No instances found in the vector
[04/13 15:25:36     37s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1746.7M, DRC: 0)
[04/13 15:25:36     37s] 0 (out of 0) MH cells were successfully legalized.
[04/13 15:25:37     37s] Iteration  7: Total net bbox = 1.376e+04 (7.17e+03 6.59e+03)
[04/13 15:25:37     37s]               Est.  stn bbox = 1.777e+04 (9.45e+03 8.32e+03)
[04/13 15:25:37     37s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1744.7M
[04/13 15:25:37     37s] OPERPROF: Finished npPlace at level 1, CPU:0.450, REAL:0.456, MEM:1744.7M
[04/13 15:25:37     37s] no activity file in design. spp won't run.
[04/13 15:25:37     37s] NP #FI/FS/SF FL/PI: 0/0/0 1499/0
[04/13 15:25:37     37s] no activity file in design. spp won't run.
[04/13 15:25:37     37s] OPERPROF: Starting npPlace at level 1, MEM:1744.7M
[04/13 15:25:37     37s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[04/13 15:25:37     37s] No instances found in the vector
[04/13 15:25:37     37s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1744.7M, DRC: 0)
[04/13 15:25:37     37s] 0 (out of 0) MH cells were successfully legalized.
[04/13 15:25:37     38s] Iteration  8: Total net bbox = 1.405e+04 (7.31e+03 6.74e+03)
[04/13 15:25:37     38s]               Est.  stn bbox = 1.800e+04 (9.56e+03 8.45e+03)
[04/13 15:25:37     38s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1744.7M
[04/13 15:25:37     38s] OPERPROF: Finished npPlace at level 1, CPU:0.610, REAL:0.611, MEM:1744.7M
[04/13 15:25:37     38s] no activity file in design. spp won't run.
[04/13 15:25:37     38s] NP #FI/FS/SF FL/PI: 0/0/0 1499/0
[04/13 15:25:37     38s] no activity file in design. spp won't run.
[04/13 15:25:37     38s] OPERPROF: Starting npPlace at level 1, MEM:1744.7M
[04/13 15:25:37     38s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[04/13 15:25:37     38s] No instances found in the vector
[04/13 15:25:37     38s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1744.7M, DRC: 0)
[04/13 15:25:37     38s] 0 (out of 0) MH cells were successfully legalized.
[04/13 15:25:38     38s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1744.7M
[04/13 15:25:38     38s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.010, REAL:0.000, MEM:1744.7M
[04/13 15:25:38     38s] Iteration  9: Total net bbox = 1.410e+04 (7.36e+03 6.74e+03)
[04/13 15:25:38     38s]               Est.  stn bbox = 1.803e+04 (9.60e+03 8.43e+03)
[04/13 15:25:38     38s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1744.7M
[04/13 15:25:38     38s] OPERPROF: Finished npPlace at level 1, CPU:0.540, REAL:0.542, MEM:1744.7M
[04/13 15:25:38     38s] Move report: Timing Driven Placement moves 1499 insts, mean move: 3.70 um, max move: 16.41 um
[04/13 15:25:38     38s] 	Max move on inst (v/alu/cond_eq_comp/U29): (61.94, 54.32) --> (51.68, 60.47)
[04/13 15:25:38     38s] no activity file in design. spp won't run.
[04/13 15:25:38     38s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1744.7M
[04/13 15:25:38     38s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1744.7M
[04/13 15:25:38     38s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1744.7M
[04/13 15:25:38     38s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1744.7M
[04/13 15:25:38     38s] *Info(CAP): clkGateAware moves 1 insts, mean move: 4.63 um, max move: 4.63 um
[04/13 15:25:38     38s] *Info(CAP): max move on inst (v/fn_reg/clk_gate_q_reg/latch): (37.72, 63.71) --> (41.23, 64.83)
[04/13 15:25:38     38s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:1744.7M
[04/13 15:25:38     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1744.7M
[04/13 15:25:38     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1744.7M
[04/13 15:25:38     38s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.002, MEM:1744.7M
[04/13 15:25:38     38s] 
[04/13 15:25:38     38s] Finished Incremental Placement (cpu=0:00:02.5, real=0:00:03.0, mem=1744.7M)
[04/13 15:25:38     38s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/13 15:25:38     38s] Type 'man IMPSP-9025' for more detail.
[04/13 15:25:38     38s] CongRepair sets shifter mode to gplace
[04/13 15:25:38     38s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1744.7M
[04/13 15:25:38     38s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1744.7M
[04/13 15:25:38     38s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1744.7M
[04/13 15:25:38     38s] z: 2, totalTracks: 1
[04/13 15:25:38     38s] z: 4, totalTracks: 1
[04/13 15:25:38     38s] z: 6, totalTracks: 1
[04/13 15:25:38     38s] z: 8, totalTracks: 1
[04/13 15:25:38     38s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/13 15:25:38     38s] All LLGs are deleted
[04/13 15:25:38     38s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1744.7M
[04/13 15:25:38     38s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1744.7M
[04/13 15:25:38     38s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1744.7M
[04/13 15:25:38     38s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1744.7M
[04/13 15:25:38     38s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/13 15:25:38     38s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1744.7M
[04/13 15:25:38     38s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.020, REAL:0.011, MEM:1744.7M
[04/13 15:25:38     38s] Fast DP-INIT is on for default
[04/13 15:25:38     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/13 15:25:38     38s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.021, MEM:1744.7M
[04/13 15:25:38     38s] OPERPROF:         Starting CMU at level 5, MEM:1744.7M
[04/13 15:25:38     38s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1744.7M
[04/13 15:25:38     38s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.024, MEM:1744.7M
[04/13 15:25:38     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1744.7MB).
[04/13 15:25:38     38s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.029, MEM:1744.7M
[04/13 15:25:38     38s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.030, MEM:1744.7M
[04/13 15:25:38     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.60910.2
[04/13 15:25:38     38s] OPERPROF:   Starting RefinePlace at level 2, MEM:1744.7M
[04/13 15:25:38     38s] *** Starting refinePlace (0:00:38.8 mem=1744.7M) ***
[04/13 15:25:38     38s] Total net bbox length = 2.725e+04 (1.311e+04 1.415e+04) (ext = 1.308e+04)
[04/13 15:25:38     38s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:38     38s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1744.7M
[04/13 15:25:38     38s] Starting refinePlace ...
[04/13 15:25:38     38s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/13 15:25:38     38s] ** Cut row section cpu time 0:00:00.0.
[04/13 15:25:38     38s]    Spread Effort: high, pre-route mode, useDDP on.
[04/13 15:25:38     38s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1744.7MB) @(0:00:38.8 - 0:00:38.9).
[04/13 15:25:38     38s] Move report: preRPlace moves 1499 insts, mean move: 0.45 um, max move: 2.11 um
[04/13 15:25:38     38s] 	Max move on inst (v/fn_reg/clk_gate_q_reg/latch): (41.23, 64.83) --> (41.23, 62.72)
[04/13 15:25:38     38s] 	Length: 15 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKGATETST_X1
[04/13 15:25:38     38s] wireLenOptFixPriorityInst 0 inst fixed
[04/13 15:25:38     38s] Placement tweakage begins.
[04/13 15:25:38     38s] wire length = 1.789e+04
[04/13 15:25:38     38s] wire length = 1.737e+04
[04/13 15:25:38     38s] Placement tweakage ends.
[04/13 15:25:38     38s] Move report: tweak moves 327 insts, mean move: 1.39 um, max move: 4.56 um
[04/13 15:25:38     38s] 	Max move on inst (v/alu/FE_DBTC24_in1_reg_out_28): (46.55, 87.92) --> (51.11, 87.92)
[04/13 15:25:38     38s] 
[04/13 15:25:38     38s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/13 15:25:38     38s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:38     38s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1744.7MB) @(0:00:39.0 - 0:00:39.0).
[04/13 15:25:38     38s] Move report: Detail placement moves 1499 insts, mean move: 0.73 um, max move: 5.72 um
[04/13 15:25:38     38s] 	Max move on inst (v/fn_reg/clk_gate_q_reg/latch): (41.23, 64.83) --> (37.62, 62.72)
[04/13 15:25:38     38s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1744.7MB
[04/13 15:25:38     38s] Statistics of distance of Instance movement in refine placement:
[04/13 15:25:38     38s]   maximum (X+Y) =         5.72 um
[04/13 15:25:38     38s]   inst (v/fn_reg/clk_gate_q_reg/latch) with max move: (41.2285, 64.833) -> (37.62, 62.72)
[04/13 15:25:38     38s]   mean    (X+Y) =         0.73 um
[04/13 15:25:38     38s] Summary Report:
[04/13 15:25:38     38s] Instances move: 1499 (out of 1499 movable)
[04/13 15:25:38     38s] Instances flipped: 0
[04/13 15:25:38     38s] Mean displacement: 0.73 um
[04/13 15:25:38     38s] Max displacement: 5.72 um (Instance: v/fn_reg/clk_gate_q_reg/latch) (41.2285, 64.833) -> (37.62, 62.72)
[04/13 15:25:38     38s] 	Length: 15 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKGATETST_X1
[04/13 15:25:38     38s] Total instances moved : 1499
[04/13 15:25:38     38s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.140, REAL:0.152, MEM:1744.7M
[04/13 15:25:38     38s] Total net bbox length = 2.702e+04 (1.274e+04 1.428e+04) (ext = 1.307e+04)
[04/13 15:25:38     38s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1744.7MB
[04/13 15:25:38     38s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1744.7MB) @(0:00:38.8 - 0:00:39.0).
[04/13 15:25:38     38s] *** Finished refinePlace (0:00:39.0 mem=1744.7M) ***
[04/13 15:25:38     39s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.60910.2
[04/13 15:25:38     39s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.160, REAL:0.162, MEM:1744.7M
[04/13 15:25:38     39s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1744.7M
[04/13 15:25:38     39s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:1744.7M
[04/13 15:25:38     39s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.200, REAL:0.197, MEM:1744.7M
[04/13 15:25:38     39s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1744.7M
[04/13 15:25:38     39s] Starting Early Global Route congestion estimation: mem = 1744.7M
[04/13 15:25:38     39s] (I)       Started Import and model ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Create place DB ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Import place data ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Read instances and placement ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Read nets ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Create route DB ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       == Non-default Options ==
[04/13 15:25:38     39s] (I)       Maximum routing layer                              : 7
[04/13 15:25:38     39s] (I)       Number of threads                                  : 1
[04/13 15:25:38     39s] (I)       Use non-blocking free Dbs wires                    : false
[04/13 15:25:38     39s] (I)       Method to set GCell size                           : row
[04/13 15:25:38     39s] (I)       Counted 1192 PG shapes. We will not process PG shapes layer by layer.
[04/13 15:25:38     39s] (I)       Started Import route data (1T) ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Use row-based GCell size
[04/13 15:25:38     39s] (I)       Use row-based GCell align
[04/13 15:25:38     39s] (I)       GCell unit size   : 2800
[04/13 15:25:38     39s] (I)       GCell multiplier  : 1
[04/13 15:25:38     39s] (I)       GCell row height  : 2800
[04/13 15:25:38     39s] (I)       Actual row height : 2800
[04/13 15:25:38     39s] (I)       GCell align ref   : 74860 75040
[04/13 15:25:38     39s] [NR-eGR] Track table information for default rule: 
[04/13 15:25:38     39s] [NR-eGR] metal1 has no routable track
[04/13 15:25:38     39s] [NR-eGR] metal2 has single uniform track structure
[04/13 15:25:38     39s] [NR-eGR] metal3 has single uniform track structure
[04/13 15:25:38     39s] [NR-eGR] metal4 has single uniform track structure
[04/13 15:25:38     39s] [NR-eGR] metal5 has single uniform track structure
[04/13 15:25:38     39s] [NR-eGR] metal6 has single uniform track structure
[04/13 15:25:38     39s] [NR-eGR] metal7 has single uniform track structure
[04/13 15:25:38     39s] (I)       ===========================================================================
[04/13 15:25:38     39s] (I)       == Report All Rule Vias ==
[04/13 15:25:38     39s] (I)       ===========================================================================
[04/13 15:25:38     39s] (I)        Via Rule : (Default)
[04/13 15:25:38     39s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/13 15:25:38     39s] (I)       ---------------------------------------------------------------------------
[04/13 15:25:38     39s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/13 15:25:38     39s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/13 15:25:38     39s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/13 15:25:38     39s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/13 15:25:38     39s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/13 15:25:38     39s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/13 15:25:38     39s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/13 15:25:38     39s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/13 15:25:38     39s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/13 15:25:38     39s] (I)       ===========================================================================
[04/13 15:25:38     39s] (I)       Started Read blockages ( Layer 2-7 ) ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Read routing blockages ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Read instance blockages ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Read PG blockages ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] [NR-eGR] Read 2069 PG shapes
[04/13 15:25:38     39s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Read boundary cut boxes ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] [NR-eGR] #Routing Blockages  : 0
[04/13 15:25:38     39s] [NR-eGR] #Instance Blockages : 0
[04/13 15:25:38     39s] [NR-eGR] #PG Blockages       : 2069
[04/13 15:25:38     39s] [NR-eGR] #Halo Blockages     : 0
[04/13 15:25:38     39s] [NR-eGR] #Boundary Blockages : 0
[04/13 15:25:38     39s] (I)       Finished Read blockages ( Layer 2-7 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Read blackboxes ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/13 15:25:38     39s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Read prerouted ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/13 15:25:38     39s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Read unlegalized nets ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Read nets ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] [NR-eGR] Read numTotalNets=1535  numIgnoredNets=0
[04/13 15:25:38     39s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Set up via pillars ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       early_global_route_priority property id does not exist.
[04/13 15:25:38     39s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Model blockages into capacity
[04/13 15:25:38     39s] (I)       Read Num Blocks=2069  Num Prerouted Wires=0  Num CS=0
[04/13 15:25:38     39s] (I)       Started Initialize 3D capacity ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Layer 1 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:38     39s] (I)       Layer 2 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:38     39s] (I)       Layer 3 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:38     39s] (I)       Layer 4 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:38     39s] (I)       Layer 5 (V) : #blockages 317 : #preroutes 0
[04/13 15:25:38     39s] (I)       Layer 6 (H) : #blockages 112 : #preroutes 0
[04/13 15:25:38     39s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       -- layer congestion ratio --
[04/13 15:25:38     39s] (I)       Layer 1 : 0.100000
[04/13 15:25:38     39s] (I)       Layer 2 : 0.700000
[04/13 15:25:38     39s] (I)       Layer 3 : 0.700000
[04/13 15:25:38     39s] (I)       Layer 4 : 0.700000
[04/13 15:25:38     39s] (I)       Layer 5 : 0.700000
[04/13 15:25:38     39s] (I)       Layer 6 : 0.700000
[04/13 15:25:38     39s] (I)       Layer 7 : 0.700000
[04/13 15:25:38     39s] (I)       ----------------------------
[04/13 15:25:38     39s] (I)       Number of ignored nets                =      0
[04/13 15:25:38     39s] (I)       Number of connected nets              =      0
[04/13 15:25:38     39s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/13 15:25:38     39s] (I)       Number of clock nets                  =      4.  Ignored: No
[04/13 15:25:38     39s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/13 15:25:38     39s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/13 15:25:38     39s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/13 15:25:38     39s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/13 15:25:38     39s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/13 15:25:38     39s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/13 15:25:38     39s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/13 15:25:38     39s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Read aux data ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Others data preparation ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[04/13 15:25:38     39s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Create route kernel ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Ndr track 0 does not exist
[04/13 15:25:38     39s] (I)       ---------------------Grid Graph Info--------------------
[04/13 15:25:38     39s] (I)       Routing area        : (0, 0) - (262960, 262080)
[04/13 15:25:38     39s] (I)       Core area           : (74860, 75040) - (188100, 187040)
[04/13 15:25:38     39s] (I)       Site width          :   380  (dbu)
[04/13 15:25:38     39s] (I)       Row height          :  2800  (dbu)
[04/13 15:25:38     39s] (I)       GCell row height    :  2800  (dbu)
[04/13 15:25:38     39s] (I)       GCell width         :  2800  (dbu)
[04/13 15:25:38     39s] (I)       GCell height        :  2800  (dbu)
[04/13 15:25:38     39s] (I)       Grid                :    94    93     7
[04/13 15:25:38     39s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[04/13 15:25:38     39s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0
[04/13 15:25:38     39s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800
[04/13 15:25:38     39s] (I)       Default wire width  :   140   140   140   280   280   280   800
[04/13 15:25:38     39s] (I)       Default wire space  :   130   140   140   280   280   280   800
[04/13 15:25:38     39s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600
[04/13 15:25:38     39s] (I)       Default pitch size  :   270   380   280   560   560   560  1680
[04/13 15:25:38     39s] (I)       First track coord   :     0   190   140   570   700   570  1260
[04/13 15:25:38     39s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67
[04/13 15:25:38     39s] (I)       Total num of tracks :     0   692   936   469   467   469   156
[04/13 15:25:38     39s] (I)       Num of masks        :     1     1     1     1     1     1     1
[04/13 15:25:38     39s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[04/13 15:25:38     39s] (I)       --------------------------------------------------------
[04/13 15:25:38     39s] 
[04/13 15:25:38     39s] [NR-eGR] ============ Routing rule table ============
[04/13 15:25:38     39s] [NR-eGR] Rule id: 0  Nets: 1535 
[04/13 15:25:38     39s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/13 15:25:38     39s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680
[04/13 15:25:38     39s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:38     39s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:38     39s] [NR-eGR] ========================================
[04/13 15:25:38     39s] [NR-eGR] 
[04/13 15:25:38     39s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/13 15:25:38     39s] (I)       blocked tracks on layer2 : = 4140 / 64356 (6.43%)
[04/13 15:25:38     39s] (I)       blocked tracks on layer3 : = 820 / 87984 (0.93%)
[04/13 15:25:38     39s] (I)       blocked tracks on layer4 : = 2870 / 43617 (6.58%)
[04/13 15:25:38     39s] (I)       blocked tracks on layer5 : = 820 / 43898 (1.87%)
[04/13 15:25:38     39s] (I)       blocked tracks on layer6 : = 24696 / 43617 (56.62%)
[04/13 15:25:38     39s] (I)       blocked tracks on layer7 : = 8733 / 14664 (59.55%)
[04/13 15:25:38     39s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Reset routing kernel
[04/13 15:25:38     39s] (I)       Started Global Routing ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Initialization ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       totalPins=5640  totalGlobalPin=5341 (94.70%)
[04/13 15:25:38     39s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Net group 1 ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Generate topology ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       total 2D Cap : 260272 = (136203 H, 124069 V)
[04/13 15:25:38     39s] [NR-eGR] Layer group 1: route 1535 net(s) in layer range [2, 7]
[04/13 15:25:38     39s] (I)       
[04/13 15:25:38     39s] (I)       ============  Phase 1a Route ============
[04/13 15:25:38     39s] (I)       Started Phase 1a ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Pattern routing ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:25:38     39s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Usage: 11897 = (5867 H, 6030 V) = (4.31% H, 4.86% V) = (8.214e+03um H, 8.442e+03um V)
[04/13 15:25:38     39s] (I)       Started Add via demand to 2D ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       
[04/13 15:25:38     39s] (I)       ============  Phase 1b Route ============
[04/13 15:25:38     39s] (I)       Started Phase 1b ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Monotonic routing ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Usage: 11947 = (5893 H, 6054 V) = (4.33% H, 4.88% V) = (8.250e+03um H, 8.476e+03um V)
[04/13 15:25:38     39s] (I)       Overflow of layer group 1: 0.00% H + 0.97% V. EstWL: 1.672580e+04um
[04/13 15:25:38     39s] (I)       Congestion metric : 0.00%H 0.97%V, 0.97%HV
[04/13 15:25:38     39s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/13 15:25:38     39s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       
[04/13 15:25:38     39s] (I)       ============  Phase 1c Route ============
[04/13 15:25:38     39s] (I)       Started Phase 1c ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Two level routing ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Level2 Grid: 19 x 19
[04/13 15:25:38     39s] (I)       Started Two Level Routing ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Usage: 11947 = (5893 H, 6054 V) = (4.33% H, 4.88% V) = (8.250e+03um H, 8.476e+03um V)
[04/13 15:25:38     39s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       
[04/13 15:25:38     39s] (I)       ============  Phase 1d Route ============
[04/13 15:25:38     39s] (I)       Started Phase 1d ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Detoured routing ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Usage: 11952 = (5897 H, 6055 V) = (4.33% H, 4.88% V) = (8.256e+03um H, 8.477e+03um V)
[04/13 15:25:38     39s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       
[04/13 15:25:38     39s] (I)       ============  Phase 1e Route ============
[04/13 15:25:38     39s] (I)       Started Phase 1e ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Route legalization ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Usage: 11952 = (5897 H, 6055 V) = (4.33% H, 4.88% V) = (8.256e+03um H, 8.477e+03um V)
[04/13 15:25:38     39s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.91% V. EstWL: 1.673280e+04um
[04/13 15:25:38     39s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       
[04/13 15:25:38     39s] (I)       ============  Phase 1l Route ============
[04/13 15:25:38     39s] (I)       Started Phase 1l ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Layer assignment (1T) ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Clean cong LA ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/13 15:25:38     39s] (I)       Layer  2:      62422      5344        37           0       63722    ( 0.00%) 
[04/13 15:25:38     39s] (I)       Layer  3:      86228      5711         5           0       86490    ( 0.00%) 
[04/13 15:25:38     39s] (I)       Layer  4:      42201      2799        39           0       43240    ( 0.00%) 
[04/13 15:25:38     39s] (I)       Layer  5:      42611      1158         0           0       43245    ( 0.00%) 
[04/13 15:25:38     39s] (I)       Layer  6:      18664       917         3       19850       23390    (45.91%) 
[04/13 15:25:38     39s] (I)       Layer  7:       5856        49         0        7868        6546    (54.59%) 
[04/13 15:25:38     39s] (I)       Total:        257982     15978        84       27718      266633    ( 9.42%) 
[04/13 15:25:38     39s] (I)       
[04/13 15:25:38     39s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/13 15:25:38     39s] [NR-eGR]                        OverCon           OverCon            
[04/13 15:25:38     39s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/13 15:25:38     39s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/13 15:25:38     39s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:38     39s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:38     39s] [NR-eGR]  metal2  (2)        32( 0.37%)         0( 0.00%)   ( 0.37%) 
[04/13 15:25:38     39s] [NR-eGR]  metal3  (3)         5( 0.06%)         0( 0.00%)   ( 0.06%) 
[04/13 15:25:38     39s] [NR-eGR]  metal4  (4)        31( 0.36%)         1( 0.01%)   ( 0.37%) 
[04/13 15:25:38     39s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:38     39s] [NR-eGR]  metal6  (6)         3( 0.06%)         0( 0.00%)   ( 0.06%) 
[04/13 15:25:38     39s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:38     39s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:38     39s] [NR-eGR] Total               71( 0.16%)         1( 0.00%)   ( 0.17%) 
[04/13 15:25:38     39s] [NR-eGR] 
[04/13 15:25:38     39s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Export 3D cong map ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       total 2D Cap : 261132 = (136230 H, 124902 V)
[04/13 15:25:38     39s] (I)       Started Export 2D cong map ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.03% V
[04/13 15:25:38     39s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.04% V
[04/13 15:25:38     39s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1744.7M
[04/13 15:25:38     39s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.039, MEM:1744.7M
[04/13 15:25:38     39s] OPERPROF: Starting HotSpotCal at level 1, MEM:1744.7M
[04/13 15:25:38     39s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:38     39s] [hotspot] |            |   max hotspot | total hotspot |
[04/13 15:25:38     39s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:38     39s] [hotspot] | normalized |          0.00 |          0.00 |
[04/13 15:25:38     39s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:38     39s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/13 15:25:38     39s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/13 15:25:38     39s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1744.7M
[04/13 15:25:38     39s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1744.7M
[04/13 15:25:38     39s] Starting Early Global Route wiring: mem = 1744.7M
[04/13 15:25:38     39s] (I)       Started Free existing wires ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Free existing wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       ============= Track Assignment ============
[04/13 15:25:38     39s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Track Assignment (1T) ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/13 15:25:38     39s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Run Multi-thread track assignment
[04/13 15:25:38     39s] (I)       Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Export ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] [NR-eGR] Started Export DB wires ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] [NR-eGR] Started Export all nets ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] [NR-eGR] Started Set wire vias ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:38     39s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5640
[04/13 15:25:38     39s] [NR-eGR] metal2  (2V) length: 4.866995e+03um, number of vias: 7514
[04/13 15:25:38     39s] [NR-eGR] metal3  (3H) length: 7.438140e+03um, number of vias: 2457
[04/13 15:25:38     39s] [NR-eGR] metal4  (4V) length: 3.530875e+03um, number of vias: 448
[04/13 15:25:38     39s] [NR-eGR] metal5  (5H) length: 1.505195e+03um, number of vias: 283
[04/13 15:25:38     39s] [NR-eGR] metal6  (6V) length: 1.283725e+03um, number of vias: 9
[04/13 15:25:38     39s] [NR-eGR] metal7  (7H) length: 7.028000e+01um, number of vias: 0
[04/13 15:25:38     39s] [NR-eGR] Total length: 1.869521e+04um, number of vias: 16351
[04/13 15:25:38     39s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:38     39s] [NR-eGR] Total eGR-routed clock nets wire length: 2.259150e+02um 
[04/13 15:25:38     39s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:38     39s] (I)       Started Update net boxes ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Update timing ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Started Postprocess design ( Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1744.69 MB )
[04/13 15:25:38     39s] Early Global Route wiring runtime: 0.05 seconds, mem = 1744.7M
[04/13 15:25:38     39s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.050, REAL:0.050, MEM:1744.7M
[04/13 15:25:38     39s] 0 delay mode for cte disabled.
[04/13 15:25:38     39s] SKP cleared!
[04/13 15:25:38     39s] 
[04/13 15:25:38     39s] *** Finished incrementalPlace (cpu=0:00:02.9, real=0:00:03.0)***
[04/13 15:25:38     39s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1744.7M
[04/13 15:25:38     39s] All LLGs are deleted
[04/13 15:25:38     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1744.7M
[04/13 15:25:38     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1744.7M
[04/13 15:25:38     39s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1744.7M
[04/13 15:25:38     39s] Start to check current routing status for nets...
[04/13 15:25:38     39s] All nets are already routed correctly.
[04/13 15:25:38     39s] End to check current routing status for nets (mem=1744.7M)
[04/13 15:25:38     39s] Extraction called for design 'ProcDpathAluWrapper' of instances=1499 and nets=1681 using extraction engine 'preRoute' .
[04/13 15:25:38     39s] PreRoute RC Extraction called for design ProcDpathAluWrapper.
[04/13 15:25:38     39s] RC Extraction called in multi-corner(1) mode.
[04/13 15:25:38     39s] RCMode: PreRoute
[04/13 15:25:38     39s]       RC Corner Indexes            0   
[04/13 15:25:38     39s] Capacitance Scaling Factor   : 1.00000 
[04/13 15:25:38     39s] Resistance Scaling Factor    : 1.00000 
[04/13 15:25:38     39s] Clock Cap. Scaling Factor    : 1.00000 
[04/13 15:25:38     39s] Clock Res. Scaling Factor    : 1.00000 
[04/13 15:25:38     39s] Shrink Factor                : 1.00000
[04/13 15:25:38     39s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/13 15:25:38     39s] Using capacitance table file ...
[04/13 15:25:38     39s] LayerId::1 widthSet size::4
[04/13 15:25:38     39s] LayerId::2 widthSet size::4
[04/13 15:25:38     39s] LayerId::3 widthSet size::4
[04/13 15:25:38     39s] LayerId::4 widthSet size::4
[04/13 15:25:38     39s] LayerId::5 widthSet size::4
[04/13 15:25:38     39s] LayerId::6 widthSet size::4
[04/13 15:25:38     39s] LayerId::7 widthSet size::4
[04/13 15:25:38     39s] LayerId::8 widthSet size::4
[04/13 15:25:38     39s] LayerId::9 widthSet size::4
[04/13 15:25:38     39s] LayerId::10 widthSet size::3
[04/13 15:25:38     39s] Updating RC grid for preRoute extraction ...
[04/13 15:25:38     39s] Initializing multi-corner capacitance tables ... 
[04/13 15:25:38     39s] Initializing multi-corner resistance tables ...
[04/13 15:25:38     39s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:25:38     39s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.313747 ; uaWl: 1.000000 ; uaWlH: 0.341803 ; aWlH: 0.000000 ; Pmax: 0.863500 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 80 ; 
[04/13 15:25:38     39s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1744.691M)
[04/13 15:25:38     39s] Compute RC Scale Done ...
[04/13 15:25:38     39s] **optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 963.3M, totSessionCpu=0:00:39 **
[04/13 15:25:38     39s] #################################################################################
[04/13 15:25:38     39s] # Design Stage: PreRoute
[04/13 15:25:38     39s] # Design Name: ProcDpathAluWrapper
[04/13 15:25:38     39s] # Design Mode: 45nm
[04/13 15:25:38     39s] # Analysis Mode: MMMC OCV 
[04/13 15:25:38     39s] # Parasitics Mode: No SPEF/RCDB 
[04/13 15:25:38     39s] # Signoff Settings: SI Off 
[04/13 15:25:38     39s] #################################################################################
[04/13 15:25:38     39s] Calculate early delays in OCV mode...
[04/13 15:25:38     39s] Calculate late delays in OCV mode...
[04/13 15:25:38     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 1742.2M, InitMEM = 1742.2M)
[04/13 15:25:38     39s] Start delay calculation (fullDC) (1 T). (MEM=1742.21)
[04/13 15:25:38     39s] End AAE Lib Interpolated Model. (MEM=1761.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:39     39s] Total number of fetched objects 1716
[04/13 15:25:39     39s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:39     39s] End delay calculation. (MEM=1809.64 CPU=0:00:00.3 REAL=0:00:00.0)
[04/13 15:25:39     39s] End delay calculation (fullDC). (MEM=1809.64 CPU=0:00:00.4 REAL=0:00:01.0)
[04/13 15:25:39     39s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1809.6M) ***
[04/13 15:25:39     39s] skipped the cell partition in DRV
[04/13 15:25:39     39s] Leakage Power Opt: re-selecting buf/inv list 
[04/13 15:25:39     39s] #InfoCS: Num dontuse cells 9, Num usable cells 148
[04/13 15:25:39     39s] optDesignOneStep: Power Flow
[04/13 15:25:39     39s] #InfoCS: Num dontuse cells 9, Num usable cells 148
[04/13 15:25:39     39s] Deleting Lib Analyzer.
[04/13 15:25:39     39s] Begin: GigaOpt DRV Optimization
[04/13 15:25:39     39s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/13 15:25:39     39s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:00:39.9/0:00:42.3 (0.9), mem = 1809.6M
[04/13 15:25:39     39s] Info: 4 clock nets excluded from IPO operation.
[04/13 15:25:39     39s] Processing average sequential pin duty cycle 
[04/13 15:25:39     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.60910.6
[04/13 15:25:39     39s] (I,S,L,T): analysis_default: NA, NA, 0.0462031, 0.0462031
[04/13 15:25:39     39s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:25:39     39s] ### Creating PhyDesignMc. totSessionCpu=0:00:39.9 mem=1809.6M
[04/13 15:25:39     39s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/13 15:25:39     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:1809.6M
[04/13 15:25:39     39s] z: 2, totalTracks: 1
[04/13 15:25:39     39s] z: 4, totalTracks: 1
[04/13 15:25:39     39s] z: 6, totalTracks: 1
[04/13 15:25:39     39s] z: 8, totalTracks: 1
[04/13 15:25:39     39s] #spOpts: N=45 minPadR=1.1 
[04/13 15:25:39     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1809.6M
[04/13 15:25:39     39s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1809.6M
[04/13 15:25:39     39s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/13 15:25:39     39s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1809.6M
[04/13 15:25:39     39s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.007, MEM:1809.6M
[04/13 15:25:39     39s] Fast DP-INIT is on for default
[04/13 15:25:39     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/13 15:25:39     39s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.013, MEM:1809.6M
[04/13 15:25:39     39s] OPERPROF:     Starting CMU at level 3, MEM:1809.6M
[04/13 15:25:39     39s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1809.6M
[04/13 15:25:39     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1809.6M
[04/13 15:25:39     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1809.6MB).
[04/13 15:25:39     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.017, MEM:1809.6M
[04/13 15:25:39     39s] TotalInstCnt at PhyDesignMc Initialization: 1,499
[04/13 15:25:39     39s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:39.9 mem=1809.6M
[04/13 15:25:39     39s] ### Creating RouteCongInterface, started
[04/13 15:25:39     39s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:39     39s] 
[04/13 15:25:39     39s] Creating Lib Analyzer ...
[04/13 15:25:39     39s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:39     39s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/13 15:25:39     39s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/13 15:25:39     39s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/13 15:25:39     39s] 
[04/13 15:25:39     39s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:25:39     40s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:40.1 mem=1809.6M
[04/13 15:25:39     40s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:40.1 mem=1809.6M
[04/13 15:25:39     40s] Creating Lib Analyzer, finished. 
[04/13 15:25:39     40s] 
[04/13 15:25:39     40s] #optDebug:  {2, 1.000, 0.8500} {3, 0.456, 0.7819} {4, 0.456, 0.7819} {4, 0.456, 0.7819} {6, 0.048, 0.3590} {7, 0.048, 0.3590} 
[04/13 15:25:39     40s] 
[04/13 15:25:39     40s] #optDebug: {0, 1.000}
[04/13 15:25:39     40s] ### Creating RouteCongInterface, finished
[04/13 15:25:39     40s] {MG  {4 0 3.4 0.340676}  {6 0 7 0.696386} }
[04/13 15:25:39     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.1 mem=1809.6M
[04/13 15:25:39     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.1 mem=1809.6M
[04/13 15:25:41     41s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1844.0M
[04/13 15:25:41     41s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1844.0M
[04/13 15:25:41     41s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/13 15:25:41     41s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/13 15:25:41     41s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/13 15:25:41     41s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/13 15:25:41     41s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/13 15:25:41     41s] Info: violation cost 0.081143 (cap = 0.081143, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/13 15:25:41     41s] |     0|     0|     0.00|     1|     1|    -0.00|    18|    18|     0|     0|     0.55|     0.00|       0|       0|       0| 67.90%|          |         |
[04/13 15:25:41     41s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/13 15:25:41     41s] |     0|     0|     0.00|     0|     0|     0.00|    18|    18|     0|     0|     0.55|     0.00|       0|       0|       1| 67.92%| 0:00:00.0|  1854.0M|
[04/13 15:25:41     41s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/13 15:25:41     41s] |     0|     0|     0.00|     0|     0|     0.00|    18|    18|     0|     0|     0.55|     0.00|       0|       0|       0| 67.92%| 0:00:00.0|  1854.0M|
[04/13 15:25:41     41s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/13 15:25:41     41s] Bottom Preferred Layer:
[04/13 15:25:41     41s]     None
[04/13 15:25:41     41s] Via Pillar Rule:
[04/13 15:25:41     41s]     None
[04/13 15:25:41     41s] 
[04/13 15:25:41     41s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1854.0M) ***
[04/13 15:25:41     41s] 
[04/13 15:25:41     41s] Total-nets :: 1642, Stn-nets :: 107, ratio :: 6.51644 %
[04/13 15:25:41     41s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1834.9M
[04/13 15:25:41     41s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:1834.9M
[04/13 15:25:41     41s] TotalInstCnt at PhyDesignMc Destruction: 1,499
[04/13 15:25:41     41s] (I,S,L,T): analysis_default: NA, NA, 0.0462391, 0.0462391
[04/13 15:25:41     41s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.60910.6
[04/13 15:25:41     41s] *** DrvOpt #3 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:00:41.6/0:00:44.1 (0.9), mem = 1819.6M
[04/13 15:25:41     41s] 
[04/13 15:25:41     41s] =============================================================================================
[04/13 15:25:41     41s]  Step TAT Report for DrvOpt #3                                                  20.12-s088_1
[04/13 15:25:41     41s] =============================================================================================
[04/13 15:25:41     41s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:25:41     41s] ---------------------------------------------------------------------------------------------
[04/13 15:25:41     41s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[04/13 15:25:41     41s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  11.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:25:41     41s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:41     41s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.4
[04/13 15:25:41     41s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:25:41     41s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:41     41s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/13 15:25:41     41s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:41     41s] [ OptEval                ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.5
[04/13 15:25:41     41s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:41     41s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:41     41s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:41     41s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:41     41s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:41     41s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:41     41s] [ MISC                   ]          0:00:01.5  (  83.2 % )     0:00:01.5 /  0:00:01.5    1.0
[04/13 15:25:41     41s] ---------------------------------------------------------------------------------------------
[04/13 15:25:41     41s]  DrvOpt #3 TOTAL                    0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[04/13 15:25:41     41s] ---------------------------------------------------------------------------------------------
[04/13 15:25:41     41s] 
[04/13 15:25:41     41s] End: GigaOpt DRV Optimization
[04/13 15:25:41     41s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/13 15:25:41     41s] Leakage Power Opt: resetting the buf/inv selection
[04/13 15:25:41     41s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1013.6M, totSessionCpu=0:00:42 **
[04/13 15:25:41     41s] *** Timing Is met
[04/13 15:25:41     41s] *** Check timing (0:00:00.0)
[04/13 15:25:41     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1777.6M
[04/13 15:25:41     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1777.6M
[04/13 15:25:41     41s] 
[04/13 15:25:41     41s] *** Start incrementalPlace ***
[04/13 15:25:41     41s] User Input Parameters:
[04/13 15:25:41     41s] - Congestion Driven    : On
[04/13 15:25:41     41s] - Timing Driven        : On
[04/13 15:25:41     41s] - Area-Violation Based : On
[04/13 15:25:41     41s] - Start Rollback Level : -5
[04/13 15:25:41     41s] - Legalized            : On
[04/13 15:25:41     41s] - Window Based         : Off
[04/13 15:25:41     41s] - eDen incr mode       : Off
[04/13 15:25:41     41s] - Small incr mode      : Off
[04/13 15:25:41     41s] 
[04/13 15:25:41     41s] TDRefine: refinePlace mode spiral search
[04/13 15:25:41     41s] no activity file in design. spp won't run.
[04/13 15:25:41     41s] No Views given, use default active views for adaptive view pruning
[04/13 15:25:41     41s] SKP will enable view:
[04/13 15:25:41     41s]   analysis_default
[04/13 15:25:41     41s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1777.6M
[04/13 15:25:41     41s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:1777.6M
[04/13 15:25:41     41s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1777.6M
[04/13 15:25:41     41s] Starting Early Global Route congestion estimation: mem = 1777.6M
[04/13 15:25:41     41s] (I)       Started Import and model ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Create place DB ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Import place data ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Read instances and placement ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Read nets ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Create route DB ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       == Non-default Options ==
[04/13 15:25:41     41s] (I)       Maximum routing layer                              : 7
[04/13 15:25:41     41s] (I)       Number of threads                                  : 1
[04/13 15:25:41     41s] (I)       Use non-blocking free Dbs wires                    : false
[04/13 15:25:41     41s] (I)       Method to set GCell size                           : row
[04/13 15:25:41     41s] (I)       Counted 1192 PG shapes. We will not process PG shapes layer by layer.
[04/13 15:25:41     41s] (I)       Started Import route data (1T) ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Use row-based GCell size
[04/13 15:25:41     41s] (I)       Use row-based GCell align
[04/13 15:25:41     41s] (I)       GCell unit size   : 2800
[04/13 15:25:41     41s] (I)       GCell multiplier  : 1
[04/13 15:25:41     41s] (I)       GCell row height  : 2800
[04/13 15:25:41     41s] (I)       Actual row height : 2800
[04/13 15:25:41     41s] (I)       GCell align ref   : 74860 75040
[04/13 15:25:41     41s] [NR-eGR] Track table information for default rule: 
[04/13 15:25:41     41s] [NR-eGR] metal1 has no routable track
[04/13 15:25:41     41s] [NR-eGR] metal2 has single uniform track structure
[04/13 15:25:41     41s] [NR-eGR] metal3 has single uniform track structure
[04/13 15:25:41     41s] [NR-eGR] metal4 has single uniform track structure
[04/13 15:25:41     41s] [NR-eGR] metal5 has single uniform track structure
[04/13 15:25:41     41s] [NR-eGR] metal6 has single uniform track structure
[04/13 15:25:41     41s] [NR-eGR] metal7 has single uniform track structure
[04/13 15:25:41     41s] (I)       ===========================================================================
[04/13 15:25:41     41s] (I)       == Report All Rule Vias ==
[04/13 15:25:41     41s] (I)       ===========================================================================
[04/13 15:25:41     41s] (I)        Via Rule : (Default)
[04/13 15:25:41     41s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/13 15:25:41     41s] (I)       ---------------------------------------------------------------------------
[04/13 15:25:41     41s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/13 15:25:41     41s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/13 15:25:41     41s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/13 15:25:41     41s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/13 15:25:41     41s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/13 15:25:41     41s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/13 15:25:41     41s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/13 15:25:41     41s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/13 15:25:41     41s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/13 15:25:41     41s] (I)       ===========================================================================
[04/13 15:25:41     41s] (I)       Started Read blockages ( Layer 2-7 ) ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Read routing blockages ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Read instance blockages ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Read PG blockages ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] [NR-eGR] Read 2069 PG shapes
[04/13 15:25:41     41s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Read boundary cut boxes ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] [NR-eGR] #Routing Blockages  : 0
[04/13 15:25:41     41s] [NR-eGR] #Instance Blockages : 0
[04/13 15:25:41     41s] [NR-eGR] #PG Blockages       : 2069
[04/13 15:25:41     41s] [NR-eGR] #Halo Blockages     : 0
[04/13 15:25:41     41s] [NR-eGR] #Boundary Blockages : 0
[04/13 15:25:41     41s] (I)       Finished Read blockages ( Layer 2-7 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Read blackboxes ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/13 15:25:41     41s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Read prerouted ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/13 15:25:41     41s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Read unlegalized nets ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Read nets ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] [NR-eGR] Read numTotalNets=1535  numIgnoredNets=0
[04/13 15:25:41     41s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Set up via pillars ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       early_global_route_priority property id does not exist.
[04/13 15:25:41     41s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Model blockages into capacity
[04/13 15:25:41     41s] (I)       Read Num Blocks=2069  Num Prerouted Wires=0  Num CS=0
[04/13 15:25:41     41s] (I)       Started Initialize 3D capacity ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Layer 1 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:41     41s] (I)       Layer 2 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:41     41s] (I)       Layer 3 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:41     41s] (I)       Layer 4 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:41     41s] (I)       Layer 5 (V) : #blockages 317 : #preroutes 0
[04/13 15:25:41     41s] (I)       Layer 6 (H) : #blockages 112 : #preroutes 0
[04/13 15:25:41     41s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       -- layer congestion ratio --
[04/13 15:25:41     41s] (I)       Layer 1 : 0.100000
[04/13 15:25:41     41s] (I)       Layer 2 : 0.700000
[04/13 15:25:41     41s] (I)       Layer 3 : 0.700000
[04/13 15:25:41     41s] (I)       Layer 4 : 0.700000
[04/13 15:25:41     41s] (I)       Layer 5 : 0.700000
[04/13 15:25:41     41s] (I)       Layer 6 : 0.700000
[04/13 15:25:41     41s] (I)       Layer 7 : 0.700000
[04/13 15:25:41     41s] (I)       ----------------------------
[04/13 15:25:41     41s] (I)       Number of ignored nets                =      0
[04/13 15:25:41     41s] (I)       Number of connected nets              =      0
[04/13 15:25:41     41s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/13 15:25:41     41s] (I)       Number of clock nets                  =      4.  Ignored: No
[04/13 15:25:41     41s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/13 15:25:41     41s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/13 15:25:41     41s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/13 15:25:41     41s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/13 15:25:41     41s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/13 15:25:41     41s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/13 15:25:41     41s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/13 15:25:41     41s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Read aux data ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Others data preparation ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[04/13 15:25:41     41s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Create route kernel ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Ndr track 0 does not exist
[04/13 15:25:41     41s] (I)       ---------------------Grid Graph Info--------------------
[04/13 15:25:41     41s] (I)       Routing area        : (0, 0) - (262960, 262080)
[04/13 15:25:41     41s] (I)       Core area           : (74860, 75040) - (188100, 187040)
[04/13 15:25:41     41s] (I)       Site width          :   380  (dbu)
[04/13 15:25:41     41s] (I)       Row height          :  2800  (dbu)
[04/13 15:25:41     41s] (I)       GCell row height    :  2800  (dbu)
[04/13 15:25:41     41s] (I)       GCell width         :  2800  (dbu)
[04/13 15:25:41     41s] (I)       GCell height        :  2800  (dbu)
[04/13 15:25:41     41s] (I)       Grid                :    94    93     7
[04/13 15:25:41     41s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[04/13 15:25:41     41s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0
[04/13 15:25:41     41s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800
[04/13 15:25:41     41s] (I)       Default wire width  :   140   140   140   280   280   280   800
[04/13 15:25:41     41s] (I)       Default wire space  :   130   140   140   280   280   280   800
[04/13 15:25:41     41s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600
[04/13 15:25:41     41s] (I)       Default pitch size  :   270   380   280   560   560   560  1680
[04/13 15:25:41     41s] (I)       First track coord   :     0   190   140   570   700   570  1260
[04/13 15:25:41     41s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67
[04/13 15:25:41     41s] (I)       Total num of tracks :     0   692   936   469   467   469   156
[04/13 15:25:41     41s] (I)       Num of masks        :     1     1     1     1     1     1     1
[04/13 15:25:41     41s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[04/13 15:25:41     41s] (I)       --------------------------------------------------------
[04/13 15:25:41     41s] 
[04/13 15:25:41     41s] [NR-eGR] ============ Routing rule table ============
[04/13 15:25:41     41s] [NR-eGR] Rule id: 0  Nets: 1535 
[04/13 15:25:41     41s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/13 15:25:41     41s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680
[04/13 15:25:41     41s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:41     41s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:41     41s] [NR-eGR] ========================================
[04/13 15:25:41     41s] [NR-eGR] 
[04/13 15:25:41     41s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/13 15:25:41     41s] (I)       blocked tracks on layer2 : = 4140 / 64356 (6.43%)
[04/13 15:25:41     41s] (I)       blocked tracks on layer3 : = 820 / 87984 (0.93%)
[04/13 15:25:41     41s] (I)       blocked tracks on layer4 : = 2870 / 43617 (6.58%)
[04/13 15:25:41     41s] (I)       blocked tracks on layer5 : = 820 / 43898 (1.87%)
[04/13 15:25:41     41s] (I)       blocked tracks on layer6 : = 24696 / 43617 (56.62%)
[04/13 15:25:41     41s] (I)       blocked tracks on layer7 : = 8733 / 14664 (59.55%)
[04/13 15:25:41     41s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Reset routing kernel
[04/13 15:25:41     41s] (I)       Started Global Routing ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Initialization ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       totalPins=5640  totalGlobalPin=5341 (94.70%)
[04/13 15:25:41     41s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Net group 1 ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Generate topology ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       total 2D Cap : 260272 = (136203 H, 124069 V)
[04/13 15:25:41     41s] [NR-eGR] Layer group 1: route 1535 net(s) in layer range [2, 7]
[04/13 15:25:41     41s] (I)       
[04/13 15:25:41     41s] (I)       ============  Phase 1a Route ============
[04/13 15:25:41     41s] (I)       Started Phase 1a ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Pattern routing ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:25:41     41s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Usage: 11897 = (5867 H, 6030 V) = (4.31% H, 4.86% V) = (8.214e+03um H, 8.442e+03um V)
[04/13 15:25:41     41s] (I)       Started Add via demand to 2D ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       
[04/13 15:25:41     41s] (I)       ============  Phase 1b Route ============
[04/13 15:25:41     41s] (I)       Started Phase 1b ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Monotonic routing ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Usage: 11947 = (5893 H, 6054 V) = (4.33% H, 4.88% V) = (8.250e+03um H, 8.476e+03um V)
[04/13 15:25:41     41s] (I)       Overflow of layer group 1: 0.00% H + 0.97% V. EstWL: 1.672580e+04um
[04/13 15:25:41     41s] (I)       Congestion metric : 0.00%H 0.97%V, 0.97%HV
[04/13 15:25:41     41s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/13 15:25:41     41s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       
[04/13 15:25:41     41s] (I)       ============  Phase 1c Route ============
[04/13 15:25:41     41s] (I)       Started Phase 1c ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Two level routing ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Level2 Grid: 19 x 19
[04/13 15:25:41     41s] (I)       Started Two Level Routing ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Usage: 11947 = (5893 H, 6054 V) = (4.33% H, 4.88% V) = (8.250e+03um H, 8.476e+03um V)
[04/13 15:25:41     41s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       
[04/13 15:25:41     41s] (I)       ============  Phase 1d Route ============
[04/13 15:25:41     41s] (I)       Started Phase 1d ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Detoured routing ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Usage: 11952 = (5897 H, 6055 V) = (4.33% H, 4.88% V) = (8.256e+03um H, 8.477e+03um V)
[04/13 15:25:41     41s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       
[04/13 15:25:41     41s] (I)       ============  Phase 1e Route ============
[04/13 15:25:41     41s] (I)       Started Phase 1e ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Route legalization ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Usage: 11952 = (5897 H, 6055 V) = (4.33% H, 4.88% V) = (8.256e+03um H, 8.477e+03um V)
[04/13 15:25:41     41s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.91% V. EstWL: 1.673280e+04um
[04/13 15:25:41     41s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       
[04/13 15:25:41     41s] (I)       ============  Phase 1l Route ============
[04/13 15:25:41     41s] (I)       Started Phase 1l ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Layer assignment (1T) ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Clean cong LA ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/13 15:25:41     41s] (I)       Layer  2:      62422      5344        37           0       63722    ( 0.00%) 
[04/13 15:25:41     41s] (I)       Layer  3:      86228      5711         5           0       86490    ( 0.00%) 
[04/13 15:25:41     41s] (I)       Layer  4:      42201      2799        39           0       43240    ( 0.00%) 
[04/13 15:25:41     41s] (I)       Layer  5:      42611      1158         0           0       43245    ( 0.00%) 
[04/13 15:25:41     41s] (I)       Layer  6:      18664       917         3       19850       23390    (45.91%) 
[04/13 15:25:41     41s] (I)       Layer  7:       5856        49         0        7868        6546    (54.59%) 
[04/13 15:25:41     41s] (I)       Total:        257982     15978        84       27718      266633    ( 9.42%) 
[04/13 15:25:41     41s] (I)       
[04/13 15:25:41     41s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/13 15:25:41     41s] [NR-eGR]                        OverCon           OverCon            
[04/13 15:25:41     41s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/13 15:25:41     41s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/13 15:25:41     41s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:41     41s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:41     41s] [NR-eGR]  metal2  (2)        32( 0.37%)         0( 0.00%)   ( 0.37%) 
[04/13 15:25:41     41s] [NR-eGR]  metal3  (3)         5( 0.06%)         0( 0.00%)   ( 0.06%) 
[04/13 15:25:41     41s] [NR-eGR]  metal4  (4)        31( 0.36%)         1( 0.01%)   ( 0.37%) 
[04/13 15:25:41     41s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:41     41s] [NR-eGR]  metal6  (6)         3( 0.06%)         0( 0.00%)   ( 0.06%) 
[04/13 15:25:41     41s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:41     41s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:41     41s] [NR-eGR] Total               71( 0.16%)         1( 0.00%)   ( 0.17%) 
[04/13 15:25:41     41s] [NR-eGR] 
[04/13 15:25:41     41s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Started Export 3D cong map ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       total 2D Cap : 261132 = (136230 H, 124902 V)
[04/13 15:25:41     41s] (I)       Started Export 2D cong map ( Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.03% V
[04/13 15:25:41     41s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.04% V
[04/13 15:25:41     41s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.64 MB )
[04/13 15:25:41     41s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1777.6M
[04/13 15:25:41     41s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.050, MEM:1777.6M
[04/13 15:25:41     41s] OPERPROF: Starting HotSpotCal at level 1, MEM:1777.6M
[04/13 15:25:41     41s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:41     41s] [hotspot] |            |   max hotspot | total hotspot |
[04/13 15:25:41     41s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:41     41s] [hotspot] | normalized |          0.00 |          0.00 |
[04/13 15:25:41     41s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:41     41s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/13 15:25:41     41s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/13 15:25:41     41s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.001, MEM:1777.6M
[04/13 15:25:41     41s] 
[04/13 15:25:41     41s] === incrementalPlace Internal Loop 1 ===
[04/13 15:25:41     41s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[04/13 15:25:41     41s] OPERPROF: Starting IPInitSPData at level 1, MEM:1777.6M
[04/13 15:25:41     41s] z: 2, totalTracks: 1
[04/13 15:25:41     41s] z: 4, totalTracks: 1
[04/13 15:25:41     41s] z: 6, totalTracks: 1
[04/13 15:25:41     41s] z: 8, totalTracks: 1
[04/13 15:25:41     41s] #spOpts: N=45 minPadR=1.1 
[04/13 15:25:41     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1777.6M
[04/13 15:25:41     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1777.6M
[04/13 15:25:41     41s] OPERPROF:   Starting post-place ADS at level 2, MEM:1777.6M
[04/13 15:25:41     41s] ADSU 0.679 -> 0.679. GS 11.200
[04/13 15:25:41     41s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.002, MEM:1777.6M
[04/13 15:25:41     41s] OPERPROF:   Starting spMPad at level 2, MEM:1777.6M
[04/13 15:25:41     41s] OPERPROF:     Starting spContextMPad at level 3, MEM:1777.6M
[04/13 15:25:41     41s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1777.6M
[04/13 15:25:41     41s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:1777.6M
[04/13 15:25:41     41s] no activity file in design. spp won't run.
[04/13 15:25:41     41s] SP #FI/SF FL/PI 0/0 1499/0
[04/13 15:25:41     41s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.010, REAL:0.011, MEM:1777.6M
[04/13 15:25:41     41s] PP off. flexM 0
[04/13 15:25:41     41s] OPERPROF: Starting CDPad at level 1, MEM:1777.6M
[04/13 15:25:41     41s] 3DP is on.
[04/13 15:25:41     41s] 3DP OF M2 0.004, M4 0.004. Diff 0
[04/13 15:25:41     41s] design sh 0.065.
[04/13 15:25:41     41s] design sh 0.060.
[04/13 15:25:41     41s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[04/13 15:25:41     41s] design sh 0.049.
[04/13 15:25:41     41s] CDPadU 0.878 -> 0.834. R=0.679, N=1499, GS=1.400
[04/13 15:25:41     41s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.011, MEM:1777.6M
[04/13 15:25:41     41s] no activity file in design. spp won't run.
[04/13 15:25:41     41s] OPERPROF: Starting spInitNetWt at level 1, MEM:1777.6M
[04/13 15:25:41     41s] no activity file in design. spp won't run.
[04/13 15:25:41     41s] **WARN: (IMPSP-9532):	Skipping assigning placement activity power weights when activity file was not read
[04/13 15:25:41     41s] no activity file in design. spp won't run.
[04/13 15:25:41     41s] [spp] 0
[04/13 15:25:41     41s] no activity file in design. spp won't run.
[04/13 15:25:41     41s] [adp] 1:1:1:2
[04/13 15:25:41     41s] no activity file in design. spp won't run.
[04/13 15:25:41     41s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1777.6M
[04/13 15:25:41     41s] OPERPROF: Starting InitSKP at level 1, MEM:1777.6M
[04/13 15:25:41     41s] no activity file in design. spp won't run.
[04/13 15:25:41     42s] no activity file in design. spp won't run.
[04/13 15:25:41     42s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[04/13 15:25:41     42s] OPERPROF: Finished InitSKP at level 1, CPU:0.200, REAL:0.205, MEM:1777.6M
[04/13 15:25:41     42s] NP #FI/FS/SF FL/PI: 0/0/0 1499/0
[04/13 15:25:41     42s] no activity file in design. spp won't run.
[04/13 15:25:41     42s] 
[04/13 15:25:41     42s] AB Est...
[04/13 15:25:41     42s] OPERPROF: Starting npPlace at level 1, MEM:1777.6M
[04/13 15:25:41     42s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.006, MEM:1781.3M
[04/13 15:25:41     42s] Iteration  4: Skipped, with CDP Off
[04/13 15:25:41     42s] OPERPROF: Starting npPlace at level 1, MEM:1781.3M
[04/13 15:25:41     42s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[04/13 15:25:41     42s] No instances found in the vector
[04/13 15:25:41     42s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1781.3M, DRC: 0)
[04/13 15:25:41     42s] 0 (out of 0) MH cells were successfully legalized.
[04/13 15:25:42     42s] Iteration  5: Total net bbox = 1.362e+04 (6.99e+03 6.62e+03)
[04/13 15:25:42     42s]               Est.  stn bbox = 1.755e+04 (9.26e+03 8.29e+03)
[04/13 15:25:42     42s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1757.7M
[04/13 15:25:42     42s] OPERPROF: Finished npPlace at level 1, CPU:0.400, REAL:0.412, MEM:1757.7M
[04/13 15:25:42     42s] no activity file in design. spp won't run.
[04/13 15:25:42     42s] NP #FI/FS/SF FL/PI: 0/0/0 1499/0
[04/13 15:25:42     42s] no activity file in design. spp won't run.
[04/13 15:25:42     42s] OPERPROF: Starting npPlace at level 1, MEM:1757.7M
[04/13 15:25:42     42s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[04/13 15:25:42     42s] No instances found in the vector
[04/13 15:25:42     42s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1757.7M, DRC: 0)
[04/13 15:25:42     42s] 0 (out of 0) MH cells were successfully legalized.
[04/13 15:25:42     42s] Iteration  6: Total net bbox = 1.366e+04 (7.05e+03 6.61e+03)
[04/13 15:25:42     42s]               Est.  stn bbox = 1.763e+04 (9.35e+03 8.27e+03)
[04/13 15:25:42     42s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1753.7M
[04/13 15:25:42     42s] OPERPROF: Finished npPlace at level 1, CPU:0.280, REAL:0.285, MEM:1753.7M
[04/13 15:25:42     42s] no activity file in design. spp won't run.
[04/13 15:25:42     42s] NP #FI/FS/SF FL/PI: 0/0/0 1499/0
[04/13 15:25:42     42s] no activity file in design. spp won't run.
[04/13 15:25:42     42s] OPERPROF: Starting npPlace at level 1, MEM:1753.7M
[04/13 15:25:42     42s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[04/13 15:25:42     42s] No instances found in the vector
[04/13 15:25:42     42s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1753.7M, DRC: 0)
[04/13 15:25:42     42s] 0 (out of 0) MH cells were successfully legalized.
[04/13 15:25:42     43s] Iteration  7: Total net bbox = 1.360e+04 (7.02e+03 6.58e+03)
[04/13 15:25:42     43s]               Est.  stn bbox = 1.760e+04 (9.33e+03 8.27e+03)
[04/13 15:25:42     43s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1751.7M
[04/13 15:25:42     43s] OPERPROF: Finished npPlace at level 1, CPU:0.410, REAL:0.417, MEM:1751.7M
[04/13 15:25:42     43s] no activity file in design. spp won't run.
[04/13 15:25:42     43s] NP #FI/FS/SF FL/PI: 0/0/0 1499/0
[04/13 15:25:42     43s] no activity file in design. spp won't run.
[04/13 15:25:42     43s] OPERPROF: Starting npPlace at level 1, MEM:1751.7M
[04/13 15:25:42     43s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[04/13 15:25:42     43s] No instances found in the vector
[04/13 15:25:42     43s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1751.7M, DRC: 0)
[04/13 15:25:42     43s] 0 (out of 0) MH cells were successfully legalized.
[04/13 15:25:43     44s] Iteration  8: Total net bbox = 1.408e+04 (7.27e+03 6.81e+03)
[04/13 15:25:43     44s]               Est.  stn bbox = 1.803e+04 (9.55e+03 8.49e+03)
[04/13 15:25:43     44s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1751.7M
[04/13 15:25:43     44s] OPERPROF: Finished npPlace at level 1, CPU:0.730, REAL:0.744, MEM:1751.7M
[04/13 15:25:43     44s] no activity file in design. spp won't run.
[04/13 15:25:43     44s] NP #FI/FS/SF FL/PI: 0/0/0 1499/0
[04/13 15:25:43     44s] no activity file in design. spp won't run.
[04/13 15:25:43     44s] OPERPROF: Starting npPlace at level 1, MEM:1751.7M
[04/13 15:25:43     44s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[04/13 15:25:43     44s] No instances found in the vector
[04/13 15:25:43     44s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1751.7M, DRC: 0)
[04/13 15:25:43     44s] 0 (out of 0) MH cells were successfully legalized.
[04/13 15:25:44     44s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1751.7M
[04/13 15:25:44     44s] Iteration  9: Total net bbox = 1.403e+04 (7.30e+03 6.74e+03)
[04/13 15:25:44     44s]               Est.  stn bbox = 1.797e+04 (9.58e+03 8.40e+03)
[04/13 15:25:44     44s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1751.7M
[04/13 15:25:44     44s] OPERPROF: Finished npPlace at level 1, CPU:0.510, REAL:0.517, MEM:1751.7M
[04/13 15:25:44     44s] Move report: Timing Driven Placement moves 1499 insts, mean move: 3.52 um, max move: 22.07 um
[04/13 15:25:44     44s] 	Max move on inst (v/in0_reg/q_reg_6_): (49.59, 54.32) --> (38.07, 43.77)
[04/13 15:25:44     44s] no activity file in design. spp won't run.
[04/13 15:25:44     44s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1751.7M
[04/13 15:25:44     44s] *Info(CAP): clkGateAware moves 1 insts, mean move: 5.54 um, max move: 5.54 um
[04/13 15:25:44     44s] *Info(CAP): max move on inst (v/fn_reg/clk_gate_q_reg/latch): (37.76, 63.01) --> (41.06, 65.25)
[04/13 15:25:44     44s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.001, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.003, MEM:1751.7M
[04/13 15:25:44     44s] 
[04/13 15:25:44     44s] Finished Incremental Placement (cpu=0:00:02.7, real=0:00:03.0, mem=1751.7M)
[04/13 15:25:44     44s] CongRepair sets shifter mode to gplace
[04/13 15:25:44     44s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1751.7M
[04/13 15:25:44     44s] z: 2, totalTracks: 1
[04/13 15:25:44     44s] z: 4, totalTracks: 1
[04/13 15:25:44     44s] z: 6, totalTracks: 1
[04/13 15:25:44     44s] z: 8, totalTracks: 1
[04/13 15:25:44     44s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/13 15:25:44     44s] All LLGs are deleted
[04/13 15:25:44     44s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1751.7M
[04/13 15:25:44     44s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/13 15:25:44     44s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.020, REAL:0.006, MEM:1751.7M
[04/13 15:25:44     44s] Fast DP-INIT is on for default
[04/13 15:25:44     44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/13 15:25:44     44s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.010, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:         Starting CMU at level 5, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.011, MEM:1751.7M
[04/13 15:25:44     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1751.7MB).
[04/13 15:25:44     44s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.014, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.014, MEM:1751.7M
[04/13 15:25:44     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.60910.3
[04/13 15:25:44     44s] OPERPROF:   Starting RefinePlace at level 2, MEM:1751.7M
[04/13 15:25:44     44s] *** Starting refinePlace (0:00:44.6 mem=1751.7M) ***
[04/13 15:25:44     44s] Total net bbox length = 2.685e+04 (1.283e+04 1.402e+04) (ext = 1.278e+04)
[04/13 15:25:44     44s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:44     44s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1751.7M
[04/13 15:25:44     44s] Starting refinePlace ...
[04/13 15:25:44     44s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/13 15:25:44     44s] ** Cut row section cpu time 0:00:00.0.
[04/13 15:25:44     44s]    Spread Effort: high, pre-route mode, useDDP on.
[04/13 15:25:44     44s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1751.7MB) @(0:00:44.6 - 0:00:44.6).
[04/13 15:25:44     44s] Move report: preRPlace moves 1499 insts, mean move: 0.41 um, max move: 2.79 um
[04/13 15:25:44     44s] 	Max move on inst (v/fn_reg/clk_gate_q_reg/latch): (41.06, 65.25) --> (42.18, 66.92)
[04/13 15:25:44     44s] 	Length: 15 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKGATETST_X1
[04/13 15:25:44     44s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:         Starting spMPad at level 5, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:           Starting spContextMPad at level 6, MEM:1751.7M
[04/13 15:25:44     44s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:1751.7M
[04/13 15:25:44     44s] MP Top (1499): mp=1.100. U=0.679.
[04/13 15:25:44     44s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.001, MEM:1751.7M
[04/13 15:25:44     44s] Tweakage: fix icg 0, fix clk 0.
[04/13 15:25:44     44s] Tweakage: density cost 1, scale 0.4.
[04/13 15:25:44     44s] Tweakage: activity cost 0, scale 1.0.
[04/13 15:25:44     44s] Tweakage swap 0 pairs.
[04/13 15:25:44     44s] Tweakage swap 0 pairs.
[04/13 15:25:44     44s] Tweakage swap 0 pairs.
[04/13 15:25:44     44s] Tweakage swap 95 pairs.
[04/13 15:25:44     44s] Tweakage swap 0 pairs.
[04/13 15:25:44     44s] Tweakage swap 0 pairs.
[04/13 15:25:44     44s] Tweakage swap 0 pairs.
[04/13 15:25:44     44s] Tweakage swap 26 pairs.
[04/13 15:25:44     44s] Tweakage swap 0 pairs.
[04/13 15:25:44     44s] Tweakage swap 0 pairs.
[04/13 15:25:44     44s] Tweakage swap 0 pairs.
[04/13 15:25:44     44s] Tweakage swap 12 pairs.
[04/13 15:25:44     44s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.310, REAL:0.305, MEM:1751.7M
[04/13 15:25:44     44s] Move report: Congestion aware Tweak moves 216 insts, mean move: 1.81 um, max move: 5.91 um
[04/13 15:25:44     44s] 	Max move on inst (v/alu/add_x_6/U13): (49.02, 75.32) --> (47.31, 71.12)
[04/13 15:25:44     44s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.3, real=0:00:00.0, mem=1751.7mb) @(0:00:44.6 - 0:00:44.9).
[04/13 15:25:44     44s] wireLenOptFixPriorityInst 0 inst fixed
[04/13 15:25:44     44s] No activity file.
[04/13 15:25:44     44s] Placement tweakage begins.
[04/13 15:25:44     44s] wire length = 1.747e+04
[04/13 15:25:44     45s] wire length = 1.711e+04
[04/13 15:25:44     45s] Placement tweakage ends.
[04/13 15:25:44     45s] Move report: tweak moves 257 insts, mean move: 1.37 um, max move: 4.94 um
[04/13 15:25:44     45s] 	Max move on inst (v/alu/U147): (77.52, 55.72) --> (82.46, 55.72)
[04/13 15:25:44     45s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=1751.7MB) @(0:00:44.9 - 0:00:45.0).
[04/13 15:25:44     45s] 
[04/13 15:25:44     45s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/13 15:25:44     45s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:44     45s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1751.7MB) @(0:00:45.0 - 0:00:45.1).
[04/13 15:25:44     45s] Move report: Detail placement moves 1499 insts, mean move: 0.77 um, max move: 5.92 um
[04/13 15:25:44     45s] 	Max move on inst (v/alu/add_x_6/U13): (49.09, 75.26) --> (47.31, 71.12)
[04/13 15:25:44     45s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1751.7MB
[04/13 15:25:44     45s] Statistics of distance of Instance movement in refine placement:
[04/13 15:25:44     45s]   maximum (X+Y) =         5.92 um
[04/13 15:25:44     45s]   inst (v/alu/add_x_6/U13) with max move: (49.091, 75.258) -> (47.31, 71.12)
[04/13 15:25:44     45s]   mean    (X+Y) =         0.77 um
[04/13 15:25:44     45s] Summary Report:
[04/13 15:25:44     45s] Instances move: 1499 (out of 1499 movable)
[04/13 15:25:44     45s] Instances flipped: 0
[04/13 15:25:44     45s] Mean displacement: 0.77 um
[04/13 15:25:44     45s] Max displacement: 5.92 um (Instance: v/alu/add_x_6/U13) (49.091, 75.258) -> (47.31, 71.12)
[04/13 15:25:44     45s] 	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XNOR2_X1
[04/13 15:25:44     45s] Total instances moved : 1499
[04/13 15:25:44     45s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.470, REAL:0.462, MEM:1751.7M
[04/13 15:25:44     45s] Total net bbox length = 2.660e+04 (1.248e+04 1.412e+04) (ext = 1.276e+04)
[04/13 15:25:44     45s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1751.7MB
[04/13 15:25:44     45s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1751.7MB) @(0:00:44.6 - 0:00:45.1).
[04/13 15:25:44     45s] *** Finished refinePlace (0:00:45.1 mem=1751.7M) ***
[04/13 15:25:44     45s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.60910.3
[04/13 15:25:44     45s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.470, REAL:0.469, MEM:1751.7M
[04/13 15:25:44     45s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1751.7M
[04/13 15:25:44     45s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:1751.7M
[04/13 15:25:44     45s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.490, REAL:0.487, MEM:1751.7M
[04/13 15:25:44     45s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1751.7M
[04/13 15:25:44     45s] Starting Early Global Route congestion estimation: mem = 1751.7M
[04/13 15:25:44     45s] (I)       Started Import and model ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Create place DB ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Import place data ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Read instances and placement ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Read nets ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Create route DB ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       == Non-default Options ==
[04/13 15:25:44     45s] (I)       Maximum routing layer                              : 7
[04/13 15:25:44     45s] (I)       Number of threads                                  : 1
[04/13 15:25:44     45s] (I)       Use non-blocking free Dbs wires                    : false
[04/13 15:25:44     45s] (I)       Method to set GCell size                           : row
[04/13 15:25:44     45s] (I)       Counted 1192 PG shapes. We will not process PG shapes layer by layer.
[04/13 15:25:44     45s] (I)       Started Import route data (1T) ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Use row-based GCell size
[04/13 15:25:44     45s] (I)       Use row-based GCell align
[04/13 15:25:44     45s] (I)       GCell unit size   : 2800
[04/13 15:25:44     45s] (I)       GCell multiplier  : 1
[04/13 15:25:44     45s] (I)       GCell row height  : 2800
[04/13 15:25:44     45s] (I)       Actual row height : 2800
[04/13 15:25:44     45s] (I)       GCell align ref   : 74860 75040
[04/13 15:25:44     45s] [NR-eGR] Track table information for default rule: 
[04/13 15:25:44     45s] [NR-eGR] metal1 has no routable track
[04/13 15:25:44     45s] [NR-eGR] metal2 has single uniform track structure
[04/13 15:25:44     45s] [NR-eGR] metal3 has single uniform track structure
[04/13 15:25:44     45s] [NR-eGR] metal4 has single uniform track structure
[04/13 15:25:44     45s] [NR-eGR] metal5 has single uniform track structure
[04/13 15:25:44     45s] [NR-eGR] metal6 has single uniform track structure
[04/13 15:25:44     45s] [NR-eGR] metal7 has single uniform track structure
[04/13 15:25:44     45s] (I)       ===========================================================================
[04/13 15:25:44     45s] (I)       == Report All Rule Vias ==
[04/13 15:25:44     45s] (I)       ===========================================================================
[04/13 15:25:44     45s] (I)        Via Rule : (Default)
[04/13 15:25:44     45s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/13 15:25:44     45s] (I)       ---------------------------------------------------------------------------
[04/13 15:25:44     45s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/13 15:25:44     45s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/13 15:25:44     45s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/13 15:25:44     45s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/13 15:25:44     45s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/13 15:25:44     45s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/13 15:25:44     45s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/13 15:25:44     45s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/13 15:25:44     45s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/13 15:25:44     45s] (I)       ===========================================================================
[04/13 15:25:44     45s] (I)       Started Read blockages ( Layer 2-7 ) ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Read routing blockages ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Read instance blockages ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Read PG blockages ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] [NR-eGR] Read 2069 PG shapes
[04/13 15:25:44     45s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Read boundary cut boxes ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] [NR-eGR] #Routing Blockages  : 0
[04/13 15:25:44     45s] [NR-eGR] #Instance Blockages : 0
[04/13 15:25:44     45s] [NR-eGR] #PG Blockages       : 2069
[04/13 15:25:44     45s] [NR-eGR] #Halo Blockages     : 0
[04/13 15:25:44     45s] [NR-eGR] #Boundary Blockages : 0
[04/13 15:25:44     45s] (I)       Finished Read blockages ( Layer 2-7 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Read blackboxes ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/13 15:25:44     45s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Read prerouted ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/13 15:25:44     45s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Read unlegalized nets ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Read nets ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] [NR-eGR] Read numTotalNets=1535  numIgnoredNets=0
[04/13 15:25:44     45s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Set up via pillars ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       early_global_route_priority property id does not exist.
[04/13 15:25:44     45s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Model blockages into capacity
[04/13 15:25:44     45s] (I)       Read Num Blocks=2069  Num Prerouted Wires=0  Num CS=0
[04/13 15:25:44     45s] (I)       Started Initialize 3D capacity ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Layer 1 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:44     45s] (I)       Layer 2 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:44     45s] (I)       Layer 3 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:44     45s] (I)       Layer 4 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:44     45s] (I)       Layer 5 (V) : #blockages 317 : #preroutes 0
[04/13 15:25:44     45s] (I)       Layer 6 (H) : #blockages 112 : #preroutes 0
[04/13 15:25:44     45s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       -- layer congestion ratio --
[04/13 15:25:44     45s] (I)       Layer 1 : 0.100000
[04/13 15:25:44     45s] (I)       Layer 2 : 0.700000
[04/13 15:25:44     45s] (I)       Layer 3 : 0.700000
[04/13 15:25:44     45s] (I)       Layer 4 : 0.700000
[04/13 15:25:44     45s] (I)       Layer 5 : 0.700000
[04/13 15:25:44     45s] (I)       Layer 6 : 0.700000
[04/13 15:25:44     45s] (I)       Layer 7 : 0.700000
[04/13 15:25:44     45s] (I)       ----------------------------
[04/13 15:25:44     45s] (I)       Number of ignored nets                =      0
[04/13 15:25:44     45s] (I)       Number of connected nets              =      0
[04/13 15:25:44     45s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/13 15:25:44     45s] (I)       Number of clock nets                  =      4.  Ignored: No
[04/13 15:25:44     45s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/13 15:25:44     45s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/13 15:25:44     45s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/13 15:25:44     45s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/13 15:25:44     45s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/13 15:25:44     45s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/13 15:25:44     45s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/13 15:25:44     45s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Read aux data ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Others data preparation ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[04/13 15:25:44     45s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Create route kernel ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Ndr track 0 does not exist
[04/13 15:25:44     45s] (I)       ---------------------Grid Graph Info--------------------
[04/13 15:25:44     45s] (I)       Routing area        : (0, 0) - (262960, 262080)
[04/13 15:25:44     45s] (I)       Core area           : (74860, 75040) - (188100, 187040)
[04/13 15:25:44     45s] (I)       Site width          :   380  (dbu)
[04/13 15:25:44     45s] (I)       Row height          :  2800  (dbu)
[04/13 15:25:44     45s] (I)       GCell row height    :  2800  (dbu)
[04/13 15:25:44     45s] (I)       GCell width         :  2800  (dbu)
[04/13 15:25:44     45s] (I)       GCell height        :  2800  (dbu)
[04/13 15:25:44     45s] (I)       Grid                :    94    93     7
[04/13 15:25:44     45s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[04/13 15:25:44     45s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0
[04/13 15:25:44     45s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800
[04/13 15:25:44     45s] (I)       Default wire width  :   140   140   140   280   280   280   800
[04/13 15:25:44     45s] (I)       Default wire space  :   130   140   140   280   280   280   800
[04/13 15:25:44     45s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600
[04/13 15:25:44     45s] (I)       Default pitch size  :   270   380   280   560   560   560  1680
[04/13 15:25:44     45s] (I)       First track coord   :     0   190   140   570   700   570  1260
[04/13 15:25:44     45s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67
[04/13 15:25:44     45s] (I)       Total num of tracks :     0   692   936   469   467   469   156
[04/13 15:25:44     45s] (I)       Num of masks        :     1     1     1     1     1     1     1
[04/13 15:25:44     45s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[04/13 15:25:44     45s] (I)       --------------------------------------------------------
[04/13 15:25:44     45s] 
[04/13 15:25:44     45s] [NR-eGR] ============ Routing rule table ============
[04/13 15:25:44     45s] [NR-eGR] Rule id: 0  Nets: 1535 
[04/13 15:25:44     45s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/13 15:25:44     45s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680
[04/13 15:25:44     45s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:44     45s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:44     45s] [NR-eGR] ========================================
[04/13 15:25:44     45s] [NR-eGR] 
[04/13 15:25:44     45s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/13 15:25:44     45s] (I)       blocked tracks on layer2 : = 4140 / 64356 (6.43%)
[04/13 15:25:44     45s] (I)       blocked tracks on layer3 : = 820 / 87984 (0.93%)
[04/13 15:25:44     45s] (I)       blocked tracks on layer4 : = 2870 / 43617 (6.58%)
[04/13 15:25:44     45s] (I)       blocked tracks on layer5 : = 820 / 43898 (1.87%)
[04/13 15:25:44     45s] (I)       blocked tracks on layer6 : = 24696 / 43617 (56.62%)
[04/13 15:25:44     45s] (I)       blocked tracks on layer7 : = 8733 / 14664 (59.55%)
[04/13 15:25:44     45s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Reset routing kernel
[04/13 15:25:44     45s] (I)       Started Global Routing ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Initialization ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       totalPins=5640  totalGlobalPin=5323 (94.38%)
[04/13 15:25:44     45s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Net group 1 ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Generate topology ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       total 2D Cap : 260272 = (136203 H, 124069 V)
[04/13 15:25:44     45s] [NR-eGR] Layer group 1: route 1535 net(s) in layer range [2, 7]
[04/13 15:25:44     45s] (I)       
[04/13 15:25:44     45s] (I)       ============  Phase 1a Route ============
[04/13 15:25:44     45s] (I)       Started Phase 1a ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Pattern routing ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:25:44     45s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Usage: 11764 = (5828 H, 5936 V) = (4.28% H, 4.78% V) = (8.159e+03um H, 8.310e+03um V)
[04/13 15:25:44     45s] (I)       Started Add via demand to 2D ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       
[04/13 15:25:44     45s] (I)       ============  Phase 1b Route ============
[04/13 15:25:44     45s] (I)       Started Phase 1b ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Monotonic routing ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Usage: 11810 = (5860 H, 5950 V) = (4.30% H, 4.80% V) = (8.204e+03um H, 8.330e+03um V)
[04/13 15:25:44     45s] (I)       Overflow of layer group 1: 0.01% H + 1.22% V. EstWL: 1.653400e+04um
[04/13 15:25:44     45s] (I)       Congestion metric : 0.01%H 1.22%V, 1.23%HV
[04/13 15:25:44     45s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/13 15:25:44     45s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       
[04/13 15:25:44     45s] (I)       ============  Phase 1c Route ============
[04/13 15:25:44     45s] (I)       Started Phase 1c ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Two level routing ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Level2 Grid: 19 x 19
[04/13 15:25:44     45s] (I)       Started Two Level Routing ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Usage: 11810 = (5860 H, 5950 V) = (4.30% H, 4.80% V) = (8.204e+03um H, 8.330e+03um V)
[04/13 15:25:44     45s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       
[04/13 15:25:44     45s] (I)       ============  Phase 1d Route ============
[04/13 15:25:44     45s] (I)       Started Phase 1d ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Detoured routing ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Usage: 11821 = (5862 H, 5959 V) = (4.30% H, 4.80% V) = (8.207e+03um H, 8.343e+03um V)
[04/13 15:25:44     45s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       
[04/13 15:25:44     45s] (I)       ============  Phase 1e Route ============
[04/13 15:25:44     45s] (I)       Started Phase 1e ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Route legalization ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Usage: 11821 = (5862 H, 5959 V) = (4.30% H, 4.80% V) = (8.207e+03um H, 8.343e+03um V)
[04/13 15:25:44     45s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 1.14% V. EstWL: 1.654940e+04um
[04/13 15:25:44     45s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       
[04/13 15:25:44     45s] (I)       ============  Phase 1l Route ============
[04/13 15:25:44     45s] (I)       Started Phase 1l ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Layer assignment (1T) ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Clean cong LA ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/13 15:25:44     45s] (I)       Layer  2:      62422      5410        68           0       63722    ( 0.00%) 
[04/13 15:25:44     45s] (I)       Layer  3:      86228      5690         3           0       86490    ( 0.00%) 
[04/13 15:25:44     45s] (I)       Layer  4:      42201      2699        26           0       43240    ( 0.00%) 
[04/13 15:25:44     45s] (I)       Layer  5:      42611      1144         1           0       43245    ( 0.00%) 
[04/13 15:25:44     45s] (I)       Layer  6:      18664       861         0       19850       23390    (45.91%) 
[04/13 15:25:44     45s] (I)       Layer  7:       5856        21         0        7868        6546    (54.59%) 
[04/13 15:25:44     45s] (I)       Total:        257982     15825        98       27718      266633    ( 9.42%) 
[04/13 15:25:44     45s] (I)       
[04/13 15:25:44     45s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/13 15:25:44     45s] [NR-eGR]                        OverCon           OverCon            
[04/13 15:25:44     45s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/13 15:25:44     45s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[04/13 15:25:44     45s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:44     45s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:44     45s] [NR-eGR]  metal2  (2)        44( 0.51%)         5( 0.06%)   ( 0.57%) 
[04/13 15:25:44     45s] [NR-eGR]  metal3  (3)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/13 15:25:44     45s] [NR-eGR]  metal4  (4)        22( 0.25%)         0( 0.00%)   ( 0.25%) 
[04/13 15:25:44     45s] [NR-eGR]  metal5  (5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/13 15:25:44     45s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:44     45s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:44     45s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:44     45s] [NR-eGR] Total               69( 0.16%)         5( 0.01%)   ( 0.17%) 
[04/13 15:25:44     45s] [NR-eGR] 
[04/13 15:25:44     45s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Export 3D cong map ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       total 2D Cap : 261132 = (136230 H, 124902 V)
[04/13 15:25:44     45s] (I)       Started Export 2D cong map ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.09% V
[04/13 15:25:44     45s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.10% V
[04/13 15:25:44     45s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1751.7M
[04/13 15:25:44     45s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.050, REAL:0.047, MEM:1751.7M
[04/13 15:25:44     45s] OPERPROF: Starting HotSpotCal at level 1, MEM:1751.7M
[04/13 15:25:44     45s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:44     45s] [hotspot] |            |   max hotspot | total hotspot |
[04/13 15:25:44     45s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:44     45s] [hotspot] | normalized |          0.00 |          0.00 |
[04/13 15:25:44     45s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:44     45s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/13 15:25:44     45s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/13 15:25:44     45s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1751.7M
[04/13 15:25:44     45s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1751.7M
[04/13 15:25:44     45s] Starting Early Global Route wiring: mem = 1751.7M
[04/13 15:25:44     45s] (I)       Started Free existing wires ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       ============= Track Assignment ============
[04/13 15:25:44     45s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Track Assignment (1T) ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/13 15:25:44     45s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Run Multi-thread track assignment
[04/13 15:25:44     45s] (I)       Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Export ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] [NR-eGR] Started Export DB wires ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] [NR-eGR] Started Export all nets ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] [NR-eGR] Started Set wire vias ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:44     45s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5640
[04/13 15:25:44     45s] [NR-eGR] metal2  (2V) length: 4.919645e+03um, number of vias: 7545
[04/13 15:25:44     45s] [NR-eGR] metal3  (3H) length: 7.418905e+03um, number of vias: 2315
[04/13 15:25:44     45s] [NR-eGR] metal4  (4V) length: 3.416165e+03um, number of vias: 456
[04/13 15:25:44     45s] [NR-eGR] metal5  (5H) length: 1.479110e+03um, number of vias: 284
[04/13 15:25:44     45s] [NR-eGR] metal6  (6V) length: 1.202565e+03um, number of vias: 10
[04/13 15:25:44     45s] [NR-eGR] metal7  (7H) length: 3.164000e+01um, number of vias: 0
[04/13 15:25:44     45s] [NR-eGR] Total length: 1.846803e+04um, number of vias: 16250
[04/13 15:25:44     45s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:44     45s] [NR-eGR] Total eGR-routed clock nets wire length: 2.214150e+02um 
[04/13 15:25:44     45s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:44     45s] (I)       Started Update net boxes ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Update timing ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Started Postprocess design ( Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1751.73 MB )
[04/13 15:25:44     45s] Early Global Route wiring runtime: 0.07 seconds, mem = 1751.7M
[04/13 15:25:44     45s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.070, REAL:0.070, MEM:1751.7M
[04/13 15:25:44     45s] 0 delay mode for cte disabled.
[04/13 15:25:44     45s] SKP cleared!
[04/13 15:25:44     45s] 
[04/13 15:25:44     45s] *** Finished incrementalPlace (cpu=0:00:03.4, real=0:00:03.0)***
[04/13 15:25:44     45s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1751.7M
[04/13 15:25:44     45s] All LLGs are deleted
[04/13 15:25:44     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1751.7M
[04/13 15:25:44     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1751.7M
[04/13 15:25:44     45s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1751.7M
[04/13 15:25:44     45s] Start to check current routing status for nets...
[04/13 15:25:44     45s] All nets are already routed correctly.
[04/13 15:25:44     45s] End to check current routing status for nets (mem=1751.7M)
[04/13 15:25:44     45s] Extraction called for design 'ProcDpathAluWrapper' of instances=1499 and nets=1681 using extraction engine 'preRoute' .
[04/13 15:25:44     45s] PreRoute RC Extraction called for design ProcDpathAluWrapper.
[04/13 15:25:44     45s] RC Extraction called in multi-corner(1) mode.
[04/13 15:25:44     45s] RCMode: PreRoute
[04/13 15:25:44     45s]       RC Corner Indexes            0   
[04/13 15:25:44     45s] Capacitance Scaling Factor   : 1.00000 
[04/13 15:25:44     45s] Resistance Scaling Factor    : 1.00000 
[04/13 15:25:44     45s] Clock Cap. Scaling Factor    : 1.00000 
[04/13 15:25:44     45s] Clock Res. Scaling Factor    : 1.00000 
[04/13 15:25:44     45s] Shrink Factor                : 1.00000
[04/13 15:25:44     45s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/13 15:25:44     45s] Using capacitance table file ...
[04/13 15:25:44     45s] LayerId::1 widthSet size::4
[04/13 15:25:44     45s] LayerId::2 widthSet size::4
[04/13 15:25:44     45s] LayerId::3 widthSet size::4
[04/13 15:25:44     45s] LayerId::4 widthSet size::4
[04/13 15:25:44     45s] LayerId::5 widthSet size::4
[04/13 15:25:44     45s] LayerId::6 widthSet size::4
[04/13 15:25:44     45s] LayerId::7 widthSet size::4
[04/13 15:25:44     45s] LayerId::8 widthSet size::4
[04/13 15:25:44     45s] LayerId::9 widthSet size::4
[04/13 15:25:44     45s] LayerId::10 widthSet size::3
[04/13 15:25:44     45s] Updating RC grid for preRoute extraction ...
[04/13 15:25:44     45s] Initializing multi-corner capacitance tables ... 
[04/13 15:25:44     45s] Initializing multi-corner resistance tables ...
[04/13 15:25:44     45s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:25:44     45s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.331236 ; uaWl: 1.000000 ; uaWlH: 0.331897 ; aWlH: 0.000000 ; Pmax: 0.860900 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 80 ; 
[04/13 15:25:44     45s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1751.730M)
[04/13 15:25:44     45s] Compute RC Scale Done ...
[04/13 15:25:44     45s] **optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 972.0M, totSessionCpu=0:00:45 **
[04/13 15:25:44     45s] #################################################################################
[04/13 15:25:44     45s] # Design Stage: PreRoute
[04/13 15:25:44     45s] # Design Name: ProcDpathAluWrapper
[04/13 15:25:44     45s] # Design Mode: 45nm
[04/13 15:25:44     45s] # Analysis Mode: MMMC OCV 
[04/13 15:25:44     45s] # Parasitics Mode: No SPEF/RCDB 
[04/13 15:25:44     45s] # Signoff Settings: SI Off 
[04/13 15:25:44     45s] #################################################################################
[04/13 15:25:45     45s] Calculate early delays in OCV mode...
[04/13 15:25:45     45s] Calculate late delays in OCV mode...
[04/13 15:25:45     45s] Topological Sorting (REAL = 0:00:00.0, MEM = 1749.3M, InitMEM = 1749.3M)
[04/13 15:25:45     45s] Start delay calculation (fullDC) (1 T). (MEM=1749.25)
[04/13 15:25:45     45s] End AAE Lib Interpolated Model. (MEM=1768.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:45     45s] Total number of fetched objects 1716
[04/13 15:25:45     45s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:45     45s] End delay calculation. (MEM=1817.68 CPU=0:00:00.3 REAL=0:00:00.0)
[04/13 15:25:45     45s] End delay calculation (fullDC). (MEM=1817.68 CPU=0:00:00.4 REAL=0:00:00.0)
[04/13 15:25:45     45s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1817.7M) ***
[04/13 15:25:45     45s] skipped the cell partition in DRV
[04/13 15:25:45     46s] *** Timing Is met
[04/13 15:25:45     46s] *** Check timing (0:00:00.0)
[04/13 15:25:45     46s] *** Timing Is met
[04/13 15:25:45     46s] *** Check timing (0:00:00.0)
[04/13 15:25:45     46s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/13 15:25:45     46s] Info: 4 clock nets excluded from IPO operation.
[04/13 15:25:45     46s] ### Creating LA Mngr. totSessionCpu=0:00:46.1 mem=1817.7M
[04/13 15:25:45     46s] ### Creating LA Mngr, finished. totSessionCpu=0:00:46.1 mem=1817.7M
[04/13 15:25:45     46s] Processing average sequential pin duty cycle 
[04/13 15:25:45     46s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:25:45     46s] ### Creating PhyDesignMc. totSessionCpu=0:00:46.1 mem=1852.0M
[04/13 15:25:45     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:1852.0M
[04/13 15:25:45     46s] z: 2, totalTracks: 1
[04/13 15:25:45     46s] z: 4, totalTracks: 1
[04/13 15:25:45     46s] z: 6, totalTracks: 1
[04/13 15:25:45     46s] z: 8, totalTracks: 1
[04/13 15:25:45     46s] #spOpts: N=45 minPadR=1.1 
[04/13 15:25:45     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1852.0M
[04/13 15:25:45     46s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1852.0M
[04/13 15:25:45     46s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/13 15:25:45     46s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1852.0M
[04/13 15:25:45     46s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.006, MEM:1852.0M
[04/13 15:25:45     46s] Fast DP-INIT is on for default
[04/13 15:25:45     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/13 15:25:45     46s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1852.0M
[04/13 15:25:45     46s] OPERPROF:     Starting CMU at level 3, MEM:1852.0M
[04/13 15:25:45     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1852.0M
[04/13 15:25:45     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1852.0M
[04/13 15:25:45     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1852.0MB).
[04/13 15:25:45     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1852.0M
[04/13 15:25:45     46s] TotalInstCnt at PhyDesignMc Initialization: 1,499
[04/13 15:25:45     46s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:46.1 mem=1852.0M
[04/13 15:25:45     46s] Begin: Area Reclaim Optimization
[04/13 15:25:45     46s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:00:46.1/0:00:48.6 (0.9), mem = 1852.0M
[04/13 15:25:45     46s] Processing average sequential pin duty cycle 
[04/13 15:25:45     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.60910.7
[04/13 15:25:45     46s] (I,S,L,T): analysis_default: NA, NA, 0.0462391, 0.0462391
[04/13 15:25:45     46s] ### Creating RouteCongInterface, started
[04/13 15:25:45     46s] 
[04/13 15:25:45     46s] #optDebug:  {2, 1.000, 0.8500} {3, 0.456, 0.8500} {4, 0.456, 0.8500} {4, 0.456, 0.8500} {6, 0.048, 0.4488} {7, 0.048, 0.4488} 
[04/13 15:25:45     46s] 
[04/13 15:25:45     46s] #optDebug: {0, 1.000}
[04/13 15:25:45     46s] ### Creating RouteCongInterface, finished
[04/13 15:25:45     46s] ### Creating LA Mngr. totSessionCpu=0:00:46.1 mem=1852.0M
[04/13 15:25:45     46s] ### Creating LA Mngr, finished. totSessionCpu=0:00:46.1 mem=1852.0M
[04/13 15:25:46     46s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1852.0M
[04/13 15:25:46     46s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1852.0M
[04/13 15:25:46     46s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 67.92
[04/13 15:25:46     46s] +---------+---------+--------+--------+------------+--------+
[04/13 15:25:46     46s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/13 15:25:46     46s] +---------+---------+--------+--------+------------+--------+
[04/13 15:25:46     46s] |   67.92%|        -|   0.000|   0.000|   0:00:00.0| 1852.0M|
[04/13 15:25:46     46s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[04/13 15:25:46     46s] |   67.92%|        0|   0.000|   0.000|   0:00:00.0| 1852.0M|
[04/13 15:25:46     46s] |   67.92%|        0|   0.000|   0.000|   0:00:00.0| 1852.0M|
[04/13 15:25:46     47s] |   67.92%|        0|   0.000|   0.000|   0:00:00.0| 1852.0M|
[04/13 15:25:46     47s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[04/13 15:25:46     47s] |   67.92%|        0|   0.000|   0.000|   0:00:00.0| 1852.0M|
[04/13 15:25:46     47s] +---------+---------+--------+--------+------------+--------+
[04/13 15:25:46     47s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 67.92
[04/13 15:25:46     47s] 
[04/13 15:25:46     47s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/13 15:25:46     47s] --------------------------------------------------------------
[04/13 15:25:46     47s] |                                   | Total     | Sequential |
[04/13 15:25:46     47s] --------------------------------------------------------------
[04/13 15:25:46     47s] | Num insts resized                 |       0  |       0    |
[04/13 15:25:46     47s] | Num insts undone                  |       0  |       0    |
[04/13 15:25:46     47s] | Num insts Downsized               |       0  |       0    |
[04/13 15:25:46     47s] | Num insts Samesized               |       0  |       0    |
[04/13 15:25:46     47s] | Num insts Upsized                 |       0  |       0    |
[04/13 15:25:46     47s] | Num multiple commits+uncommits    |       0  |       -    |
[04/13 15:25:46     47s] --------------------------------------------------------------
[04/13 15:25:46     47s] Bottom Preferred Layer:
[04/13 15:25:46     47s]     None
[04/13 15:25:46     47s] Via Pillar Rule:
[04/13 15:25:46     47s]     None
[04/13 15:25:46     47s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[04/13 15:25:46     47s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF:       Starting CMU at level 4, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.009, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.009, MEM:1852.0M
[04/13 15:25:46     47s] TDRefine: refinePlace mode spiral search
[04/13 15:25:46     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.60910.4
[04/13 15:25:46     47s] OPERPROF: Starting RefinePlace at level 1, MEM:1852.0M
[04/13 15:25:46     47s] *** Starting refinePlace (0:00:47.1 mem=1852.0M) ***
[04/13 15:25:46     47s] Total net bbox length = 2.660e+04 (1.248e+04 1.412e+04) (ext = 1.276e+04)
[04/13 15:25:46     47s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:46     47s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1852.0M
[04/13 15:25:46     47s] Starting refinePlace ...
[04/13 15:25:46     47s] One DDP V2 for no tweak run.
[04/13 15:25:46     47s] 
[04/13 15:25:46     47s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/13 15:25:46     47s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:46     47s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1852.0MB) @(0:00:47.1 - 0:00:47.1).
[04/13 15:25:46     47s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:46     47s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1852.0MB
[04/13 15:25:46     47s] Statistics of distance of Instance movement in refine placement:
[04/13 15:25:46     47s]   maximum (X+Y) =         0.00 um
[04/13 15:25:46     47s]   mean    (X+Y) =         0.00 um
[04/13 15:25:46     47s] Summary Report:
[04/13 15:25:46     47s] Instances move: 0 (out of 1499 movable)
[04/13 15:25:46     47s] Instances flipped: 0
[04/13 15:25:46     47s] Mean displacement: 0.00 um
[04/13 15:25:46     47s] Max displacement: 0.00 um 
[04/13 15:25:46     47s] Total instances moved : 0
[04/13 15:25:46     47s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.038, MEM:1852.0M
[04/13 15:25:46     47s] Total net bbox length = 2.660e+04 (1.248e+04 1.412e+04) (ext = 1.276e+04)
[04/13 15:25:46     47s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1852.0MB
[04/13 15:25:46     47s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1852.0MB) @(0:00:47.1 - 0:00:47.1).
[04/13 15:25:46     47s] *** Finished refinePlace (0:00:47.1 mem=1852.0M) ***
[04/13 15:25:46     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.60910.4
[04/13 15:25:46     47s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.044, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1852.0M
[04/13 15:25:46     47s] *** maximum move = 0.00 um ***
[04/13 15:25:46     47s] *** Finished re-routing un-routed nets (1852.0M) ***
[04/13 15:25:46     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF:     Starting CMU at level 3, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1852.0M
[04/13 15:25:46     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1852.0M
[04/13 15:25:46     47s] 
[04/13 15:25:46     47s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1852.0M) ***
[04/13 15:25:46     47s] (I,S,L,T): analysis_default: NA, NA, 0.0462391, 0.0462391
[04/13 15:25:46     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.60910.7
[04/13 15:25:46     47s] *** AreaOpt #2 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:47.2/0:00:49.7 (1.0), mem = 1852.0M
[04/13 15:25:46     47s] 
[04/13 15:25:46     47s] =============================================================================================
[04/13 15:25:46     47s]  Step TAT Report for AreaOpt #2                                                 20.12-s088_1
[04/13 15:25:46     47s] =============================================================================================
[04/13 15:25:46     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:25:46     47s] ---------------------------------------------------------------------------------------------
[04/13 15:25:46     47s] [ RefinePlace            ]      1   0:00:00.1  (  12.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/13 15:25:46     47s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:46     47s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:46     47s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/13 15:25:46     47s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:46     47s] [ OptSingleIteration     ]      4   0:00:00.1  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:25:46     47s] [ OptGetWeight           ]    104   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.8
[04/13 15:25:46     47s] [ OptEval                ]    104   0:00:00.1  (  11.3 % )     0:00:00.1 /  0:00:00.1    0.9
[04/13 15:25:46     47s] [ OptCommit              ]    104   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/13 15:25:46     47s] [ PostCommitDelayUpdate  ]    104   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.8
[04/13 15:25:46     47s] [ MISC                   ]          0:00:00.7  (  67.1 % )     0:00:00.7 /  0:00:00.7    1.0
[04/13 15:25:46     47s] ---------------------------------------------------------------------------------------------
[04/13 15:25:46     47s]  AreaOpt #2 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/13 15:25:46     47s] ---------------------------------------------------------------------------------------------
[04/13 15:25:46     47s] 
[04/13 15:25:46     47s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1832.9M
[04/13 15:25:46     47s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:1832.9M
[04/13 15:25:46     47s] TotalInstCnt at PhyDesignMc Destruction: 1,499
[04/13 15:25:46     47s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1791.95M, totSessionCpu=0:00:47).
[04/13 15:25:46     47s] Begin: GigaOpt postEco DRV Optimization
[04/13 15:25:46     47s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[04/13 15:25:46     47s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:00:47.2/0:00:49.7 (1.0), mem = 1791.9M
[04/13 15:25:46     47s] Info: 4 clock nets excluded from IPO operation.
[04/13 15:25:46     47s] Processing average sequential pin duty cycle 
[04/13 15:25:46     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.60910.8
[04/13 15:25:46     47s] (I,S,L,T): analysis_default: NA, NA, 0.0462391, 0.0462391
[04/13 15:25:46     47s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:25:46     47s] ### Creating PhyDesignMc. totSessionCpu=0:00:47.3 mem=1776.7M
[04/13 15:25:46     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:1776.7M
[04/13 15:25:46     47s] z: 2, totalTracks: 1
[04/13 15:25:46     47s] z: 4, totalTracks: 1
[04/13 15:25:46     47s] z: 6, totalTracks: 1
[04/13 15:25:46     47s] z: 8, totalTracks: 1
[04/13 15:25:46     47s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/13 15:25:46     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1776.7M
[04/13 15:25:46     47s] OPERPROF:     Starting CMU at level 3, MEM:1776.7M
[04/13 15:25:46     47s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1776.7M
[04/13 15:25:46     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1776.7M
[04/13 15:25:46     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1776.7MB).
[04/13 15:25:46     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:1776.7M
[04/13 15:25:46     47s] TotalInstCnt at PhyDesignMc Initialization: 1,499
[04/13 15:25:46     47s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:47.3 mem=1776.7M
[04/13 15:25:46     47s] ### Creating RouteCongInterface, started
[04/13 15:25:46     47s] 
[04/13 15:25:46     47s] #optDebug:  {2, 1.000, 0.8500} {3, 0.456, 0.7819} {4, 0.456, 0.7819} {4, 0.456, 0.7819} {6, 0.048, 0.3590} {7, 0.048, 0.3590} 
[04/13 15:25:46     47s] 
[04/13 15:25:46     47s] #optDebug: {0, 1.000}
[04/13 15:25:46     47s] ### Creating RouteCongInterface, finished
[04/13 15:25:46     47s] {MG  {4 0 3.4 0.340676}  {6 0 7 0.696386} }
[04/13 15:25:46     47s] ### Creating LA Mngr. totSessionCpu=0:00:47.3 mem=1776.7M
[04/13 15:25:46     47s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.3 mem=1776.7M
[04/13 15:25:48     48s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1811.0M
[04/13 15:25:48     48s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1811.0M
[04/13 15:25:48     48s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/13 15:25:48     48s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/13 15:25:48     48s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/13 15:25:48     48s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/13 15:25:48     48s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/13 15:25:48     48s] Info: violation cost 0.068072 (cap = 0.068072, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/13 15:25:48     48s] |     0|     0|     0.00|     4|     4|    -0.00|    18|    18|     0|     0|     0.55|     0.00|       0|       0|       0| 67.92%|          |         |
[04/13 15:25:48     48s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/13 15:25:48     48s] |     0|     0|     0.00|     0|     0|     0.00|    17|    17|     0|     0|     0.55|     0.00|       3|       0|       2| 68.02%| 0:00:00.0|  1873.8M|
[04/13 15:25:48     48s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/13 15:25:48     48s] |     0|     0|     0.00|     0|     0|     0.00|    17|    17|     0|     0|     0.55|     0.00|       0|       0|       0| 68.02%| 0:00:00.0|  1873.8M|
[04/13 15:25:48     48s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/13 15:25:48     48s] Bottom Preferred Layer:
[04/13 15:25:48     48s]     None
[04/13 15:25:48     48s] Via Pillar Rule:
[04/13 15:25:48     48s]     None
[04/13 15:25:48     48s] 
[04/13 15:25:48     48s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1873.8M) ***
[04/13 15:25:48     48s] 
[04/13 15:25:48     48s] Total-nets :: 1645, Stn-nets :: 107, ratio :: 6.50456 %
[04/13 15:25:48     48s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1854.7M
[04/13 15:25:48     48s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1854.7M
[04/13 15:25:48     48s] TotalInstCnt at PhyDesignMc Destruction: 1,502
[04/13 15:25:48     48s] (I,S,L,T): analysis_default: NA, NA, 0.0463132, 0.0463132
[04/13 15:25:48     48s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.60910.8
[04/13 15:25:48     48s] *** DrvOpt #4 [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:48.9/0:00:51.3 (1.0), mem = 1839.4M
[04/13 15:25:48     48s] 
[04/13 15:25:48     48s] =============================================================================================
[04/13 15:25:48     48s]  Step TAT Report for DrvOpt #4                                                  20.12-s088_1
[04/13 15:25:48     48s] =============================================================================================
[04/13 15:25:48     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:25:48     48s] ---------------------------------------------------------------------------------------------
[04/13 15:25:48     48s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:48     48s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:48     48s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.3
[04/13 15:25:48     48s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:48     48s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:48     48s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[04/13 15:25:48     48s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:48     48s] [ OptEval                ]      1   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    1.0
[04/13 15:25:48     48s] [ OptCommit              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:48     48s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/13 15:25:48     48s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[04/13 15:25:48     48s] [ IncrDelayCalc          ]      7   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[04/13 15:25:48     48s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:48     48s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:48     48s] [ MISC                   ]          0:00:01.4  (  84.8 % )     0:00:01.4 /  0:00:01.4    1.0
[04/13 15:25:48     48s] ---------------------------------------------------------------------------------------------
[04/13 15:25:48     48s]  DrvOpt #4 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[04/13 15:25:48     48s] ---------------------------------------------------------------------------------------------
[04/13 15:25:48     48s] 
[04/13 15:25:48     48s] End: GigaOpt postEco DRV Optimization
[04/13 15:25:48     48s] Running refinePlace -preserveRouting true -hardFence false
[04/13 15:25:48     48s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1839.4M
[04/13 15:25:48     48s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1839.4M
[04/13 15:25:48     48s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1839.4M
[04/13 15:25:48     48s] z: 2, totalTracks: 1
[04/13 15:25:48     48s] z: 4, totalTracks: 1
[04/13 15:25:48     48s] z: 6, totalTracks: 1
[04/13 15:25:48     48s] z: 8, totalTracks: 1
[04/13 15:25:48     48s] #spOpts: N=45 minPadR=1.1 
[04/13 15:25:48     48s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1839.4M
[04/13 15:25:48     48s] OPERPROF:         Starting CMU at level 5, MEM:1839.4M
[04/13 15:25:48     48s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1839.4M
[04/13 15:25:48     48s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.004, MEM:1839.4M
[04/13 15:25:48     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1839.4MB).
[04/13 15:25:48     48s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.000, REAL:0.007, MEM:1839.4M
[04/13 15:25:48     48s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.000, REAL:0.007, MEM:1839.4M
[04/13 15:25:48     48s] TDRefine: refinePlace mode spiral search
[04/13 15:25:48     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.60910.5
[04/13 15:25:48     48s] OPERPROF:   Starting RefinePlace at level 2, MEM:1839.4M
[04/13 15:25:48     48s] *** Starting refinePlace (0:00:48.9 mem=1839.4M) ***
[04/13 15:25:48     48s] Total net bbox length = 2.663e+04 (1.249e+04 1.414e+04) (ext = 1.276e+04)
[04/13 15:25:48     48s] 
[04/13 15:25:48     48s] Starting Small incrNP...
[04/13 15:25:48     48s] User Input Parameters:
[04/13 15:25:48     48s] - Congestion Driven    : Off
[04/13 15:25:48     48s] - Timing Driven        : Off
[04/13 15:25:48     48s] - Area-Violation Based : Off
[04/13 15:25:48     48s] - Start Rollback Level : -5
[04/13 15:25:48     48s] - Legalized            : On
[04/13 15:25:48     48s] - Window Based         : Off
[04/13 15:25:48     48s] - eDen incr mode       : Off
[04/13 15:25:48     48s] - Small incr mode      : On
[04/13 15:25:48     48s] 
[04/13 15:25:48     48s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1839.4M
[04/13 15:25:48     48s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.001, MEM:1839.4M
[04/13 15:25:48     48s] default core: bins with density > 0.750 =  0.00 % ( 0 / 20 )
[04/13 15:25:48     48s] Density distribution unevenness ratio = 2.704%
[04/13 15:25:48     48s] cost 0.745946, thresh 1.000000
[04/13 15:25:48     48s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1839.4M)
[04/13 15:25:48     48s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[04/13 15:25:48     48s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1839.4M
[04/13 15:25:48     48s] Starting refinePlace ...
[04/13 15:25:48     48s] TDRefine: refinePlace mode spiral search
[04/13 15:25:48     48s] One DDP V2 for no tweak run.
[04/13 15:25:48     48s]   Spread Effort: high, pre-route mode, useDDP on.
[04/13 15:25:48     48s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1839.4MB) @(0:00:48.9 - 0:00:48.9).
[04/13 15:25:48     48s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:48     48s] wireLenOptFixPriorityInst 70 inst fixed
[04/13 15:25:48     48s] 
[04/13 15:25:48     48s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/13 15:25:48     48s] Move report: legalization moves 6 insts, mean move: 0.78 um, max move: 1.78 um
[04/13 15:25:48     48s] 	Max move on inst (v/alu/FE_OFC20_FE_OFN5_in1_reg_out_3): (83.41, 61.32) --> (83.03, 62.72)
[04/13 15:25:48     48s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1839.4MB) @(0:00:48.9 - 0:00:49.0).
[04/13 15:25:48     48s] Move report: Detail placement moves 6 insts, mean move: 0.78 um, max move: 1.78 um
[04/13 15:25:48     48s] 	Max move on inst (v/alu/FE_OFC20_FE_OFN5_in1_reg_out_3): (83.41, 61.32) --> (83.03, 62.72)
[04/13 15:25:48     48s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1839.4MB
[04/13 15:25:48     48s] Statistics of distance of Instance movement in refine placement:
[04/13 15:25:48     48s]   maximum (X+Y) =         1.78 um
[04/13 15:25:48     48s]   inst (v/alu/FE_OFC20_FE_OFN5_in1_reg_out_3) with max move: (83.41, 61.32) -> (83.03, 62.72)
[04/13 15:25:48     48s]   mean    (X+Y) =         0.78 um
[04/13 15:25:48     48s] Summary Report:
[04/13 15:25:48     48s] Instances move: 6 (out of 1502 movable)
[04/13 15:25:48     48s] Instances flipped: 0
[04/13 15:25:48     48s] Mean displacement: 0.78 um
[04/13 15:25:48     48s] Max displacement: 1.78 um (Instance: v/alu/FE_OFC20_FE_OFN5_in1_reg_out_3) (83.41, 61.32) -> (83.03, 62.72)
[04/13 15:25:48     48s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
[04/13 15:25:48     48s] Total instances moved : 6
[04/13 15:25:48     48s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.050, REAL:0.051, MEM:1839.4M
[04/13 15:25:48     48s] Total net bbox length = 2.663e+04 (1.249e+04 1.414e+04) (ext = 1.276e+04)
[04/13 15:25:48     48s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1839.4MB
[04/13 15:25:48     48s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1839.4MB) @(0:00:48.9 - 0:00:49.0).
[04/13 15:25:48     48s] *** Finished refinePlace (0:00:49.0 mem=1839.4M) ***
[04/13 15:25:48     48s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.60910.5
[04/13 15:25:48     48s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.060, REAL:0.058, MEM:1839.4M
[04/13 15:25:48     48s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1839.4M
[04/13 15:25:48     48s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.005, MEM:1839.4M
[04/13 15:25:48     48s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.060, REAL:0.070, MEM:1839.4M
[04/13 15:25:48     48s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[04/13 15:25:48     48s] GigaOpt: Skipping nonLegal postEco optimization
[04/13 15:25:48     49s]   Timing/DRV Snapshot: (REF)
[04/13 15:25:48     49s]      Weighted WNS: 0.000
[04/13 15:25:48     49s]       All  PG WNS: 0.000
[04/13 15:25:48     49s]       High PG WNS: 0.000
[04/13 15:25:48     49s]       All  PG TNS: 0.000
[04/13 15:25:48     49s]       High PG TNS: 0.000
[04/13 15:25:48     49s]          Tran DRV: 0 (0)
[04/13 15:25:48     49s]           Cap DRV: 0 (0)
[04/13 15:25:48     49s]        Fanout DRV: 0 (0)
[04/13 15:25:48     49s]            Glitch: 0 (0)
[04/13 15:25:48     49s]    Category Slack: { [L, 0.545] [H, 2.720] }
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] **optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1021.7M, totSessionCpu=0:00:49 **
[04/13 15:25:48     49s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1796.7M
[04/13 15:25:48     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.004, MEM:1796.7M
[04/13 15:25:48     49s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.545  |  0.000  |  2.682  |  2.723  |   N/A   |  0.545  |  2.720  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |
|          All Paths:|   111   |    0    |    1    |   74    |   N/A   |   36    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |    -16     |     19 (19)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.020%
Routing Overflow: 0.00% H and 0.10% V
Total number of glitch violations: 0
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -preCTS -leakage -nativePathGroupFlow -noRouting
[04/13 15:25:48     49s] Info: 4 clock nets excluded from IPO operation.
[04/13 15:25:48     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.1 mem=1806.7M
[04/13 15:25:48     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.1 mem=1806.7M
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] Begin: Leakage Power Optimization
[04/13 15:25:48     49s] Processing average sequential pin duty cycle 
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] Begin Power Analysis
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s]              0V	    VGND
[04/13 15:25:48     49s]              0V	    VSS
[04/13 15:25:48     49s]              0V	    VPWR
[04/13 15:25:48     49s]            1.1V	    VDD
[04/13 15:25:48     49s] Begin Processing Timing Library for Power Calculation
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] Begin Processing Timing Library for Power Calculation
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] Begin Processing Power Net/Grid for Power Calculation
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1021.96MB/2923.33MB/1021.96MB)
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] Begin Processing Timing Window Data for Power Calculation
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1021.96MB/2923.33MB/1021.96MB)
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] Begin Processing User Attributes
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1021.96MB/2923.33MB/1021.96MB)
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] Begin Processing Signal Activity
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1021.96MB/2923.33MB/1021.96MB)
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] Begin Power Computation
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s]       ----------------------------------------------------------
[04/13 15:25:48     49s]       # of cell(s) missing both power/leakage table: 0
[04/13 15:25:48     49s]       # of cell(s) missing power table: 0
[04/13 15:25:48     49s]       # of cell(s) missing leakage table: 0
[04/13 15:25:48     49s]       # of MSMV cell(s) missing power_level: 0
[04/13 15:25:48     49s]       ----------------------------------------------------------
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1021.96MB/2923.33MB/1021.96MB)
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] Begin Processing User Attributes
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1021.96MB/2923.33MB/1021.96MB)
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1021.96MB/2923.33MB/1021.96MB)
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] *



[04/13 15:25:48     49s] Total Power
[04/13 15:25:48     49s] -----------------------------------------------------------------------------------------
[04/13 15:25:48     49s] Total Leakage Power:         0.04937924
[04/13 15:25:48     49s] -----------------------------------------------------------------------------------------
[04/13 15:25:48     49s] Processing average sequential pin duty cycle 
[04/13 15:25:48     49s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:25:48     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.3 mem=1825.8M
[04/13 15:25:48     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:1825.8M
[04/13 15:25:48     49s] z: 2, totalTracks: 1
[04/13 15:25:48     49s] z: 4, totalTracks: 1
[04/13 15:25:48     49s] z: 6, totalTracks: 1
[04/13 15:25:48     49s] z: 8, totalTracks: 1
[04/13 15:25:48     49s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/13 15:25:48     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1825.8M
[04/13 15:25:48     49s] OPERPROF:     Starting CMU at level 3, MEM:1825.8M
[04/13 15:25:48     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1825.8M
[04/13 15:25:48     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1825.8M
[04/13 15:25:48     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1825.8MB).
[04/13 15:25:48     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.007, MEM:1825.8M
[04/13 15:25:48     49s] TotalInstCnt at PhyDesignMc Initialization: 1,502
[04/13 15:25:48     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.3 mem=1825.8M
[04/13 15:25:48     49s]   Timing Snapshot: (REF)
[04/13 15:25:48     49s]      Weighted WNS: 0.000
[04/13 15:25:48     49s]       All  PG WNS: 0.000
[04/13 15:25:48     49s]       High PG WNS: 0.000
[04/13 15:25:48     49s]       All  PG TNS: 0.000
[04/13 15:25:48     49s]       High PG TNS: 0.000
[04/13 15:25:48     49s]    Category Slack: { [L, 0.545] [H, 2.720] }
[04/13 15:25:48     49s] 
[04/13 15:25:48     49s] OptDebug: Start of Power Reclaim:
+--------------------------------+-----+-----+
|Path Group                      |  WNS|  TNS|
+--------------------------------+-----+-----+
|In2Out In2Reg R..Reg2Out default|0.545|0.000|
|Reg2Reg                         |2.720|0.000|
|HEPG                            |2.720|0.000|
|All Paths                       |0.545|0.000|
+--------------------------------+-----+-----+

[04/13 15:25:49     50s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1825.8M
[04/13 15:25:49     50s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1825.8M
[04/13 15:25:49     50s] 
[04/13 15:25:49     50s] Phase 1 finished in (cpu = 0:00:00.1) (real = 0:00:00.0) **
[04/13 15:25:49     50s] 
[04/13 15:25:49     50s] =============================================================================================
[04/13 15:25:49     50s]  Step TAT Report for PowerOpt #1                                                20.12-s088_1
[04/13 15:25:49     50s] =============================================================================================
[04/13 15:25:49     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:25:49     50s] ---------------------------------------------------------------------------------------------
[04/13 15:25:49     50s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:49     50s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:49     50s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.6
[04/13 15:25:49     50s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:49     50s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    1.2
[04/13 15:25:49     50s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.1
[04/13 15:25:49     50s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:49     50s] [ OptEval                ]      1   0:00:00.0  (   5.4 % )     0:00:00.0 /  0:00:00.0    0.9
[04/13 15:25:49     50s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:49     50s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:49     50s] [ MISC                   ]          0:00:00.7  (  86.2 % )     0:00:00.7 /  0:00:00.7    1.0
[04/13 15:25:49     50s] ---------------------------------------------------------------------------------------------
[04/13 15:25:49     50s]  PowerOpt #1 TOTAL                  0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[04/13 15:25:49     50s] ---------------------------------------------------------------------------------------------
[04/13 15:25:49     50s] 
[04/13 15:25:49     50s] Finished Timing Update in (cpu = 0:00:00.8) (real = 0:00:01.0) **
[04/13 15:25:49     50s] OPT: Doing preprocessing before recovery...
[04/13 15:25:49     50s]   Timing Snapshot: (TGT)
[04/13 15:25:49     50s]      Weighted WNS: 0.000
[04/13 15:25:49     50s]       All  PG WNS: 0.000
[04/13 15:25:49     50s]       High PG WNS: 0.000
[04/13 15:25:49     50s]       All  PG TNS: 0.000
[04/13 15:25:49     50s]       High PG TNS: 0.000
[04/13 15:25:49     50s]    Category Slack: { [L, 0.545] [H, 2.720] }
[04/13 15:25:49     50s] 
[04/13 15:25:49     50s] Checking setup slack degradation ...
[04/13 15:25:49     50s] 
[04/13 15:25:49     50s] Recovery Manager:
[04/13 15:25:49     50s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[04/13 15:25:49     50s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[04/13 15:25:49     50s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[04/13 15:25:49     50s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[04/13 15:25:49     50s] 
[04/13 15:25:49     50s] Begin: Core Leakage Power Optimization
[04/13 15:25:49     50s] *** PowerOpt #2 [begin] : totSession cpu/real = 0:00:50.2/0:00:52.7 (1.0), mem = 1844.8M
[04/13 15:25:49     50s] Processing average sequential pin duty cycle 
[04/13 15:25:49     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.60910.10
[04/13 15:25:49     50s] (I,S,L,T): analysis_default: NA, NA, 0.0463132, 0.0463132
[04/13 15:25:49     50s] ### Creating RouteCongInterface, started
[04/13 15:25:49     50s] 
[04/13 15:25:49     50s] #optDebug:  {2, 1.000, 0.8500} {3, 0.456, 0.8500} {4, 0.456, 0.8500} {4, 0.456, 0.8500} {6, 0.048, 0.4488} {7, 0.048, 0.4488} 
[04/13 15:25:49     50s] 
[04/13 15:25:49     50s] #optDebug: {0, 1.000}
[04/13 15:25:49     50s] ### Creating RouteCongInterface, finished
[04/13 15:25:49     50s] ### Creating LA Mngr. totSessionCpu=0:00:50.2 mem=1844.8M
[04/13 15:25:49     50s] ### Creating LA Mngr, finished. totSessionCpu=0:00:50.2 mem=1844.8M
[04/13 15:25:50     50s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1844.8M
[04/13 15:25:50     50s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1844.8M
[04/13 15:25:50     50s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/13 15:25:50     50s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.02
[04/13 15:25:50     50s] +---------+---------+--------+--------+------------+--------+
[04/13 15:25:50     50s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/13 15:25:50     50s] +---------+---------+--------+--------+------------+--------+
[04/13 15:25:50     50s] |   68.02%|        -|   0.000|   0.000|   0:00:00.0| 1844.8M|
[04/13 15:25:50     50s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[04/13 15:25:50     50s] Running power reclaim iteration with 0.65649 cutoff 
[04/13 15:25:50     51s] |   68.02%|        0|   0.000|   0.000|   0:00:00.0| 1844.8M|
[04/13 15:25:50     51s] +---------+---------+--------+--------+------------+--------+
[04/13 15:25:50     51s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.02
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/13 15:25:50     51s] --------------------------------------------------------------
[04/13 15:25:50     51s] |                                   | Total     | Sequential |
[04/13 15:25:50     51s] --------------------------------------------------------------
[04/13 15:25:50     51s] | Num insts resized                 |       0  |       0    |
[04/13 15:25:50     51s] | Num insts undone                  |       0  |       0    |
[04/13 15:25:50     51s] | Num insts Downsized               |       0  |       0    |
[04/13 15:25:50     51s] | Num insts Samesized               |       0  |       0    |
[04/13 15:25:50     51s] | Num insts Upsized                 |       0  |       0    |
[04/13 15:25:50     51s] | Num multiple commits+uncommits    |       0  |       -    |
[04/13 15:25:50     51s] --------------------------------------------------------------
[04/13 15:25:50     51s] Bottom Preferred Layer:
[04/13 15:25:50     51s]     None
[04/13 15:25:50     51s] Via Pillar Rule:
[04/13 15:25:50     51s]     None
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] =======================================================================
[04/13 15:25:50     51s]                 Reasons for not reclaiming further
[04/13 15:25:50     51s] =======================================================================
[04/13 15:25:50     51s] *info: Total 69 instance(s) which couldn't be reclaimed.
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Resizing failure reasons
[04/13 15:25:50     51s] ------------------------------------------------
[04/13 15:25:50     51s] *info:    69 instance(s): Could not be reclaimed because of no valid cell for resizing.
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Number of insts committed for which the initial cell was dont use = 0
[04/13 15:25:50     51s] End: Core Leakage Power Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[04/13 15:25:50     51s] (I,S,L,T): analysis_default: NA, NA, 0.0463132, 0.0463132
[04/13 15:25:50     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.60910.10
[04/13 15:25:50     51s] *** PowerOpt #2 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:51.0/0:00:53.5 (1.0), mem = 1844.8M
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] =============================================================================================
[04/13 15:25:50     51s]  Step TAT Report for PowerOpt #2                                                20.12-s088_1
[04/13 15:25:50     51s] =============================================================================================
[04/13 15:25:50     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:25:50     51s] ---------------------------------------------------------------------------------------------
[04/13 15:25:50     51s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:50     51s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:50     51s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/13 15:25:50     51s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:50     51s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    1.3
[04/13 15:25:50     51s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/13 15:25:50     51s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:50     51s] [ OptEval                ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    1.0
[04/13 15:25:50     51s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:50     51s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:50     51s] [ MISC                   ]          0:00:00.7  (  87.2 % )     0:00:00.7 /  0:00:00.7    1.0
[04/13 15:25:50     51s] ---------------------------------------------------------------------------------------------
[04/13 15:25:50     51s]  PowerOpt #2 TOTAL                  0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[04/13 15:25:50     51s] ---------------------------------------------------------------------------------------------
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1844.8M
[04/13 15:25:50     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:1844.8M
[04/13 15:25:50     51s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1844.8M
[04/13 15:25:50     51s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1844.8M
[04/13 15:25:50     51s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1844.8M
[04/13 15:25:50     51s] OPERPROF:       Starting CMU at level 4, MEM:1844.8M
[04/13 15:25:50     51s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1844.8M
[04/13 15:25:50     51s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.004, MEM:1844.8M
[04/13 15:25:50     51s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.008, MEM:1844.8M
[04/13 15:25:50     51s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.008, MEM:1844.8M
[04/13 15:25:50     51s] TDRefine: refinePlace mode spiral search
[04/13 15:25:50     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.60910.6
[04/13 15:25:50     51s] OPERPROF: Starting RefinePlace at level 1, MEM:1844.8M
[04/13 15:25:50     51s] *** Starting refinePlace (0:00:51.0 mem=1844.8M) ***
[04/13 15:25:50     51s] Total net bbox length = 2.663e+04 (1.249e+04 1.414e+04) (ext = 1.276e+04)
[04/13 15:25:50     51s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:50     51s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1844.8M
[04/13 15:25:50     51s] Starting refinePlace ...
[04/13 15:25:50     51s] One DDP V2 for no tweak run.
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/13 15:25:50     51s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:50     51s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1844.8MB) @(0:00:51.1 - 0:00:51.1).
[04/13 15:25:50     51s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:50     51s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1844.8MB
[04/13 15:25:50     51s] Statistics of distance of Instance movement in refine placement:
[04/13 15:25:50     51s]   maximum (X+Y) =         0.00 um
[04/13 15:25:50     51s]   mean    (X+Y) =         0.00 um
[04/13 15:25:50     51s] Summary Report:
[04/13 15:25:50     51s] Instances move: 0 (out of 1502 movable)
[04/13 15:25:50     51s] Instances flipped: 0
[04/13 15:25:50     51s] Mean displacement: 0.00 um
[04/13 15:25:50     51s] Max displacement: 0.00 um 
[04/13 15:25:50     51s] Total instances moved : 0
[04/13 15:25:50     51s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.041, MEM:1844.8M
[04/13 15:25:50     51s] Total net bbox length = 2.663e+04 (1.249e+04 1.414e+04) (ext = 1.276e+04)
[04/13 15:25:50     51s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1844.8MB
[04/13 15:25:50     51s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1844.8MB) @(0:00:51.0 - 0:00:51.1).
[04/13 15:25:50     51s] *** Finished refinePlace (0:00:51.1 mem=1844.8M) ***
[04/13 15:25:50     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.60910.6
[04/13 15:25:50     51s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.047, MEM:1844.8M
[04/13 15:25:50     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1844.8M
[04/13 15:25:50     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1844.8M
[04/13 15:25:50     51s] *** maximum move = 0.00 um ***
[04/13 15:25:50     51s] *** Finished re-routing un-routed nets (1844.8M) ***
[04/13 15:25:50     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:1863.9M
[04/13 15:25:50     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1863.9M
[04/13 15:25:50     51s] OPERPROF:     Starting CMU at level 3, MEM:1863.9M
[04/13 15:25:50     51s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1863.9M
[04/13 15:25:50     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1863.9M
[04/13 15:25:50     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:1863.9M
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1863.9M) ***
[04/13 15:25:50     51s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/13 15:25:50     51s]   Timing Snapshot: (TGT)
[04/13 15:25:50     51s]      Weighted WNS: 0.000
[04/13 15:25:50     51s]       All  PG WNS: 0.000
[04/13 15:25:50     51s]       High PG WNS: 0.000
[04/13 15:25:50     51s]       All  PG TNS: 0.000
[04/13 15:25:50     51s]       High PG TNS: 0.000
[04/13 15:25:50     51s]    Category Slack: { [L, 0.545] [H, 2.720] }
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Checking setup slack degradation ...
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Recovery Manager:
[04/13 15:25:50     51s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[04/13 15:25:50     51s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[04/13 15:25:50     51s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[04/13 15:25:50     51s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Begin Power Analysis
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s]              0V	    VGND
[04/13 15:25:50     51s]              0V	    VSS
[04/13 15:25:50     51s]              0V	    VPWR
[04/13 15:25:50     51s]            1.1V	    VDD
[04/13 15:25:50     51s] Begin Processing Timing Library for Power Calculation
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Begin Processing Timing Library for Power Calculation
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Begin Processing Power Net/Grid for Power Calculation
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1023.67MB/2980.64MB/1023.67MB)
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Begin Processing Timing Window Data for Power Calculation
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1023.67MB/2980.64MB/1023.67MB)
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Begin Processing User Attributes
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1023.67MB/2980.64MB/1023.67MB)
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Begin Processing Signal Activity
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1023.68MB/2980.64MB/1023.68MB)
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Begin Power Computation
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s]       ----------------------------------------------------------
[04/13 15:25:50     51s]       # of cell(s) missing both power/leakage table: 0
[04/13 15:25:50     51s]       # of cell(s) missing power table: 0
[04/13 15:25:50     51s]       # of cell(s) missing leakage table: 0
[04/13 15:25:50     51s]       # of MSMV cell(s) missing power_level: 0
[04/13 15:25:50     51s]       ----------------------------------------------------------
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1023.68MB/2980.64MB/1023.68MB)
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Begin Processing User Attributes
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1023.68MB/2980.64MB/1023.68MB)
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1023.68MB/2980.64MB/1023.68MB)
[04/13 15:25:50     51s] 
[04/13 15:25:50     51s] *



[04/13 15:25:50     51s] Total Power
[04/13 15:25:50     51s] -----------------------------------------------------------------------------------------
[04/13 15:25:50     51s] Total Leakage Power:         0.04937924
[04/13 15:25:50     51s] -----------------------------------------------------------------------------------------
[04/13 15:25:51     51s] Processing average sequential pin duty cycle 
[04/13 15:25:51     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1844.8M
[04/13 15:25:51     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:1844.8M
[04/13 15:25:51     51s] TotalInstCnt at PhyDesignMc Destruction: 1,502
[04/13 15:25:51     51s] OptDebug: End of Power Reclaim:
+--------------------------------+-----+-----+
|Path Group                      |  WNS|  TNS|
+--------------------------------+-----+-----+
|In2Out In2Reg R..Reg2Out default|0.545|0.000|
|Reg2Reg                         |2.720|0.000|
|HEPG                            |2.720|0.000|
|All Paths                       |0.545|0.000|
+--------------------------------+-----+-----+

[04/13 15:25:51     51s] End: Leakage Power Optimization (cpu=0:00:02, real=0:00:03, mem=1796.84M, totSessionCpu=0:00:51).
[04/13 15:25:51     51s] **optDesign ... cpu = 0:00:27, real = 0:00:28, mem = 1022.6M, totSessionCpu=0:00:51 **
[04/13 15:25:51     51s] 
[04/13 15:25:51     51s] Active setup views:
[04/13 15:25:51     51s]  analysis_default
[04/13 15:25:51     51s]   Dominating endpoints: 0
[04/13 15:25:51     51s]   Dominating TNS: -0.000
[04/13 15:25:51     51s] 
[04/13 15:25:51     51s] Extraction called for design 'ProcDpathAluWrapper' of instances=1502 and nets=1684 using extraction engine 'preRoute' .
[04/13 15:25:51     51s] PreRoute RC Extraction called for design ProcDpathAluWrapper.
[04/13 15:25:51     51s] RC Extraction called in multi-corner(1) mode.
[04/13 15:25:51     51s] RCMode: PreRoute
[04/13 15:25:51     51s]       RC Corner Indexes            0   
[04/13 15:25:51     51s] Capacitance Scaling Factor   : 1.00000 
[04/13 15:25:51     51s] Resistance Scaling Factor    : 1.00000 
[04/13 15:25:51     51s] Clock Cap. Scaling Factor    : 1.00000 
[04/13 15:25:51     51s] Clock Res. Scaling Factor    : 1.00000 
[04/13 15:25:51     51s] Shrink Factor                : 1.00000
[04/13 15:25:51     51s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/13 15:25:51     51s] Using capacitance table file ...
[04/13 15:25:51     51s] RC Grid backup saved.
[04/13 15:25:51     51s] LayerId::1 widthSet size::4
[04/13 15:25:51     51s] LayerId::2 widthSet size::4
[04/13 15:25:51     51s] LayerId::3 widthSet size::4
[04/13 15:25:51     51s] LayerId::4 widthSet size::4
[04/13 15:25:51     51s] LayerId::5 widthSet size::4
[04/13 15:25:51     51s] LayerId::6 widthSet size::4
[04/13 15:25:51     51s] LayerId::7 widthSet size::4
[04/13 15:25:51     51s] LayerId::8 widthSet size::4
[04/13 15:25:51     51s] LayerId::9 widthSet size::4
[04/13 15:25:51     51s] LayerId::10 widthSet size::3
[04/13 15:25:51     51s] Skipped RC grid update for preRoute extraction.
[04/13 15:25:51     51s] Initializing multi-corner capacitance tables ... 
[04/13 15:25:51     51s] Initializing multi-corner resistance tables ...
[04/13 15:25:51     51s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:25:51     51s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.331236 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.860900 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 80 ; 
[04/13 15:25:51     51s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1748.848M)
[04/13 15:25:51     51s] Skewing Data Summary (End_of_FINAL)
[04/13 15:25:51     51s] --------------------------------------------------
[04/13 15:25:51     51s]  Total skewed count:0
[04/13 15:25:51     51s] --------------------------------------------------
[04/13 15:25:51     51s] <optDesign CMD> Restore Using all VT Cells
[04/13 15:25:51     51s] Starting delay calculation for Setup views
[04/13 15:25:51     51s] #################################################################################
[04/13 15:25:51     51s] # Design Stage: PreRoute
[04/13 15:25:51     51s] # Design Name: ProcDpathAluWrapper
[04/13 15:25:51     51s] # Design Mode: 45nm
[04/13 15:25:51     51s] # Analysis Mode: MMMC OCV 
[04/13 15:25:51     51s] # Parasitics Mode: No SPEF/RCDB 
[04/13 15:25:51     51s] # Signoff Settings: SI Off 
[04/13 15:25:51     51s] #################################################################################
[04/13 15:25:51     51s] Calculate early delays in OCV mode...
[04/13 15:25:51     51s] Calculate late delays in OCV mode...
[04/13 15:25:51     51s] Topological Sorting (REAL = 0:00:00.0, MEM = 1757.9M, InitMEM = 1757.9M)
[04/13 15:25:51     51s] Start delay calculation (fullDC) (1 T). (MEM=1757.89)
[04/13 15:25:51     51s] End AAE Lib Interpolated Model. (MEM=1777.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:51     52s] Total number of fetched objects 1719
[04/13 15:25:51     52s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:51     52s] End delay calculation. (MEM=1825.31 CPU=0:00:00.3 REAL=0:00:00.0)
[04/13 15:25:51     52s] End delay calculation (fullDC). (MEM=1825.31 CPU=0:00:00.4 REAL=0:00:00.0)
[04/13 15:25:51     52s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1825.3M) ***
[04/13 15:25:51     52s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:52.3 mem=1825.3M)
[04/13 15:25:51     52s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Import and model ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Create place DB ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Import place data ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Read instances and placement ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Read nets ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Create route DB ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       == Non-default Options ==
[04/13 15:25:51     52s] (I)       Build term to term wires                           : false
[04/13 15:25:51     52s] (I)       Maximum routing layer                              : 7
[04/13 15:25:51     52s] (I)       Number of threads                                  : 1
[04/13 15:25:51     52s] (I)       Method to set GCell size                           : row
[04/13 15:25:51     52s] (I)       Counted 1192 PG shapes. We will not process PG shapes layer by layer.
[04/13 15:25:51     52s] (I)       Started Import route data (1T) ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Use row-based GCell size
[04/13 15:25:51     52s] (I)       Use row-based GCell align
[04/13 15:25:51     52s] (I)       GCell unit size   : 2800
[04/13 15:25:51     52s] (I)       GCell multiplier  : 1
[04/13 15:25:51     52s] (I)       GCell row height  : 2800
[04/13 15:25:51     52s] (I)       Actual row height : 2800
[04/13 15:25:51     52s] (I)       GCell align ref   : 74860 75040
[04/13 15:25:51     52s] [NR-eGR] Track table information for default rule: 
[04/13 15:25:51     52s] [NR-eGR] metal1 has no routable track
[04/13 15:25:51     52s] [NR-eGR] metal2 has single uniform track structure
[04/13 15:25:51     52s] [NR-eGR] metal3 has single uniform track structure
[04/13 15:25:51     52s] [NR-eGR] metal4 has single uniform track structure
[04/13 15:25:51     52s] [NR-eGR] metal5 has single uniform track structure
[04/13 15:25:51     52s] [NR-eGR] metal6 has single uniform track structure
[04/13 15:25:51     52s] [NR-eGR] metal7 has single uniform track structure
[04/13 15:25:51     52s] (I)       ===========================================================================
[04/13 15:25:51     52s] (I)       == Report All Rule Vias ==
[04/13 15:25:51     52s] (I)       ===========================================================================
[04/13 15:25:51     52s] (I)        Via Rule : (Default)
[04/13 15:25:51     52s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/13 15:25:51     52s] (I)       ---------------------------------------------------------------------------
[04/13 15:25:51     52s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/13 15:25:51     52s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/13 15:25:51     52s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/13 15:25:51     52s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/13 15:25:51     52s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/13 15:25:51     52s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/13 15:25:51     52s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/13 15:25:51     52s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/13 15:25:51     52s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/13 15:25:51     52s] (I)       ===========================================================================
[04/13 15:25:51     52s] (I)       Started Read blockages ( Layer 2-7 ) ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Read routing blockages ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Read instance blockages ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Read PG blockages ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] [NR-eGR] Read 2069 PG shapes
[04/13 15:25:51     52s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Read boundary cut boxes ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] [NR-eGR] #Routing Blockages  : 0
[04/13 15:25:51     52s] [NR-eGR] #Instance Blockages : 0
[04/13 15:25:51     52s] [NR-eGR] #PG Blockages       : 2069
[04/13 15:25:51     52s] [NR-eGR] #Halo Blockages     : 0
[04/13 15:25:51     52s] [NR-eGR] #Boundary Blockages : 0
[04/13 15:25:51     52s] (I)       Finished Read blockages ( Layer 2-7 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Read blackboxes ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/13 15:25:51     52s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Read prerouted ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/13 15:25:51     52s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Read unlegalized nets ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Read nets ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] [NR-eGR] Read numTotalNets=1538  numIgnoredNets=0
[04/13 15:25:51     52s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Set up via pillars ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       early_global_route_priority property id does not exist.
[04/13 15:25:51     52s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Model blockages into capacity
[04/13 15:25:51     52s] (I)       Read Num Blocks=2069  Num Prerouted Wires=0  Num CS=0
[04/13 15:25:51     52s] (I)       Started Initialize 3D capacity ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Layer 1 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:51     52s] (I)       Layer 2 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:51     52s] (I)       Layer 3 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:51     52s] (I)       Layer 4 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:51     52s] (I)       Layer 5 (V) : #blockages 317 : #preroutes 0
[04/13 15:25:51     52s] (I)       Layer 6 (H) : #blockages 112 : #preroutes 0
[04/13 15:25:51     52s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       -- layer congestion ratio --
[04/13 15:25:51     52s] (I)       Layer 1 : 0.100000
[04/13 15:25:51     52s] (I)       Layer 2 : 0.700000
[04/13 15:25:51     52s] (I)       Layer 3 : 0.700000
[04/13 15:25:51     52s] (I)       Layer 4 : 0.700000
[04/13 15:25:51     52s] (I)       Layer 5 : 0.700000
[04/13 15:25:51     52s] (I)       Layer 6 : 0.700000
[04/13 15:25:51     52s] (I)       Layer 7 : 0.700000
[04/13 15:25:51     52s] (I)       ----------------------------
[04/13 15:25:51     52s] (I)       Number of ignored nets                =      0
[04/13 15:25:51     52s] (I)       Number of connected nets              =      0
[04/13 15:25:51     52s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/13 15:25:51     52s] (I)       Number of clock nets                  =      4.  Ignored: No
[04/13 15:25:51     52s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/13 15:25:51     52s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/13 15:25:51     52s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/13 15:25:51     52s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/13 15:25:51     52s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/13 15:25:51     52s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/13 15:25:51     52s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/13 15:25:51     52s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Read aux data ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Others data preparation ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[04/13 15:25:51     52s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Create route kernel ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Ndr track 0 does not exist
[04/13 15:25:51     52s] (I)       ---------------------Grid Graph Info--------------------
[04/13 15:25:51     52s] (I)       Routing area        : (0, 0) - (262960, 262080)
[04/13 15:25:51     52s] (I)       Core area           : (74860, 75040) - (188100, 187040)
[04/13 15:25:51     52s] (I)       Site width          :   380  (dbu)
[04/13 15:25:51     52s] (I)       Row height          :  2800  (dbu)
[04/13 15:25:51     52s] (I)       GCell row height    :  2800  (dbu)
[04/13 15:25:51     52s] (I)       GCell width         :  2800  (dbu)
[04/13 15:25:51     52s] (I)       GCell height        :  2800  (dbu)
[04/13 15:25:51     52s] (I)       Grid                :    94    93     7
[04/13 15:25:51     52s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[04/13 15:25:51     52s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0
[04/13 15:25:51     52s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800
[04/13 15:25:51     52s] (I)       Default wire width  :   140   140   140   280   280   280   800
[04/13 15:25:51     52s] (I)       Default wire space  :   130   140   140   280   280   280   800
[04/13 15:25:51     52s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600
[04/13 15:25:51     52s] (I)       Default pitch size  :   270   380   280   560   560   560  1680
[04/13 15:25:51     52s] (I)       First track coord   :     0   190   140   570   700   570  1260
[04/13 15:25:51     52s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67
[04/13 15:25:51     52s] (I)       Total num of tracks :     0   692   936   469   467   469   156
[04/13 15:25:51     52s] (I)       Num of masks        :     1     1     1     1     1     1     1
[04/13 15:25:51     52s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[04/13 15:25:51     52s] (I)       --------------------------------------------------------
[04/13 15:25:51     52s] 
[04/13 15:25:51     52s] [NR-eGR] ============ Routing rule table ============
[04/13 15:25:51     52s] [NR-eGR] Rule id: 0  Nets: 1538 
[04/13 15:25:51     52s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/13 15:25:51     52s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680
[04/13 15:25:51     52s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:51     52s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:51     52s] [NR-eGR] ========================================
[04/13 15:25:51     52s] [NR-eGR] 
[04/13 15:25:51     52s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/13 15:25:51     52s] (I)       blocked tracks on layer2 : = 4140 / 64356 (6.43%)
[04/13 15:25:51     52s] (I)       blocked tracks on layer3 : = 820 / 87984 (0.93%)
[04/13 15:25:51     52s] (I)       blocked tracks on layer4 : = 2870 / 43617 (6.58%)
[04/13 15:25:51     52s] (I)       blocked tracks on layer5 : = 820 / 43898 (1.87%)
[04/13 15:25:51     52s] (I)       blocked tracks on layer6 : = 24696 / 43617 (56.62%)
[04/13 15:25:51     52s] (I)       blocked tracks on layer7 : = 8733 / 14664 (59.55%)
[04/13 15:25:51     52s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Reset routing kernel
[04/13 15:25:51     52s] (I)       Started Global Routing ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Initialization ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       totalPins=5646  totalGlobalPin=5329 (94.39%)
[04/13 15:25:51     52s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Net group 1 ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Generate topology ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       total 2D Cap : 260272 = (136203 H, 124069 V)
[04/13 15:25:51     52s] [NR-eGR] Layer group 1: route 1538 net(s) in layer range [2, 7]
[04/13 15:25:51     52s] (I)       
[04/13 15:25:51     52s] (I)       ============  Phase 1a Route ============
[04/13 15:25:51     52s] (I)       Started Phase 1a ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Pattern routing ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:25:51     52s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Usage: 11770 = (5831 H, 5939 V) = (4.28% H, 4.79% V) = (8.163e+03um H, 8.315e+03um V)
[04/13 15:25:51     52s] (I)       Started Add via demand to 2D ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       
[04/13 15:25:51     52s] (I)       ============  Phase 1b Route ============
[04/13 15:25:51     52s] (I)       Started Phase 1b ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Monotonic routing ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Usage: 11817 = (5866 H, 5951 V) = (4.31% H, 4.80% V) = (8.212e+03um H, 8.331e+03um V)
[04/13 15:25:51     52s] (I)       Overflow of layer group 1: 0.01% H + 1.22% V. EstWL: 1.654380e+04um
[04/13 15:25:51     52s] (I)       Congestion metric : 0.01%H 1.22%V, 1.23%HV
[04/13 15:25:51     52s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/13 15:25:51     52s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       
[04/13 15:25:51     52s] (I)       ============  Phase 1c Route ============
[04/13 15:25:51     52s] (I)       Started Phase 1c ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Two level routing ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Level2 Grid: 19 x 19
[04/13 15:25:51     52s] (I)       Started Two Level Routing ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Usage: 11817 = (5866 H, 5951 V) = (4.31% H, 4.80% V) = (8.212e+03um H, 8.331e+03um V)
[04/13 15:25:51     52s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       
[04/13 15:25:51     52s] (I)       ============  Phase 1d Route ============
[04/13 15:25:51     52s] (I)       Started Phase 1d ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Detoured routing ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Usage: 11828 = (5868 H, 5960 V) = (4.31% H, 4.80% V) = (8.215e+03um H, 8.344e+03um V)
[04/13 15:25:51     52s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       
[04/13 15:25:51     52s] (I)       ============  Phase 1e Route ============
[04/13 15:25:51     52s] (I)       Started Phase 1e ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Route legalization ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Usage: 11828 = (5868 H, 5960 V) = (4.31% H, 4.80% V) = (8.215e+03um H, 8.344e+03um V)
[04/13 15:25:51     52s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 1.14% V. EstWL: 1.655920e+04um
[04/13 15:25:51     52s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       
[04/13 15:25:51     52s] (I)       ============  Phase 1l Route ============
[04/13 15:25:51     52s] (I)       Started Phase 1l ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Layer assignment (1T) ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Clean cong LA ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/13 15:25:51     52s] (I)       Layer  2:      62422      5421        67           0       63722    ( 0.00%) 
[04/13 15:25:51     52s] (I)       Layer  3:      86228      5697         2           0       86490    ( 0.00%) 
[04/13 15:25:51     52s] (I)       Layer  4:      42201      2660        25           0       43240    ( 0.00%) 
[04/13 15:25:51     52s] (I)       Layer  5:      42611      1135         1           0       43245    ( 0.00%) 
[04/13 15:25:51     52s] (I)       Layer  6:      18664       878         0       19850       23390    (45.91%) 
[04/13 15:25:51     52s] (I)       Layer  7:       5856        21         0        7868        6546    (54.59%) 
[04/13 15:25:51     52s] (I)       Total:        257982     15812        95       27718      266633    ( 9.42%) 
[04/13 15:25:51     52s] (I)       
[04/13 15:25:51     52s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/13 15:25:51     52s] [NR-eGR]                        OverCon           OverCon            
[04/13 15:25:51     52s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/13 15:25:51     52s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[04/13 15:25:51     52s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:51     52s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:51     52s] [NR-eGR]  metal2  (2)        42( 0.49%)         5( 0.06%)   ( 0.54%) 
[04/13 15:25:51     52s] [NR-eGR]  metal3  (3)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/13 15:25:51     52s] [NR-eGR]  metal4  (4)        21( 0.24%)         0( 0.00%)   ( 0.24%) 
[04/13 15:25:51     52s] [NR-eGR]  metal5  (5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/13 15:25:51     52s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:51     52s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:51     52s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:51     52s] [NR-eGR] Total               66( 0.15%)         5( 0.01%)   ( 0.16%) 
[04/13 15:25:51     52s] [NR-eGR] 
[04/13 15:25:51     52s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Started Export 3D cong map ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       total 2D Cap : 261132 = (136230 H, 124902 V)
[04/13 15:25:51     52s] (I)       Started Export 2D cong map ( Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.09% V
[04/13 15:25:51     52s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.10% V
[04/13 15:25:51     52s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1825.31 MB )
[04/13 15:25:51     52s] OPERPROF: Starting HotSpotCal at level 1, MEM:1825.3M
[04/13 15:25:51     52s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:51     52s] [hotspot] |            |   max hotspot | total hotspot |
[04/13 15:25:51     52s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:51     52s] [hotspot] | normalized |          0.00 |          0.00 |
[04/13 15:25:51     52s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:51     52s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/13 15:25:51     52s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/13 15:25:51     52s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1825.3M
[04/13 15:25:51     52s] Reported timing to dir ./reports
[04/13 15:25:51     52s] **optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1018.6M, totSessionCpu=0:00:52 **
[04/13 15:25:51     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1779.3M
[04/13 15:25:51     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1779.3M
[04/13 15:25:53     52s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.545  |  0.000  |  2.682  |  2.723  |   N/A   |  0.545  |  2.720  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |
|          All Paths:|   111   |    0    |    1    |   74    |   N/A   |   36    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |    -16     |     19 (19)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.020%
Routing Overflow: 0.00% H and 0.10% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 1019.5M, totSessionCpu=0:00:53 **
[04/13 15:25:53     52s] *** Finished optDesign ***
[04/13 15:25:53     52s] 
[04/13 15:25:53     52s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:30.1 real=0:00:31.9)
[04/13 15:25:53     52s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[04/13 15:25:53     52s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.1 real=0:00:04.1)
[04/13 15:25:53     52s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.2 real=0:00:02.2)
[04/13 15:25:53     52s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=0:00:06.7 real=0:00:06.8)
[04/13 15:25:53     52s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.8 real=0:00:01.8)
[04/13 15:25:53     52s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:02.4 real=0:00:02.4)
[04/13 15:25:53     52s] Info: pop threads available for lower-level modules during optimization.
[04/13 15:25:53     52s] Deleting Lib Analyzer.
[04/13 15:25:53     52s] clean pInstBBox. size 0
[04/13 15:25:53     52s] All LLGs are deleted
[04/13 15:25:53     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1792.6M
[04/13 15:25:53     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1792.6M
[04/13 15:25:53     52s] Deleting Cell Server ...
[04/13 15:25:53     52s] #optDebug: fT-D <X 1 0 0 0>
[04/13 15:25:53     52s] VSMManager cleared!
[04/13 15:25:53     52s] **place_opt_design ... cpu = 0:00:33, real = 0:00:36, mem = 1737.6M **
[04/13 15:25:53     52s] *** Finished GigaPlace ***
[04/13 15:25:53     52s] 
[04/13 15:25:53     52s] *** Summary of all messages that are not suppressed in this session:
[04/13 15:25:53     52s] Severity  ID               Count  Summary                                  
[04/13 15:25:53     52s] WARNING   IMPSP-9532           3  Skipping assigning placement activity po...
[04/13 15:25:53     52s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/13 15:25:53     52s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[04/13 15:25:53     52s] WARNING   IMPOPT-665         110  %s : Net has unplaced terms or is connec...
[04/13 15:25:53     52s] *** Message Summary: 116 warning(s), 0 error(s)
[04/13 15:25:53     52s] 
[04/13 15:25:53     52s] *** place_opt_design #1 [finish] : cpu/real = 0:00:33.5/0:00:36.4 (0.9), totSession cpu/real = 0:00:52.7/0:00:56.9 (0.9), mem = 1737.6M
[04/13 15:25:53     52s] 
[04/13 15:25:53     52s] =============================================================================================
[04/13 15:25:53     52s]  Final TAT Report for place_opt_design #1                                       20.12-s088_1
[04/13 15:25:53     52s] =============================================================================================
[04/13 15:25:53     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:25:53     52s] ---------------------------------------------------------------------------------------------
[04/13 15:25:53     52s] [ InitOpt                ]      1   0:00:00.7  (   2.1 % )     0:00:01.3 /  0:00:01.3    1.0
[04/13 15:25:53     52s] [ GlobalOpt              ]      1   0:00:04.1  (  11.3 % )     0:00:04.1 /  0:00:04.1    1.0
[04/13 15:25:53     52s] [ DrvOpt                 ]      4   0:00:07.1  (  19.6 % )     0:00:07.1 /  0:00:07.1    1.0
[04/13 15:25:53     52s] [ SimplifyNetlist        ]      1   0:00:01.2  (   3.2 % )     0:00:01.2 /  0:00:01.2    1.0
[04/13 15:25:53     52s] [ AreaOpt                ]      2   0:00:02.1  (   5.6 % )     0:00:02.2 /  0:00:02.2    1.0
[04/13 15:25:53     52s] [ PowerOpt               ]      2   0:00:01.6  (   4.5 % )     0:00:01.6 /  0:00:01.6    1.0
[04/13 15:25:53     52s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/13 15:25:53     52s] [ IncrReplace            ]      2   0:00:06.8  (  18.8 % )     0:00:06.8 /  0:00:06.7    1.0
[04/13 15:25:53     52s] [ RefinePlace            ]      3   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[04/13 15:25:53     52s] [ TimingUpdate           ]      5   0:00:00.1  (   0.2 % )     0:00:01.0 /  0:00:01.0    1.0
[04/13 15:25:53     52s] [ FullDelayCalc          ]      2   0:00:00.9  (   2.5 % )     0:00:00.9 /  0:00:00.9    1.0
[04/13 15:25:53     52s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.2 % )     0:00:02.6 /  0:00:00.9    0.3
[04/13 15:25:53     52s] [ TimingReport           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/13 15:25:53     52s] [ DrvReport              ]      4   0:00:01.9  (   5.2 % )     0:00:01.9 /  0:00:00.2    0.1
[04/13 15:25:53     52s] [ PowerReport            ]      2   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/13 15:25:53     52s] [ GenerateReports        ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[04/13 15:25:53     52s] [ SlackTraversorInit     ]     29   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    0.9
[04/13 15:25:53     52s] [ CellServerInit         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/13 15:25:53     52s] [ PowerInterfaceInit     ]      5   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[04/13 15:25:53     52s] [ PlacerInterfaceInit    ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[04/13 15:25:53     52s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[04/13 15:25:53     52s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[04/13 15:25:53     52s] [ IncrDelayCalc          ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.2
[04/13 15:25:53     52s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[04/13 15:25:53     52s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:53     52s] [ ReportCapViolation     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.1
[04/13 15:25:53     52s] [ MISC                   ]          0:00:08.2  (  22.6 % )     0:00:08.2 /  0:00:07.2    0.9
[04/13 15:25:53     52s] ---------------------------------------------------------------------------------------------
[04/13 15:25:53     52s]  place_opt_design #1 TOTAL          0:00:36.4  ( 100.0 % )     0:00:36.4 /  0:00:33.5    0.9
[04/13 15:25:53     52s] ---------------------------------------------------------------------------------------------
[04/13 15:25:53     52s] 
[04/13 15:25:53     52s] # if {$env(pad_ring)=="False"} {
  assignIoPins -pin *
}
<CMD> assignIoPins -pin *
[04/13 15:25:54     52s] #% Begin assignIoPins (date=04/13 15:25:53, mem=960.4M)
[04/13 15:25:54     52s] Selected pin assignment: called on 111 pins ...
[04/13 15:25:54     52s] The design is routed. Using routing cross-point as seed point for pin assignment.
[04/13 15:25:54     52s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[04/13 15:25:54     52s] Selected pin assignment: assigned all 111 pins successfully.
[04/13 15:25:54     52s] #% End assignIoPins (date=04/13 15:25:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=962.8M, current mem=962.8M)
[04/13 15:25:54     52s] # addTieHiLo -cell $ADK_TIE_CELLS
<CMD> addTieHiLo -cell {LOGIC1_X1  LOGIC0_X1}
[04/13 15:25:54     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:1737.6M
[04/13 15:25:54     52s] z: 2, totalTracks: 1
[04/13 15:25:54     52s] z: 4, totalTracks: 1
[04/13 15:25:54     52s] z: 6, totalTracks: 1
[04/13 15:25:54     52s] z: 8, totalTracks: 1
[04/13 15:25:54     52s] #spOpts: N=45 mergeVia=F 
[04/13 15:25:54     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1737.6M
[04/13 15:25:54     52s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1737.6M
[04/13 15:25:54     52s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/13 15:25:54     52s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1737.6M
[04/13 15:25:54     52s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.007, MEM:1722.3M
[04/13 15:25:54     52s] Fast DP-INIT is on for default
[04/13 15:25:54     52s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/13 15:25:54     52s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1722.3M
[04/13 15:25:54     52s] OPERPROF:     Starting CMU at level 3, MEM:1722.3M
[04/13 15:25:54     52s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1722.3M
[04/13 15:25:54     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1722.3M
[04/13 15:25:54     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1722.3MB).
[04/13 15:25:54     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.015, MEM:1722.3M
[04/13 15:25:54     52s] Options: No distance constraint, No Fan-out constraint.
[04/13 15:25:54     52s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1722.3M
[04/13 15:25:54     52s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1722.3M
[04/13 15:25:54     52s] INFO: Total Number of Tie Cells (LOGIC1_X1) placed: 0  
[04/13 15:25:54     52s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1722.3M
[04/13 15:25:54     52s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1722.3M
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] Re-routed 110 nets
[04/13 15:25:54     52s] INFO: Total Number of Tie Cells (LOGIC0_X1) placed: 3  
[04/13 15:25:54     52s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1842.6M
[04/13 15:25:54     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1842.6M
[04/13 15:25:54     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1842.6M
[04/13 15:25:54     52s] All LLGs are deleted
[04/13 15:25:54     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1842.6M
[04/13 15:25:54     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1842.6M
[04/13 15:25:54     52s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:1842.6M
[04/13 15:25:54     52s] # timeDesign -preCTS -prefix preCTS -outDir ./reports/timing
<CMD> timeDesign -preCTS -prefix preCTS -outDir ./reports/timing
[04/13 15:25:54     52s] #optDebug: fT-S <1 1 0 0 0>
[04/13 15:25:54     52s] *** timeDesign #2 [begin] : totSession cpu/real = 0:00:53.0/0:00:57.2 (0.9), mem = 1842.6M
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1777.6M
[04/13 15:25:54     52s] All LLGs are deleted
[04/13 15:25:54     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1777.6M
[04/13 15:25:54     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1777.6M
[04/13 15:25:54     52s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1777.6M
[04/13 15:25:54     52s] Start to check current routing status for nets...
[04/13 15:25:54     52s] Net clk[0] is not routed.
[04/13 15:25:54     52s] All nets will be re-routed.
[04/13 15:25:54     52s] End to check current routing status for nets (mem=1777.6M)
[04/13 15:25:54     52s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     52s] ### Creating LA Mngr. totSessionCpu=0:00:53.0 mem=1777.6M
[04/13 15:25:54     52s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.0 mem=1777.6M
[04/13 15:25:54     52s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     52s] (I)       Started Import and model ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     52s] (I)       Started Create place DB ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     52s] (I)       Started Import place data ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     52s] (I)       Started Read instances and placement ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     52s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     52s] (I)       Started Read nets ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Import place data ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Create place DB ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Create route DB ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       == Non-default Options ==
[04/13 15:25:54     53s] (I)       Maximum routing layer                              : 7
[04/13 15:25:54     53s] (I)       Number of threads                                  : 1
[04/13 15:25:54     53s] (I)       Method to set GCell size                           : row
[04/13 15:25:54     53s] (I)       Counted 1192 PG shapes. We will not process PG shapes layer by layer.
[04/13 15:25:54     53s] (I)       Started Import route data (1T) ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Use row-based GCell size
[04/13 15:25:54     53s] (I)       Use row-based GCell align
[04/13 15:25:54     53s] (I)       GCell unit size   : 2800
[04/13 15:25:54     53s] (I)       GCell multiplier  : 1
[04/13 15:25:54     53s] (I)       GCell row height  : 2800
[04/13 15:25:54     53s] (I)       Actual row height : 2800
[04/13 15:25:54     53s] (I)       GCell align ref   : 74860 75040
[04/13 15:25:54     53s] [NR-eGR] Track table information for default rule: 
[04/13 15:25:54     53s] [NR-eGR] metal1 has no routable track
[04/13 15:25:54     53s] [NR-eGR] metal2 has single uniform track structure
[04/13 15:25:54     53s] [NR-eGR] metal3 has single uniform track structure
[04/13 15:25:54     53s] [NR-eGR] metal4 has single uniform track structure
[04/13 15:25:54     53s] [NR-eGR] metal5 has single uniform track structure
[04/13 15:25:54     53s] [NR-eGR] metal6 has single uniform track structure
[04/13 15:25:54     53s] [NR-eGR] metal7 has single uniform track structure
[04/13 15:25:54     53s] (I)       ===========================================================================
[04/13 15:25:54     53s] (I)       == Report All Rule Vias ==
[04/13 15:25:54     53s] (I)       ===========================================================================
[04/13 15:25:54     53s] (I)        Via Rule : (Default)
[04/13 15:25:54     53s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/13 15:25:54     53s] (I)       ---------------------------------------------------------------------------
[04/13 15:25:54     53s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/13 15:25:54     53s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/13 15:25:54     53s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/13 15:25:54     53s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/13 15:25:54     53s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/13 15:25:54     53s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/13 15:25:54     53s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/13 15:25:54     53s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/13 15:25:54     53s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/13 15:25:54     53s] (I)       ===========================================================================
[04/13 15:25:54     53s] (I)       Started Read blockages ( Layer 2-7 ) ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Read routing blockages ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Read instance blockages ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Read PG blockages ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] [NR-eGR] Read 2069 PG shapes
[04/13 15:25:54     53s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Read boundary cut boxes ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] [NR-eGR] #Routing Blockages  : 0
[04/13 15:25:54     53s] [NR-eGR] #Instance Blockages : 0
[04/13 15:25:54     53s] [NR-eGR] #PG Blockages       : 2069
[04/13 15:25:54     53s] [NR-eGR] #Halo Blockages     : 0
[04/13 15:25:54     53s] [NR-eGR] #Boundary Blockages : 0
[04/13 15:25:54     53s] (I)       Finished Read blockages ( Layer 2-7 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Read blackboxes ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/13 15:25:54     53s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Read prerouted ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/13 15:25:54     53s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Read unlegalized nets ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Read nets ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] [NR-eGR] Read numTotalNets=1648  numIgnoredNets=0
[04/13 15:25:54     53s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Set up via pillars ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       early_global_route_priority property id does not exist.
[04/13 15:25:54     53s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Model blockages into capacity
[04/13 15:25:54     53s] (I)       Read Num Blocks=2069  Num Prerouted Wires=0  Num CS=0
[04/13 15:25:54     53s] (I)       Started Initialize 3D capacity ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Layer 1 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:54     53s] (I)       Layer 2 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:54     53s] (I)       Layer 3 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:54     53s] (I)       Layer 4 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:54     53s] (I)       Layer 5 (V) : #blockages 317 : #preroutes 0
[04/13 15:25:54     53s] (I)       Layer 6 (H) : #blockages 112 : #preroutes 0
[04/13 15:25:54     53s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       -- layer congestion ratio --
[04/13 15:25:54     53s] (I)       Layer 1 : 0.100000
[04/13 15:25:54     53s] (I)       Layer 2 : 0.700000
[04/13 15:25:54     53s] (I)       Layer 3 : 0.700000
[04/13 15:25:54     53s] (I)       Layer 4 : 0.700000
[04/13 15:25:54     53s] (I)       Layer 5 : 0.700000
[04/13 15:25:54     53s] (I)       Layer 6 : 0.700000
[04/13 15:25:54     53s] (I)       Layer 7 : 0.700000
[04/13 15:25:54     53s] (I)       ----------------------------
[04/13 15:25:54     53s] (I)       Number of ignored nets                =      0
[04/13 15:25:54     53s] (I)       Number of connected nets              =      0
[04/13 15:25:54     53s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/13 15:25:54     53s] (I)       Number of clock nets                  =      4.  Ignored: No
[04/13 15:25:54     53s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/13 15:25:54     53s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/13 15:25:54     53s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/13 15:25:54     53s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/13 15:25:54     53s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/13 15:25:54     53s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/13 15:25:54     53s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/13 15:25:54     53s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Read aux data ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Others data preparation ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[04/13 15:25:54     53s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Create route kernel ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Ndr track 0 does not exist
[04/13 15:25:54     53s] (I)       ---------------------Grid Graph Info--------------------
[04/13 15:25:54     53s] (I)       Routing area        : (0, 0) - (262960, 262080)
[04/13 15:25:54     53s] (I)       Core area           : (74860, 75040) - (188100, 187040)
[04/13 15:25:54     53s] (I)       Site width          :   380  (dbu)
[04/13 15:25:54     53s] (I)       Row height          :  2800  (dbu)
[04/13 15:25:54     53s] (I)       GCell row height    :  2800  (dbu)
[04/13 15:25:54     53s] (I)       GCell width         :  2800  (dbu)
[04/13 15:25:54     53s] (I)       GCell height        :  2800  (dbu)
[04/13 15:25:54     53s] (I)       Grid                :    94    93     7
[04/13 15:25:54     53s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[04/13 15:25:54     53s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0
[04/13 15:25:54     53s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800
[04/13 15:25:54     53s] (I)       Default wire width  :   140   140   140   280   280   280   800
[04/13 15:25:54     53s] (I)       Default wire space  :   130   140   140   280   280   280   800
[04/13 15:25:54     53s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600
[04/13 15:25:54     53s] (I)       Default pitch size  :   270   380   280   560   560   560  1680
[04/13 15:25:54     53s] (I)       First track coord   :     0   190   140   570   700   570  1260
[04/13 15:25:54     53s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67
[04/13 15:25:54     53s] (I)       Total num of tracks :     0   692   936   469   467   469   156
[04/13 15:25:54     53s] (I)       Num of masks        :     1     1     1     1     1     1     1
[04/13 15:25:54     53s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[04/13 15:25:54     53s] (I)       --------------------------------------------------------
[04/13 15:25:54     53s] 
[04/13 15:25:54     53s] [NR-eGR] ============ Routing rule table ============
[04/13 15:25:54     53s] [NR-eGR] Rule id: 0  Nets: 1648 
[04/13 15:25:54     53s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/13 15:25:54     53s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680
[04/13 15:25:54     53s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:54     53s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:54     53s] [NR-eGR] ========================================
[04/13 15:25:54     53s] [NR-eGR] 
[04/13 15:25:54     53s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/13 15:25:54     53s] (I)       blocked tracks on layer2 : = 4140 / 64356 (6.43%)
[04/13 15:25:54     53s] (I)       blocked tracks on layer3 : = 820 / 87984 (0.93%)
[04/13 15:25:54     53s] (I)       blocked tracks on layer4 : = 2870 / 43617 (6.58%)
[04/13 15:25:54     53s] (I)       blocked tracks on layer5 : = 820 / 43898 (1.87%)
[04/13 15:25:54     53s] (I)       blocked tracks on layer6 : = 24696 / 43617 (56.62%)
[04/13 15:25:54     53s] (I)       blocked tracks on layer7 : = 8733 / 14664 (59.55%)
[04/13 15:25:54     53s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Reset routing kernel
[04/13 15:25:54     53s] (I)       Started Global Routing ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Initialization ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       totalPins=5870  totalGlobalPin=5552 (94.58%)
[04/13 15:25:54     53s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Net group 1 ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Generate topology ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       total 2D Cap : 260272 = (136203 H, 124069 V)
[04/13 15:25:54     53s] [NR-eGR] Layer group 1: route 1648 net(s) in layer range [2, 7]
[04/13 15:25:54     53s] (I)       
[04/13 15:25:54     53s] (I)       ============  Phase 1a Route ============
[04/13 15:25:54     53s] (I)       Started Phase 1a ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Pattern routing ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:25:54     53s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Usage: 15065 = (8312 H, 6753 V) = (6.10% H, 5.44% V) = (1.164e+04um H, 9.454e+03um V)
[04/13 15:25:54     53s] (I)       Started Add via demand to 2D ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       
[04/13 15:25:54     53s] (I)       ============  Phase 1b Route ============
[04/13 15:25:54     53s] (I)       Started Phase 1b ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Monotonic routing ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Usage: 15114 = (8348 H, 6766 V) = (6.13% H, 5.45% V) = (1.169e+04um H, 9.472e+03um V)
[04/13 15:25:54     53s] (I)       Overflow of layer group 1: 0.02% H + 1.43% V. EstWL: 2.115960e+04um
[04/13 15:25:54     53s] (I)       Congestion metric : 0.02%H 1.43%V, 1.45%HV
[04/13 15:25:54     53s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/13 15:25:54     53s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       
[04/13 15:25:54     53s] (I)       ============  Phase 1c Route ============
[04/13 15:25:54     53s] (I)       Started Phase 1c ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Two level routing ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Level2 Grid: 19 x 19
[04/13 15:25:54     53s] (I)       Started Two Level Routing ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Usage: 15114 = (8348 H, 6766 V) = (6.13% H, 5.45% V) = (1.169e+04um H, 9.472e+03um V)
[04/13 15:25:54     53s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       
[04/13 15:25:54     53s] (I)       ============  Phase 1d Route ============
[04/13 15:25:54     53s] (I)       Started Phase 1d ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Detoured routing ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Usage: 15126 = (8351 H, 6775 V) = (6.13% H, 5.46% V) = (1.169e+04um H, 9.485e+03um V)
[04/13 15:25:54     53s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       
[04/13 15:25:54     53s] (I)       ============  Phase 1e Route ============
[04/13 15:25:54     53s] (I)       Started Phase 1e ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Route legalization ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Usage: 15126 = (8351 H, 6775 V) = (6.13% H, 5.46% V) = (1.169e+04um H, 9.485e+03um V)
[04/13 15:25:54     53s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 1.32% V. EstWL: 2.117640e+04um
[04/13 15:25:54     53s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       
[04/13 15:25:54     53s] (I)       ============  Phase 1l Route ============
[04/13 15:25:54     53s] (I)       Started Phase 1l ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Layer assignment (1T) ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Clean cong LA ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/13 15:25:54     53s] (I)       Layer  2:      62422      5773        67           0       63722    ( 0.00%) 
[04/13 15:25:54     53s] (I)       Layer  3:      86228      7967         5           0       86490    ( 0.00%) 
[04/13 15:25:54     53s] (I)       Layer  4:      42201      3038        24           0       43240    ( 0.00%) 
[04/13 15:25:54     53s] (I)       Layer  5:      42611      1326         1           0       43245    ( 0.00%) 
[04/13 15:25:54     53s] (I)       Layer  6:      18664      1078         1       19850       23390    (45.91%) 
[04/13 15:25:54     53s] (I)       Layer  7:       5856        30         0        7868        6546    (54.59%) 
[04/13 15:25:54     53s] (I)       Total:        257982     19212        98       27718      266633    ( 9.42%) 
[04/13 15:25:54     53s] (I)       
[04/13 15:25:54     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/13 15:25:54     53s] [NR-eGR]                        OverCon           OverCon            
[04/13 15:25:54     53s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/13 15:25:54     53s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[04/13 15:25:54     53s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:54     53s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:54     53s] [NR-eGR]  metal2  (2)        41( 0.47%)         4( 0.05%)   ( 0.52%) 
[04/13 15:25:54     53s] [NR-eGR]  metal3  (3)         5( 0.06%)         0( 0.00%)   ( 0.06%) 
[04/13 15:25:54     53s] [NR-eGR]  metal4  (4)        19( 0.22%)         0( 0.00%)   ( 0.22%) 
[04/13 15:25:54     53s] [NR-eGR]  metal5  (5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/13 15:25:54     53s] [NR-eGR]  metal6  (6)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/13 15:25:54     53s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:54     53s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:54     53s] [NR-eGR] Total               67( 0.16%)         4( 0.01%)   ( 0.16%) 
[04/13 15:25:54     53s] [NR-eGR] 
[04/13 15:25:54     53s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Export 3D cong map ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       total 2D Cap : 261132 = (136230 H, 124902 V)
[04/13 15:25:54     53s] (I)       Started Export 2D cong map ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.10% V
[04/13 15:25:54     53s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.11% V
[04/13 15:25:54     53s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Free existing wires ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       ============= Track Assignment ============
[04/13 15:25:54     53s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Track Assignment (1T) ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/13 15:25:54     53s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Run Multi-thread track assignment
[04/13 15:25:54     53s] (I)       Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Export ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] [NR-eGR] Started Export DB wires ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] [NR-eGR] Started Export all nets ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] [NR-eGR] Started Set wire vias ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:54     53s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5759
[04/13 15:25:54     53s] [NR-eGR] metal2  (2V) length: 5.363065e+03um, number of vias: 7673
[04/13 15:25:54     53s] [NR-eGR] metal3  (3H) length: 1.076484e+04um, number of vias: 2380
[04/13 15:25:54     53s] [NR-eGR] metal4  (4V) length: 3.854890e+03um, number of vias: 477
[04/13 15:25:54     53s] [NR-eGR] metal5  (5H) length: 1.747975e+03um, number of vias: 308
[04/13 15:25:54     53s] [NR-eGR] metal6  (6V) length: 1.516725e+03um, number of vias: 11
[04/13 15:25:54     53s] [NR-eGR] metal7  (7H) length: 4.312000e+01um, number of vias: 0
[04/13 15:25:54     53s] [NR-eGR] Total length: 2.329061e+04um, number of vias: 16608
[04/13 15:25:54     53s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:54     53s] [NR-eGR] Total eGR-routed clock nets wire length: 2.616200e+02um 
[04/13 15:25:54     53s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:54     53s] (I)       Started Update net boxes ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Started Update timing ( Curr Mem: 1777.56 MB )
[04/13 15:25:54     53s] (I)       Finished Update timing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1759.83 MB )
[04/13 15:25:54     53s] (I)       Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1759.83 MB )
[04/13 15:25:54     53s] (I)       Started Postprocess design ( Curr Mem: 1759.83 MB )
[04/13 15:25:54     53s] Saved RC grid cleaned up.
[04/13 15:25:54     53s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1747.83 MB )
[04/13 15:25:54     53s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1747.83 MB )
[04/13 15:25:54     53s] Extraction called for design 'ProcDpathAluWrapper' of instances=1505 and nets=1687 using extraction engine 'preRoute' .
[04/13 15:25:54     53s] PreRoute RC Extraction called for design ProcDpathAluWrapper.
[04/13 15:25:54     53s] RC Extraction called in multi-corner(1) mode.
[04/13 15:25:54     53s] RCMode: PreRoute
[04/13 15:25:54     53s]       RC Corner Indexes            0   
[04/13 15:25:54     53s] Capacitance Scaling Factor   : 1.00000 
[04/13 15:25:54     53s] Resistance Scaling Factor    : 1.00000 
[04/13 15:25:54     53s] Clock Cap. Scaling Factor    : 1.00000 
[04/13 15:25:54     53s] Clock Res. Scaling Factor    : 1.00000 
[04/13 15:25:54     53s] Shrink Factor                : 1.00000
[04/13 15:25:54     53s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/13 15:25:54     53s] Using capacitance table file ...
[04/13 15:25:54     53s] LayerId::1 widthSet size::4
[04/13 15:25:54     53s] LayerId::2 widthSet size::4
[04/13 15:25:54     53s] LayerId::3 widthSet size::4
[04/13 15:25:54     53s] LayerId::4 widthSet size::4
[04/13 15:25:54     53s] LayerId::5 widthSet size::4
[04/13 15:25:54     53s] LayerId::6 widthSet size::4
[04/13 15:25:54     53s] LayerId::7 widthSet size::4
[04/13 15:25:54     53s] LayerId::8 widthSet size::4
[04/13 15:25:54     53s] LayerId::9 widthSet size::4
[04/13 15:25:54     53s] LayerId::10 widthSet size::3
[04/13 15:25:54     53s] Updating RC grid for preRoute extraction ...
[04/13 15:25:54     53s] Initializing multi-corner capacitance tables ... 
[04/13 15:25:54     53s] Initializing multi-corner resistance tables ...
[04/13 15:25:54     53s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:54     53s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:25:54     53s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.335302 ; uaWl: 1.000000 ; uaWlH: 0.307536 ; aWlH: 0.000000 ; Pmax: 0.854900 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[04/13 15:25:54     53s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1747.832M)
[04/13 15:25:54     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1747.8M
[04/13 15:25:54     53s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1747.8M
[04/13 15:25:54     53s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1747.8M
[04/13 15:25:54     53s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.007, MEM:1747.8M
[04/13 15:25:54     53s] Fast DP-INIT is on for default
[04/13 15:25:54     53s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1747.8M
[04/13 15:25:54     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1747.8M
[04/13 15:25:54     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1747.8M
[04/13 15:25:54     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1747.8M
[04/13 15:25:54     53s] Starting delay calculation for Setup views
[04/13 15:25:54     53s] #################################################################################
[04/13 15:25:54     53s] # Design Stage: PreRoute
[04/13 15:25:54     53s] # Design Name: ProcDpathAluWrapper
[04/13 15:25:54     53s] # Design Mode: 45nm
[04/13 15:25:54     53s] # Analysis Mode: MMMC OCV 
[04/13 15:25:54     53s] # Parasitics Mode: No SPEF/RCDB 
[04/13 15:25:54     53s] # Signoff Settings: SI Off 
[04/13 15:25:54     53s] #################################################################################
[04/13 15:25:54     53s] Calculate early delays in OCV mode...
[04/13 15:25:54     53s] Calculate late delays in OCV mode...
[04/13 15:25:54     53s] Topological Sorting (REAL = 0:00:00.0, MEM = 1753.4M, InitMEM = 1753.4M)
[04/13 15:25:54     53s] Start delay calculation (fullDC) (1 T). (MEM=1753.36)
[04/13 15:25:54     53s] End AAE Lib Interpolated Model. (MEM=1773.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:55     53s] Total number of fetched objects 1722
[04/13 15:25:55     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:55     53s] End delay calculation. (MEM=1823.79 CPU=0:00:00.3 REAL=0:00:01.0)
[04/13 15:25:55     53s] End delay calculation (fullDC). (MEM=1823.79 CPU=0:00:00.4 REAL=0:00:01.0)
[04/13 15:25:55     53s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1823.8M) ***
[04/13 15:25:55     53s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:53.8 mem=1823.8M)
[04/13 15:25:57     54s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.534  |  0.000  |  2.678  |  2.717  |   N/A   |  0.534  |  2.722  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |
|          All Paths:|   111   |    0    |    1    |   74    |   N/A   |   36    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |    -16     |     19 (19)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/13 15:25:57     54s] Density: 68.070%
Routing Overflow: 0.00% H and 0.11% V
------------------------------------------------------------------
Reported timing to dir ./reports/timing
[04/13 15:25:57     54s] Total CPU time: 1.14 sec
[04/13 15:25:57     54s] Total Real time: 3.0 sec
[04/13 15:25:57     54s] Total Memory Usage: 1801.042969 Mbytes
[04/13 15:25:57     54s] *** timeDesign #2 [finish] : cpu/real = 0:00:01.1/0:00:02.8 (0.4), totSession cpu/real = 0:00:54.1/0:01:00.0 (0.9), mem = 1801.0M
[04/13 15:25:57     54s] 
[04/13 15:25:57     54s] =============================================================================================
[04/13 15:25:57     54s]  Final TAT Report for timeDesign #2                                             20.12-s088_1
[04/13 15:25:57     54s] =============================================================================================
[04/13 15:25:57     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:25:57     54s] ---------------------------------------------------------------------------------------------
[04/13 15:25:57     54s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:57     54s] [ TimingUpdate           ]      1   0:00:00.0  (   1.5 % )     0:00:00.5 /  0:00:00.5    1.0
[04/13 15:25:57     54s] [ FullDelayCalc          ]      1   0:00:00.5  (  16.6 % )     0:00:00.5 /  0:00:00.5    1.0
[04/13 15:25:57     54s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.4 % )     0:00:02.5 /  0:00:00.8    0.3
[04/13 15:25:57     54s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:25:57     54s] [ DrvReport              ]      1   0:00:01.8  (  63.3 % )     0:00:01.8 /  0:00:00.1    0.1
[04/13 15:25:57     54s] [ GenerateReports        ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    0.9
[04/13 15:25:57     54s] [ MISC                   ]          0:00:00.3  (  11.9 % )     0:00:00.3 /  0:00:00.3    1.0
[04/13 15:25:57     54s] ---------------------------------------------------------------------------------------------
[04/13 15:25:57     54s]  timeDesign #2 TOTAL                0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:01.1    0.4
[04/13 15:25:57     54s] ---------------------------------------------------------------------------------------------
[04/13 15:25:57     54s] 
[04/13 15:25:57     54s] Info: pop threads available for lower-level modules during optimization.
[04/13 15:25:57     54s] # catch {get_clocks *} clocks
# if {$clocks != ""} {
  create_ccopt_clock_tree_spec
  ccopt_design -outDir ./reports -prefix cts
}
<CMD> create_ccopt_clock_tree_spec
[04/13 15:25:57     54s] Creating clock tree spec for modes (timing configs): constraints_default
[04/13 15:25:57     54s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[04/13 15:25:57     54s] Creating Cell Server ...(0, 0, 0, 0)
[04/13 15:25:57     54s] Summary for sequential cells identification: 
[04/13 15:25:57     54s]   Identified SBFF number: 16
[04/13 15:25:57     54s]   Identified MBFF number: 0
[04/13 15:25:57     54s]   Identified SB Latch number: 0
[04/13 15:25:57     54s]   Identified MB Latch number: 0
[04/13 15:25:57     54s]   Not identified SBFF number: 0
[04/13 15:25:57     54s]   Not identified MBFF number: 0
[04/13 15:25:57     54s]   Not identified SB Latch number: 0
[04/13 15:25:57     54s]   Not identified MB Latch number: 0
[04/13 15:25:57     54s]   Number of sequential cells which are not FFs: 13
[04/13 15:25:57     54s]  Visiting view : analysis_default
[04/13 15:25:57     54s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[04/13 15:25:57     54s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[04/13 15:25:57     54s]  Visiting view : analysis_default
[04/13 15:25:57     54s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[04/13 15:25:57     54s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[04/13 15:25:57     54s]  Setting StdDelay to 10.10
[04/13 15:25:57     54s] Creating Cell Server, finished. 
[04/13 15:25:57     54s] 
[04/13 15:25:57     54s] Reset timing graph...
[04/13 15:25:57     54s] Ignoring AAE DB Resetting ...
[04/13 15:25:57     54s] Reset timing graph done.
[04/13 15:25:57     54s] Ignoring AAE DB Resetting ...
[04/13 15:25:57     54s] Analyzing clock structure...
[04/13 15:25:57     54s] Analyzing clock structure done.
[04/13 15:25:57     54s] Reset timing graph...
[04/13 15:25:57     54s] Ignoring AAE DB Resetting ...
[04/13 15:25:57     54s] Reset timing graph done.
[04/13 15:25:57     54s] Extracting original clock gating for ideal_clock...
[04/13 15:25:57     54s]   clock_tree ideal_clock contains 71 sinks and 3 clock gates.
[04/13 15:25:57     54s]   Extraction for ideal_clock complete.
[04/13 15:25:57     54s] Extracting original clock gating for ideal_clock done.
[04/13 15:25:57     54s] The skew group ideal_clock/constraints_default was created. It contains 71 sinks and 1 sources.
[04/13 15:25:57     54s] Checking clock tree convergence...
[04/13 15:25:57     54s] Checking clock tree convergence done.
[04/13 15:25:57     54s] <CMD> ccopt_design -outDir ./reports -prefix cts
[04/13 15:25:57     54s] #% Begin ccopt_design (date=04/13 15:25:57, mem=980.3M)
[04/13 15:25:57     54s] Turning off fast DC mode./n*** ccopt_design #1 [begin] : totSession cpu/real = 0:00:54.3/0:01:00.3 (0.9), mem = 1774.3M
[04/13 15:25:57     54s] Runtime...
[04/13 15:25:57     54s] **INFO: User's settings:
[04/13 15:25:57     54s] setNanoRouteMode -drouteFixAntenna             true
[04/13 15:25:57     54s] setNanoRouteMode -droutePostRouteSpreadWire    true
[04/13 15:25:57     54s] setNanoRouteMode -drouteUseMultiCutViaEffort   medium
[04/13 15:25:57     54s] setNanoRouteMode -extractThirdPartyCompatible  false
[04/13 15:25:57     54s] setNanoRouteMode -grouteExpTdStdDelay          10.1
[04/13 15:25:57     54s] setNanoRouteMode -routeWithViaInPin            false
[04/13 15:25:57     54s] setDesignMode -bottomRoutingLayer              2
[04/13 15:25:57     54s] setDesignMode -powerEffort                     high
[04/13 15:25:57     54s] setDesignMode -process                         45
[04/13 15:25:57     54s] setDesignMode -topRoutingLayer                 7
[04/13 15:25:57     54s] setExtractRCMode -coupling_c_th                0.1
[04/13 15:25:57     54s] setExtractRCMode -engine                       preRoute
[04/13 15:25:57     54s] setExtractRCMode -relative_c_th                1
[04/13 15:25:57     54s] setExtractRCMode -total_c_th                   0
[04/13 15:25:57     54s] setDelayCalMode -enable_high_fanout            true
[04/13 15:25:57     54s] setDelayCalMode -eng_copyNetPropToNewNet       true
[04/13 15:25:57     54s] setDelayCalMode -engine                        aae
[04/13 15:25:57     54s] setDelayCalMode -ignoreNetLoad                 false
[04/13 15:25:57     54s] setDelayCalMode -socv_accuracy_mode            low
[04/13 15:25:57     54s] setOptMode -activeHoldViews                    { analysis_default }
[04/13 15:25:57     54s] setOptMode -activeSetupViews                   { analysis_default }
[04/13 15:25:57     54s] setOptMode -autoSetupViews                     { analysis_default}
[04/13 15:25:57     54s] setOptMode -autoTDGRSetupViews                 { analysis_default}
[04/13 15:25:57     54s] setOptMode -drcMargin                          0
[04/13 15:25:57     54s] setOptMode -fixDrc                             true
[04/13 15:25:57     54s] setOptMode -optimizeFF                         true
[04/13 15:25:57     54s] setOptMode -powerEffort                        high
[04/13 15:25:57     54s] setOptMode -preserveAllSequential              true
[04/13 15:25:57     54s] setOptMode -setupTargetSlack                   0
[04/13 15:25:57     54s] 
[04/13 15:25:57     54s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[04/13 15:25:57     54s] (ccopt_design): Checking analysis view for power/activity...
[04/13 15:25:57     54s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[04/13 15:25:57     54s] Set place::cacheFPlanSiteMark to 1
[04/13 15:25:57     54s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[04/13 15:25:57     54s] Using CCOpt effort standard.
[04/13 15:25:57     54s] CCOpt::Phase::Initialization...
[04/13 15:25:57     54s] Check Prerequisites...
[04/13 15:25:57     54s] Leaving CCOpt scope - CheckPlace...
[04/13 15:25:57     54s] OPERPROF: Starting checkPlace at level 1, MEM:1774.3M
[04/13 15:25:57     54s] z: 2, totalTracks: 1
[04/13 15:25:57     54s] z: 4, totalTracks: 1
[04/13 15:25:57     54s] z: 6, totalTracks: 1
[04/13 15:25:57     54s] z: 8, totalTracks: 1
[04/13 15:25:57     54s] #spOpts: N=45 
[04/13 15:25:57     54s] All LLGs are deleted
[04/13 15:25:57     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1774.3M
[04/13 15:25:57     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1774.3M
[04/13 15:25:57     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1774.3M
[04/13 15:25:57     54s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1774.3M
[04/13 15:25:57     54s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/13 15:25:57     54s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1774.3M
[04/13 15:25:57     54s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.006, MEM:1759.1M
[04/13 15:25:57     54s] SiteArray: non-trimmed site array dimensions = 40 x 298
[04/13 15:25:57     54s] SiteArray: use 81,920 bytes
[04/13 15:25:57     54s] SiteArray: current memory after site array memory allocation 1759.1M
[04/13 15:25:57     54s] SiteArray: FP blocked sites are writable
[04/13 15:25:57     54s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1759.1M
[04/13 15:25:57     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1759.1M
[04/13 15:25:57     54s] Begin checking placement ... (start mem=1774.3M, init mem=1759.1M)
[04/13 15:25:57     54s] 
[04/13 15:25:57     54s] Running CheckPlace using 1 thread in normal mode...
[04/13 15:25:57     54s] 
[04/13 15:25:57     54s] ...checkPlace normal is done!
[04/13 15:25:57     54s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1759.1M
[04/13 15:25:57     54s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1759.1M
[04/13 15:25:57     54s] *info: Placed = 1505          
[04/13 15:25:57     54s] *info: Unplaced = 0           
[04/13 15:25:57     54s] Placement Density:68.07%(2158/3171)
[04/13 15:25:57     54s] Placement Density (including fixed std cells):68.07%(2158/3171)
[04/13 15:25:57     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1759.1M
[04/13 15:25:57     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1759.1M
[04/13 15:25:57     54s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1759.1M)
[04/13 15:25:57     54s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.021, MEM:1759.1M
[04/13 15:25:57     54s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:57     54s] Innovus will update I/O latencies
[04/13 15:25:57     54s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[04/13 15:25:57     54s] 
[04/13 15:25:57     54s] 
[04/13 15:25:57     54s] 
[04/13 15:25:57     54s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:57     54s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:57     54s] Executing ccopt post-processing.
[04/13 15:25:57     54s] Synthesizing clock trees with CCOpt...
[04/13 15:25:57     54s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/13 15:25:57     54s] CCOpt::Phase::PreparingToBalance...
[04/13 15:25:57     54s] Leaving CCOpt scope - Initializing power interface...
[04/13 15:25:57     54s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:57     54s] Leaving CCOpt scope - Initializing activity data...
[04/13 15:25:57     54s] #################################################################################
[04/13 15:25:57     54s] # Design Stage: PreRoute
[04/13 15:25:57     54s] # Design Name: ProcDpathAluWrapper
[04/13 15:25:57     54s] # Design Mode: 45nm
[04/13 15:25:57     54s] # Analysis Mode: MMMC OCV 
[04/13 15:25:57     54s] # Parasitics Mode: No SPEF/RCDB 
[04/13 15:25:57     54s] # Signoff Settings: SI Off 
[04/13 15:25:57     54s] #################################################################################
[04/13 15:25:57     54s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1764.6M) ***
[04/13 15:25:57     54s]              0V	    VGND
[04/13 15:25:57     54s]              0V	    VSS
[04/13 15:25:57     54s]              0V	    VPWR
[04/13 15:25:57     54s]            1.1V	    VDD
[04/13 15:25:57     54s] Processing average sequential pin duty cycle 
[04/13 15:25:57     54s] Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/13 15:25:57     54s] 
[04/13 15:25:57     54s] Positive (advancing) pin insertion delays
[04/13 15:25:57     54s] =========================================
[04/13 15:25:57     54s] 
[04/13 15:25:57     54s] Found 0 advancing pin insertion delay (0.000% of 71 clock tree sinks)
[04/13 15:25:57     54s] 
[04/13 15:25:57     54s] Negative (delaying) pin insertion delays
[04/13 15:25:57     54s] ========================================
[04/13 15:25:57     54s] 
[04/13 15:25:57     54s] Found 0 delaying pin insertion delay (0.000% of 71 clock tree sinks)
[04/13 15:25:57     54s] Notify start of optimization...
[04/13 15:25:57     54s] Notify start of optimization done.
[04/13 15:25:57     54s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[04/13 15:25:57     54s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:57     54s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1796.6M
[04/13 15:25:57     54s] All LLGs are deleted
[04/13 15:25:57     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1796.6M
[04/13 15:25:57     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1796.6M
[04/13 15:25:57     54s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1796.6M
[04/13 15:25:57     54s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:57     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.7 mem=1796.6M
[04/13 15:25:57     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.7 mem=1796.6M
[04/13 15:25:57     54s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Import and model ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Create place DB ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Import place data ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Read instances and placement ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Read nets ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Create route DB ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       == Non-default Options ==
[04/13 15:25:57     54s] (I)       Maximum routing layer                              : 7
[04/13 15:25:57     54s] (I)       Number of threads                                  : 1
[04/13 15:25:57     54s] (I)       Method to set GCell size                           : row
[04/13 15:25:57     54s] (I)       Counted 1192 PG shapes. We will not process PG shapes layer by layer.
[04/13 15:25:57     54s] (I)       Started Import route data (1T) ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Use row-based GCell size
[04/13 15:25:57     54s] (I)       Use row-based GCell align
[04/13 15:25:57     54s] (I)       GCell unit size   : 2800
[04/13 15:25:57     54s] (I)       GCell multiplier  : 1
[04/13 15:25:57     54s] (I)       GCell row height  : 2800
[04/13 15:25:57     54s] (I)       Actual row height : 2800
[04/13 15:25:57     54s] (I)       GCell align ref   : 74860 75040
[04/13 15:25:57     54s] [NR-eGR] Track table information for default rule: 
[04/13 15:25:57     54s] [NR-eGR] metal1 has no routable track
[04/13 15:25:57     54s] [NR-eGR] metal2 has single uniform track structure
[04/13 15:25:57     54s] [NR-eGR] metal3 has single uniform track structure
[04/13 15:25:57     54s] [NR-eGR] metal4 has single uniform track structure
[04/13 15:25:57     54s] [NR-eGR] metal5 has single uniform track structure
[04/13 15:25:57     54s] [NR-eGR] metal6 has single uniform track structure
[04/13 15:25:57     54s] [NR-eGR] metal7 has single uniform track structure
[04/13 15:25:57     54s] (I)       ===========================================================================
[04/13 15:25:57     54s] (I)       == Report All Rule Vias ==
[04/13 15:25:57     54s] (I)       ===========================================================================
[04/13 15:25:57     54s] (I)        Via Rule : (Default)
[04/13 15:25:57     54s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/13 15:25:57     54s] (I)       ---------------------------------------------------------------------------
[04/13 15:25:57     54s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/13 15:25:57     54s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/13 15:25:57     54s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/13 15:25:57     54s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/13 15:25:57     54s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/13 15:25:57     54s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/13 15:25:57     54s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/13 15:25:57     54s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/13 15:25:57     54s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/13 15:25:57     54s] (I)       ===========================================================================
[04/13 15:25:57     54s] (I)       Started Read blockages ( Layer 2-7 ) ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Read routing blockages ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Read instance blockages ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Read PG blockages ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] [NR-eGR] Read 2069 PG shapes
[04/13 15:25:57     54s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Read boundary cut boxes ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] [NR-eGR] #Routing Blockages  : 0
[04/13 15:25:57     54s] [NR-eGR] #Instance Blockages : 0
[04/13 15:25:57     54s] [NR-eGR] #PG Blockages       : 2069
[04/13 15:25:57     54s] [NR-eGR] #Halo Blockages     : 0
[04/13 15:25:57     54s] [NR-eGR] #Boundary Blockages : 0
[04/13 15:25:57     54s] (I)       Finished Read blockages ( Layer 2-7 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Read blackboxes ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/13 15:25:57     54s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Read prerouted ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/13 15:25:57     54s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Read unlegalized nets ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Read nets ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] [NR-eGR] Read numTotalNets=1648  numIgnoredNets=0
[04/13 15:25:57     54s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Set up via pillars ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       early_global_route_priority property id does not exist.
[04/13 15:25:57     54s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Model blockages into capacity
[04/13 15:25:57     54s] (I)       Read Num Blocks=2069  Num Prerouted Wires=0  Num CS=0
[04/13 15:25:57     54s] (I)       Started Initialize 3D capacity ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Layer 1 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:57     54s] (I)       Layer 2 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:57     54s] (I)       Layer 3 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:57     54s] (I)       Layer 4 (H) : #blockages 410 : #preroutes 0
[04/13 15:25:57     54s] (I)       Layer 5 (V) : #blockages 317 : #preroutes 0
[04/13 15:25:57     54s] (I)       Layer 6 (H) : #blockages 112 : #preroutes 0
[04/13 15:25:57     54s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       -- layer congestion ratio --
[04/13 15:25:57     54s] (I)       Layer 1 : 0.100000
[04/13 15:25:57     54s] (I)       Layer 2 : 0.700000
[04/13 15:25:57     54s] (I)       Layer 3 : 0.700000
[04/13 15:25:57     54s] (I)       Layer 4 : 0.700000
[04/13 15:25:57     54s] (I)       Layer 5 : 0.700000
[04/13 15:25:57     54s] (I)       Layer 6 : 0.700000
[04/13 15:25:57     54s] (I)       Layer 7 : 0.700000
[04/13 15:25:57     54s] (I)       ----------------------------
[04/13 15:25:57     54s] (I)       Number of ignored nets                =      0
[04/13 15:25:57     54s] (I)       Number of connected nets              =      0
[04/13 15:25:57     54s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/13 15:25:57     54s] (I)       Number of clock nets                  =      4.  Ignored: No
[04/13 15:25:57     54s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/13 15:25:57     54s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/13 15:25:57     54s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/13 15:25:57     54s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/13 15:25:57     54s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/13 15:25:57     54s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/13 15:25:57     54s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/13 15:25:57     54s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Read aux data ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Others data preparation ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[04/13 15:25:57     54s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Create route kernel ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Ndr track 0 does not exist
[04/13 15:25:57     54s] (I)       ---------------------Grid Graph Info--------------------
[04/13 15:25:57     54s] (I)       Routing area        : (0, 0) - (262960, 262080)
[04/13 15:25:57     54s] (I)       Core area           : (74860, 75040) - (188100, 187040)
[04/13 15:25:57     54s] (I)       Site width          :   380  (dbu)
[04/13 15:25:57     54s] (I)       Row height          :  2800  (dbu)
[04/13 15:25:57     54s] (I)       GCell row height    :  2800  (dbu)
[04/13 15:25:57     54s] (I)       GCell width         :  2800  (dbu)
[04/13 15:25:57     54s] (I)       GCell height        :  2800  (dbu)
[04/13 15:25:57     54s] (I)       Grid                :    94    93     7
[04/13 15:25:57     54s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[04/13 15:25:57     54s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0
[04/13 15:25:57     54s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800
[04/13 15:25:57     54s] (I)       Default wire width  :   140   140   140   280   280   280   800
[04/13 15:25:57     54s] (I)       Default wire space  :   130   140   140   280   280   280   800
[04/13 15:25:57     54s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600
[04/13 15:25:57     54s] (I)       Default pitch size  :   270   380   280   560   560   560  1680
[04/13 15:25:57     54s] (I)       First track coord   :     0   190   140   570   700   570  1260
[04/13 15:25:57     54s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67
[04/13 15:25:57     54s] (I)       Total num of tracks :     0   692   936   469   467   469   156
[04/13 15:25:57     54s] (I)       Num of masks        :     1     1     1     1     1     1     1
[04/13 15:25:57     54s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[04/13 15:25:57     54s] (I)       --------------------------------------------------------
[04/13 15:25:57     54s] 
[04/13 15:25:57     54s] [NR-eGR] ============ Routing rule table ============
[04/13 15:25:57     54s] [NR-eGR] Rule id: 0  Nets: 1648 
[04/13 15:25:57     54s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/13 15:25:57     54s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680
[04/13 15:25:57     54s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:57     54s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:57     54s] [NR-eGR] ========================================
[04/13 15:25:57     54s] [NR-eGR] 
[04/13 15:25:57     54s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/13 15:25:57     54s] (I)       blocked tracks on layer2 : = 4140 / 64356 (6.43%)
[04/13 15:25:57     54s] (I)       blocked tracks on layer3 : = 820 / 87984 (0.93%)
[04/13 15:25:57     54s] (I)       blocked tracks on layer4 : = 2870 / 43617 (6.58%)
[04/13 15:25:57     54s] (I)       blocked tracks on layer5 : = 820 / 43898 (1.87%)
[04/13 15:25:57     54s] (I)       blocked tracks on layer6 : = 24696 / 43617 (56.62%)
[04/13 15:25:57     54s] (I)       blocked tracks on layer7 : = 8733 / 14664 (59.55%)
[04/13 15:25:57     54s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Reset routing kernel
[04/13 15:25:57     54s] (I)       Started Global Routing ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Initialization ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       totalPins=5870  totalGlobalPin=5552 (94.58%)
[04/13 15:25:57     54s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Net group 1 ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Generate topology ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       total 2D Cap : 260272 = (136203 H, 124069 V)
[04/13 15:25:57     54s] [NR-eGR] Layer group 1: route 1648 net(s) in layer range [2, 7]
[04/13 15:25:57     54s] (I)       
[04/13 15:25:57     54s] (I)       ============  Phase 1a Route ============
[04/13 15:25:57     54s] (I)       Started Phase 1a ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Pattern routing ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:25:57     54s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Usage: 15065 = (8312 H, 6753 V) = (6.10% H, 5.44% V) = (1.164e+04um H, 9.454e+03um V)
[04/13 15:25:57     54s] (I)       Started Add via demand to 2D ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       
[04/13 15:25:57     54s] (I)       ============  Phase 1b Route ============
[04/13 15:25:57     54s] (I)       Started Phase 1b ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Monotonic routing ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Usage: 15114 = (8348 H, 6766 V) = (6.13% H, 5.45% V) = (1.169e+04um H, 9.472e+03um V)
[04/13 15:25:57     54s] (I)       Overflow of layer group 1: 0.02% H + 1.43% V. EstWL: 2.115960e+04um
[04/13 15:25:57     54s] (I)       Congestion metric : 0.02%H 1.43%V, 1.45%HV
[04/13 15:25:57     54s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/13 15:25:57     54s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       
[04/13 15:25:57     54s] (I)       ============  Phase 1c Route ============
[04/13 15:25:57     54s] (I)       Started Phase 1c ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Two level routing ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Level2 Grid: 19 x 19
[04/13 15:25:57     54s] (I)       Started Two Level Routing ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Usage: 15114 = (8348 H, 6766 V) = (6.13% H, 5.45% V) = (1.169e+04um H, 9.472e+03um V)
[04/13 15:25:57     54s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       
[04/13 15:25:57     54s] (I)       ============  Phase 1d Route ============
[04/13 15:25:57     54s] (I)       Started Phase 1d ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Detoured routing ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Usage: 15126 = (8351 H, 6775 V) = (6.13% H, 5.46% V) = (1.169e+04um H, 9.485e+03um V)
[04/13 15:25:57     54s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       
[04/13 15:25:57     54s] (I)       ============  Phase 1e Route ============
[04/13 15:25:57     54s] (I)       Started Phase 1e ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Route legalization ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Usage: 15126 = (8351 H, 6775 V) = (6.13% H, 5.46% V) = (1.169e+04um H, 9.485e+03um V)
[04/13 15:25:57     54s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 1.32% V. EstWL: 2.117640e+04um
[04/13 15:25:57     54s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       
[04/13 15:25:57     54s] (I)       ============  Phase 1l Route ============
[04/13 15:25:57     54s] (I)       Started Phase 1l ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Layer assignment (1T) ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Clean cong LA ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/13 15:25:57     54s] (I)       Layer  2:      62422      5773        67           0       63722    ( 0.00%) 
[04/13 15:25:57     54s] (I)       Layer  3:      86228      7967         5           0       86490    ( 0.00%) 
[04/13 15:25:57     54s] (I)       Layer  4:      42201      3038        24           0       43240    ( 0.00%) 
[04/13 15:25:57     54s] (I)       Layer  5:      42611      1326         1           0       43245    ( 0.00%) 
[04/13 15:25:57     54s] (I)       Layer  6:      18664      1078         1       19850       23390    (45.91%) 
[04/13 15:25:57     54s] (I)       Layer  7:       5856        30         0        7868        6546    (54.59%) 
[04/13 15:25:57     54s] (I)       Total:        257982     19212        98       27718      266633    ( 9.42%) 
[04/13 15:25:57     54s] (I)       
[04/13 15:25:57     54s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/13 15:25:57     54s] [NR-eGR]                        OverCon           OverCon            
[04/13 15:25:57     54s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/13 15:25:57     54s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[04/13 15:25:57     54s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:57     54s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:57     54s] [NR-eGR]  metal2  (2)        41( 0.47%)         4( 0.05%)   ( 0.52%) 
[04/13 15:25:57     54s] [NR-eGR]  metal3  (3)         5( 0.06%)         0( 0.00%)   ( 0.06%) 
[04/13 15:25:57     54s] [NR-eGR]  metal4  (4)        19( 0.22%)         0( 0.00%)   ( 0.22%) 
[04/13 15:25:57     54s] [NR-eGR]  metal5  (5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/13 15:25:57     54s] [NR-eGR]  metal6  (6)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/13 15:25:57     54s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:57     54s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:57     54s] [NR-eGR] Total               67( 0.16%)         4( 0.01%)   ( 0.16%) 
[04/13 15:25:57     54s] [NR-eGR] 
[04/13 15:25:57     54s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Export 3D cong map ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       total 2D Cap : 261132 = (136230 H, 124902 V)
[04/13 15:25:57     54s] (I)       Started Export 2D cong map ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.10% V
[04/13 15:25:57     54s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.11% V
[04/13 15:25:57     54s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Free existing wires ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       ============= Track Assignment ============
[04/13 15:25:57     54s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Track Assignment (1T) ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/13 15:25:57     54s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Run Multi-thread track assignment
[04/13 15:25:57     54s] (I)       Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Export ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] [NR-eGR] Started Export DB wires ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] [NR-eGR] Started Export all nets ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] [NR-eGR] Started Set wire vias ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:57     54s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5759
[04/13 15:25:57     54s] [NR-eGR] metal2  (2V) length: 5.363065e+03um, number of vias: 7673
[04/13 15:25:57     54s] [NR-eGR] metal3  (3H) length: 1.076484e+04um, number of vias: 2380
[04/13 15:25:57     54s] [NR-eGR] metal4  (4V) length: 3.854890e+03um, number of vias: 477
[04/13 15:25:57     54s] [NR-eGR] metal5  (5H) length: 1.747975e+03um, number of vias: 308
[04/13 15:25:57     54s] [NR-eGR] metal6  (6V) length: 1.516725e+03um, number of vias: 11
[04/13 15:25:57     54s] [NR-eGR] metal7  (7H) length: 4.312000e+01um, number of vias: 0
[04/13 15:25:57     54s] [NR-eGR] Total length: 2.329061e+04um, number of vias: 16608
[04/13 15:25:57     54s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:57     54s] [NR-eGR] Total eGR-routed clock nets wire length: 2.616200e+02um 
[04/13 15:25:57     54s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:57     54s] (I)       Started Update net boxes ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Update timing ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Started Postprocess design ( Curr Mem: 1796.62 MB )
[04/13 15:25:57     54s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1790.62 MB )
[04/13 15:25:57     54s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 1790.62 MB )
[04/13 15:25:57     54s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:25:57     54s] Initializing Timing Graph...
[04/13 15:25:57     54s] Initializing Timing Graph done.
[04/13 15:25:57     54s] Rebuilding timing graph...
[04/13 15:25:57     54s] Rebuilding timing graph done.
[04/13 15:25:57     54s] Legalization setup...
[04/13 15:25:57     54s] Using cell based legalization.
[04/13 15:25:57     54s] Initializing placement interface...
[04/13 15:25:57     54s]   Use check_library -place or consult logv if problems occur.
[04/13 15:25:57     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:1799.9M
[04/13 15:25:57     54s] z: 2, totalTracks: 1
[04/13 15:25:57     54s] z: 4, totalTracks: 1
[04/13 15:25:57     54s] z: 6, totalTracks: 1
[04/13 15:25:57     54s] z: 8, totalTracks: 1
[04/13 15:25:57     54s] #spOpts: N=45 
[04/13 15:25:57     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1799.9M
[04/13 15:25:57     54s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1799.9M
[04/13 15:25:57     54s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/13 15:25:57     54s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1799.9M
[04/13 15:25:57     54s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.005, MEM:1799.9M
[04/13 15:25:57     54s] SiteArray: non-trimmed site array dimensions = 40 x 298
[04/13 15:25:57     54s] SiteArray: use 81,920 bytes
[04/13 15:25:57     54s] SiteArray: current memory after site array memory allocation 1799.9M
[04/13 15:25:57     54s] SiteArray: FP blocked sites are writable
[04/13 15:25:57     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/13 15:25:57     54s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1799.9M
[04/13 15:25:57     54s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1799.9M
[04/13 15:25:57     54s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.011, MEM:1799.9M
[04/13 15:25:57     54s] OPERPROF:     Starting CMU at level 3, MEM:1799.9M
[04/13 15:25:57     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1799.9M
[04/13 15:25:57     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1799.9M
[04/13 15:25:57     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1799.9MB).
[04/13 15:25:57     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.015, MEM:1799.9M
[04/13 15:25:57     54s] Initializing placement interface done.
[04/13 15:25:57     54s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1799.9M
[04/13 15:25:57     54s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1799.9M
[04/13 15:25:57     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:1799.9M
[04/13 15:25:57     54s] z: 2, totalTracks: 1
[04/13 15:25:57     54s] z: 4, totalTracks: 1
[04/13 15:25:57     54s] z: 6, totalTracks: 1
[04/13 15:25:57     54s] z: 8, totalTracks: 1
[04/13 15:25:57     54s] #spOpts: N=45 mergeVia=F 
[04/13 15:25:57     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1799.9M
[04/13 15:25:57     54s] OPERPROF:     Starting CMU at level 3, MEM:1799.9M
[04/13 15:25:57     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1799.9M
[04/13 15:25:57     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1799.9M
[04/13 15:25:57     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1799.9MB).
[04/13 15:25:57     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.006, MEM:1799.9M
[04/13 15:25:57     54s] (I)       Load db... (mem=1799.9M)
[04/13 15:25:57     54s] (I)       Read data from FE... (mem=1799.9M)
[04/13 15:25:57     54s] (I)       Started Read instances and placement ( Curr Mem: 1799.90 MB )
[04/13 15:25:57     54s] (I)       Number of ignored instance 0
[04/13 15:25:57     54s] (I)       Number of inbound cells 0
[04/13 15:25:57     54s] (I)       Number of opened ILM blockages 0
[04/13 15:25:57     54s] (I)       numMoveCells=1505, numMacros=0  numPads=111  numMultiRowHeightInsts=0
[04/13 15:25:57     54s] (I)       cell height: 2800, count: 1505
[04/13 15:25:57     54s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1799.90 MB )
[04/13 15:25:57     54s] (I)       Read rows... (mem=1799.9M)
[04/13 15:25:57     54s] (I)       Done Read rows (cpu=0.000s, mem=1799.9M)
[04/13 15:25:57     54s] (I)       Done Read data from FE (cpu=0.000s, mem=1799.9M)
[04/13 15:25:57     54s] (I)       Done Load db (cpu=0.000s, mem=1799.9M)
[04/13 15:25:57     54s] (I)       Constructing placeable region... (mem=1799.9M)
[04/13 15:25:57     54s] (I)       Constructing bin map
[04/13 15:25:57     54s] (I)       Initialize bin information with width=28000 height=28000
[04/13 15:25:57     54s] (I)       Done constructing bin map
[04/13 15:25:57     54s] (I)       Removing 4 blocked bin with high fixed inst density
[04/13 15:25:57     54s] (I)       Compute region effective width... (mem=1799.9M)
[04/13 15:25:57     54s] (I)       Done Compute region effective width (cpu=0.000s, mem=1799.9M)
[04/13 15:25:57     54s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1799.9M)
[04/13 15:25:57     54s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:57     54s] Validating CTS configuration...
[04/13 15:25:57     54s] Checking module port directions...
[04/13 15:25:57     54s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:57     54s] Non-default CCOpt properties:
[04/13 15:25:57     54s] cloning_copy_activity: 1 (default: false)
[04/13 15:25:57     54s] cts_merge_clock_gates is set for at least one object
[04/13 15:25:57     54s] cts_merge_clock_logic is set for at least one object
[04/13 15:25:57     54s] route_type is set for at least one object
[04/13 15:25:57     54s] source_driver is set for at least one object
[04/13 15:25:57     54s] Route type trimming info:
[04/13 15:25:57     54s]   No route type modifications were made.
[04/13 15:25:57     54s] Accumulated time to calculate placeable region: 0
[04/13 15:25:57     54s] (I)       Initializing Steiner engine. 
[04/13 15:25:57     54s] LayerId::1 widthSet size::4
[04/13 15:25:57     54s] LayerId::2 widthSet size::4
[04/13 15:25:57     54s] LayerId::3 widthSet size::4
[04/13 15:25:57     54s] LayerId::4 widthSet size::4
[04/13 15:25:57     54s] LayerId::5 widthSet size::4
[04/13 15:25:57     54s] LayerId::6 widthSet size::4
[04/13 15:25:57     54s] LayerId::7 widthSet size::4
[04/13 15:25:57     54s] LayerId::8 widthSet size::4
[04/13 15:25:57     54s] LayerId::9 widthSet size::4
[04/13 15:25:57     54s] LayerId::10 widthSet size::3
[04/13 15:25:57     54s] Updating RC grid for preRoute extraction ...
[04/13 15:25:57     54s] Initializing multi-corner capacitance tables ... 
[04/13 15:25:57     54s] Initializing multi-corner resistance tables ...
[04/13 15:25:58     55s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:58     55s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:25:58     55s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.335302 ; uaWl: 1.000000 ; uaWlH: 0.307536 ; aWlH: 0.000000 ; Pmax: 0.854900 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[04/13 15:25:58     55s] Initializing Timing Graph...
[04/13 15:25:58     55s] Initializing Timing Graph done.
[04/13 15:25:58     55s] End AAE Lib Interpolated Model. (MEM=1799.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:58     55s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree ideal_clock. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[04/13 15:25:58     55s] Library trimming buffers in power domain auto-default and half-corner delay_default:both.late removed 0 of 3 cells
[04/13 15:25:58     55s] Original list had 3 cells:
[04/13 15:25:58     55s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[04/13 15:25:58     55s] Library trimming was not able to trim any cells:
[04/13 15:25:58     55s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[04/13 15:25:58     55s] Accumulated time to calculate placeable region: 0
[04/13 15:25:58     55s] Accumulated time to calculate placeable region: 0
[04/13 15:25:58     55s] Clock tree balancer configuration for clock_tree ideal_clock:
[04/13 15:25:58     55s] Non-default CCOpt properties:
[04/13 15:25:58     55s]   cts_merge_clock_gates: true (default: false)
[04/13 15:25:58     55s]   cts_merge_clock_logic: true (default: false)
[04/13 15:25:58     55s]   route_type (leaf): default_route_type_leaf (default: default)
[04/13 15:25:58     55s]   route_type (trunk): default_route_type_nonleaf (default: default)
[04/13 15:25:58     55s]   route_type (top): default_route_type_nonleaf (default: default)
[04/13 15:25:58     55s]   source_driver: INV_X2/A INV_X2/ZN (default: )
[04/13 15:25:58     55s] For power domain auto-default:
[04/13 15:25:58     55s]   Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[04/13 15:25:58     55s]   Inverters:   
[04/13 15:25:58     55s]   Clock gates: CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[04/13 15:25:58     55s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 3136.000um^2
[04/13 15:25:58     55s] Top Routing info:
[04/13 15:25:58     55s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[04/13 15:25:58     55s]   Unshielded; Mask Constraint: 0; Source: route_type.
[04/13 15:25:58     55s] Trunk Routing info:
[04/13 15:25:58     55s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[04/13 15:25:58     55s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/13 15:25:58     55s] Leaf Routing info:
[04/13 15:25:58     55s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[04/13 15:25:58     55s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/13 15:25:58     55s] For timing_corner delay_default:both, late and power domain auto-default:
[04/13 15:25:58     55s]   Slew time target (leaf):    0.038ns
[04/13 15:25:58     55s]   Slew time target (trunk):   0.038ns
[04/13 15:25:58     55s]   Slew time target (top):     0.039ns (Note: no nets are considered top nets in this clock tree)
[04/13 15:25:58     55s]   Buffer unit delay: 0.040ns
[04/13 15:25:58     55s]   Buffer max distance: 304.000um
[04/13 15:25:58     55s] Fastest wire driving cells and distances:
[04/13 15:25:58     55s]   Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=304.000um, saturatedSlew=0.033ns, speed=3828.715um per ns, cellArea=4.375um^2 per 1000um}
[04/13 15:25:58     55s]   Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=456.000um, saturatedSlew=0.034ns, speed=5533.980um per ns, cellArea=16.917um^2 per 1000um}
[04/13 15:25:58     55s]   Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=456.364um, saturatedSlew=0.034ns, speed=5754.905um per ns, cellArea=15.155um^2 per 1000um}
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] Logic Sizing Table:
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] ----------------------------------------------------------
[04/13 15:25:58     55s] Cell    Instance count    Source    Eligible library cells
[04/13 15:25:58     55s] ----------------------------------------------------------
[04/13 15:25:58     55s]   (empty table)
[04/13 15:25:58     55s] ----------------------------------------------------------
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] Clock tree balancer configuration for skew_group ideal_clock/constraints_default:
[04/13 15:25:58     55s]   Sources:                     pin clk[0]
[04/13 15:25:58     55s]   Total number of sinks:       71
[04/13 15:25:58     55s]   Delay constrained sinks:     71
[04/13 15:25:58     55s]   Non-leaf sinks:              0
[04/13 15:25:58     55s]   Ignore pins:                 0
[04/13 15:25:58     55s]  Timing corner delay_default:both.late:
[04/13 15:25:58     55s]   Skew target:                 0.040ns
[04/13 15:25:58     55s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree ideal_clock: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/13 15:25:58     55s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree ideal_clock: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/13 15:25:58     55s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree ideal_clock: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/13 15:25:58     55s] Primary reporting skew groups are:
[04/13 15:25:58     55s] skew_group ideal_clock/constraints_default with 71 clock sinks
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] Clock DAG stats initial state:
[04/13 15:25:58     55s]   cell counts      : b=0, i=0, icg=3, nicg=0, l=0, total=3
[04/13 15:25:58     55s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=11.970um^2, nicg=0.000um^2, l=0.000um^2, total=11.970um^2
[04/13 15:25:58     55s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=109.360um, total=109.360um
[04/13 15:25:58     55s] Clock DAG library cell distribution initial state {count}:
[04/13 15:25:58     55s]    ICGs: CLKGATETST_X1: 3 
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] Distribution of half-perimeter wire length by ICG depth:
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] ------------------------------------------------------------------------
[04/13 15:25:58     55s] Min ICG    Max ICG    Count    HPWL
[04/13 15:25:58     55s] Depth      Depth               (um)
[04/13 15:25:58     55s] ------------------------------------------------------------------------
[04/13 15:25:58     55s]    0          0         3      [min=8, max=53, avg=36, sd=24, total=109]
[04/13 15:25:58     55s]    0          1         1      [min=47, max=47, avg=47, sd=0, total=47]
[04/13 15:25:58     55s] ------------------------------------------------------------------------
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[04/13 15:25:58     55s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] Layer information for route type default_route_type_leaf:
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] ----------------------------------------------------------------------
[04/13 15:25:58     55s] Layer      Preferred    Route    Res.          Cap.          RC
[04/13 15:25:58     55s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/13 15:25:58     55s] ----------------------------------------------------------------------
[04/13 15:25:58     55s] metal1     N            H          5.429         0.115         0.623
[04/13 15:25:58     55s] metal2     N            V          3.571         0.118         0.421
[04/13 15:25:58     55s] metal3     Y            H          3.571         0.126         0.451
[04/13 15:25:58     55s] metal4     Y            V          1.500         0.145         0.217
[04/13 15:25:58     55s] metal5     N            H          1.500         0.122         0.183
[04/13 15:25:58     55s] metal6     N            V          1.500         0.121         0.182
[04/13 15:25:58     55s] metal7     N            H          0.188         0.155         0.029
[04/13 15:25:58     55s] metal8     N            V          0.188         0.123         0.023
[04/13 15:25:58     55s] metal9     N            H          0.038         0.152         0.006
[04/13 15:25:58     55s] metal10    N            V          0.038         0.119         0.004
[04/13 15:25:58     55s] ----------------------------------------------------------------------
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[04/13 15:25:58     55s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] Layer information for route type default_route_type_nonleaf:
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] ----------------------------------------------------------------------
[04/13 15:25:58     55s] Layer      Preferred    Route    Res.          Cap.          RC
[04/13 15:25:58     55s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/13 15:25:58     55s] ----------------------------------------------------------------------
[04/13 15:25:58     55s] metal1     N            H          5.429         0.162         0.878
[04/13 15:25:58     55s] metal2     N            V          3.571         0.144         0.515
[04/13 15:25:58     55s] metal3     Y            H          3.571         0.168         0.601
[04/13 15:25:58     55s] metal4     Y            V          1.500         0.183         0.275
[04/13 15:25:58     55s] metal5     N            H          1.500         0.168         0.253
[04/13 15:25:58     55s] metal6     N            V          1.500         0.168         0.252
[04/13 15:25:58     55s] metal7     N            H          0.188         0.189         0.035
[04/13 15:25:58     55s] metal8     N            V          0.188         0.165         0.031
[04/13 15:25:58     55s] metal9     N            H          0.038         0.198         0.007
[04/13 15:25:58     55s] metal10    N            V          0.038         0.174         0.007
[04/13 15:25:58     55s] ----------------------------------------------------------------------
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[04/13 15:25:58     55s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] Layer information for route type default_route_type_nonleaf:
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] ----------------------------------------------------------------------
[04/13 15:25:58     55s] Layer      Preferred    Route    Res.          Cap.          RC
[04/13 15:25:58     55s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/13 15:25:58     55s] ----------------------------------------------------------------------
[04/13 15:25:58     55s] metal1     N            H          5.429         0.115         0.623
[04/13 15:25:58     55s] metal2     N            V          3.571         0.118         0.421
[04/13 15:25:58     55s] metal3     Y            H          3.571         0.126         0.451
[04/13 15:25:58     55s] metal4     Y            V          1.500         0.145         0.217
[04/13 15:25:58     55s] metal5     N            H          1.500         0.122         0.183
[04/13 15:25:58     55s] metal6     N            V          1.500         0.121         0.182
[04/13 15:25:58     55s] metal7     N            H          0.188         0.155         0.029
[04/13 15:25:58     55s] metal8     N            V          0.188         0.123         0.023
[04/13 15:25:58     55s] metal9     N            H          0.038         0.152         0.006
[04/13 15:25:58     55s] metal10    N            V          0.038         0.119         0.004
[04/13 15:25:58     55s] ----------------------------------------------------------------------
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] Via selection for estimated routes (rule default):
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] ---------------------------------------------------------------------
[04/13 15:25:58     55s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[04/13 15:25:58     55s] Range                         (Ohm)    (fF)     (fs)     Only
[04/13 15:25:58     55s] ---------------------------------------------------------------------
[04/13 15:25:58     55s] metal1-metal2     via1_8      5.000    0.010    0.049    false
[04/13 15:25:58     55s] metal2-metal3     via2_8      5.000    0.010    0.048    false
[04/13 15:25:58     55s] metal3-metal4     via3_2      5.000    0.008    0.041    false
[04/13 15:25:58     55s] metal4-metal5     via4_0      3.000    0.008    0.024    false
[04/13 15:25:58     55s] metal5-metal6     via5_0      3.000    0.007    0.021    false
[04/13 15:25:58     55s] metal6-metal7     via6_0      3.000    0.017    0.051    false
[04/13 15:25:58     55s] metal7-metal8     via7_0      1.000    0.023    0.023    false
[04/13 15:25:58     55s] metal8-metal9     via8_0      1.000    0.035    0.035    false
[04/13 15:25:58     55s] metal9-metal10    via9_0      0.500    0.041    0.020    false
[04/13 15:25:58     55s] ---------------------------------------------------------------------
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] No ideal or dont_touch nets found in the clock tree
[04/13 15:25:58     55s] No dont_touch hnets found in the clock tree
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] Filtering reasons for cell type: buffer
[04/13 15:25:58     55s] =======================================
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] -------------------------------------------------------------------------------------------------------------
[04/13 15:25:58     55s] Clock trees    Power domain    Reason                         Library cells
[04/13 15:25:58     55s] -------------------------------------------------------------------------------------------------------------
[04/13 15:25:58     55s] all            auto-default    Unbalanced rise/fall delays    { BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X4 BUF_X8 }
[04/13 15:25:58     55s] -------------------------------------------------------------------------------------------------------------
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] Filtering reasons for cell type: inverter
[04/13 15:25:58     55s] =========================================
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] -------------------------------------------------------------------------------------------------------------
[04/13 15:25:58     55s] Clock trees    Power domain    Reason                         Library cells
[04/13 15:25:58     55s] -------------------------------------------------------------------------------------------------------------
[04/13 15:25:58     55s] all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[04/13 15:25:58     55s] -------------------------------------------------------------------------------------------------------------
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/13 15:25:58     55s] CCOpt configuration status: all checks passed.
[04/13 15:25:58     55s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[04/13 15:25:58     55s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[04/13 15:25:58     55s]   No exclusion drivers are needed.
[04/13 15:25:58     55s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[04/13 15:25:58     55s] Antenna diode management...
[04/13 15:25:58     55s]   Found 0 antenna diodes in the clock trees.
[04/13 15:25:58     55s]   
[04/13 15:25:58     55s] Antenna diode management done.
[04/13 15:25:58     55s] Adding driver cells for primary IOs...
[04/13 15:25:58     55s]   
[04/13 15:25:58     55s]   ----------------------------------------------------------------------------------------------
[04/13 15:25:58     55s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[04/13 15:25:58     55s]   ----------------------------------------------------------------------------------------------
[04/13 15:25:58     55s]     (empty table)
[04/13 15:25:58     55s]   ----------------------------------------------------------------------------------------------
[04/13 15:25:58     55s]   
[04/13 15:25:58     55s]   
[04/13 15:25:58     55s] Adding driver cells for primary IOs done.
[04/13 15:25:58     55s] Adding driver cell for primary IO roots...
[04/13 15:25:58     55s] Adding driver cell for primary IO roots done.
[04/13 15:25:58     55s] Maximizing clock DAG abstraction...
[04/13 15:25:58     55s] Maximizing clock DAG abstraction done.
[04/13 15:25:58     55s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.0 real=0:00:01.0)
[04/13 15:25:58     55s] Synthesizing clock trees...
[04/13 15:25:58     55s]   Preparing To Balance...
[04/13 15:25:58     55s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1850.6M
[04/13 15:25:58     55s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.006, MEM:1850.6M
[04/13 15:25:58     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:1850.6M
[04/13 15:25:58     55s] z: 2, totalTracks: 1
[04/13 15:25:58     55s] z: 4, totalTracks: 1
[04/13 15:25:58     55s] z: 6, totalTracks: 1
[04/13 15:25:58     55s] z: 8, totalTracks: 1
[04/13 15:25:58     55s] #spOpts: N=45 mergeVia=F 
[04/13 15:25:58     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1850.6M
[04/13 15:25:58     55s] OPERPROF:     Starting CMU at level 3, MEM:1850.6M
[04/13 15:25:58     55s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1850.6M
[04/13 15:25:58     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1850.6M
[04/13 15:25:58     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1850.6MB).
[04/13 15:25:58     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:1850.6M
[04/13 15:25:58     55s]   Library trimming clock gates in power domain auto-default and half-corner delay_default:both.late removed 0 of 4 cells
[04/13 15:25:58     55s]   Original list had 4 cells:
[04/13 15:25:58     55s]   CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[04/13 15:25:58     55s]   Library trimming was not able to trim any cells:
[04/13 15:25:58     55s]   CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
[04/13 15:25:58     55s]   Merging duplicate siblings in DAG...
[04/13 15:25:58     55s]     Clock DAG stats before merging:
[04/13 15:25:58     55s]       cell counts      : b=0, i=0, icg=3, nicg=0, l=0, total=3
[04/13 15:25:58     55s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=11.970um^2, nicg=0.000um^2, l=0.000um^2, total=11.970um^2
[04/13 15:25:58     55s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=109.360um, total=109.360um
[04/13 15:25:58     55s]     Clock DAG library cell distribution before merging {count}:
[04/13 15:25:58     55s]        ICGs: CLKGATETST_X1: 3 
[04/13 15:25:58     55s]     Resynthesising clock tree into netlist...
[04/13 15:25:58     55s]       Reset timing graph...
[04/13 15:25:58     55s] Ignoring AAE DB Resetting ...
[04/13 15:25:58     55s]       Reset timing graph done.
[04/13 15:25:58     55s]     Resynthesising clock tree into netlist done.
[04/13 15:25:58     55s]     
[04/13 15:25:58     55s]     Clock gate merging summary:
[04/13 15:25:58     55s]     
[04/13 15:25:58     55s]     ----------------------------------------------------------
[04/13 15:25:58     55s]     Description                          Number of occurrences
[04/13 15:25:58     55s]     ----------------------------------------------------------
[04/13 15:25:58     55s]     Total clock gates                              3
[04/13 15:25:58     55s]     Globally unique enables                        3
[04/13 15:25:58     55s]     Potentially mergeable clock gates              0
[04/13 15:25:58     55s]     Actually merged clock gates                    0
[04/13 15:25:58     55s]     ----------------------------------------------------------
[04/13 15:25:58     55s]     
[04/13 15:25:58     55s]     --------------------------------------------
[04/13 15:25:58     55s]     Cannot merge reason    Number of occurrences
[04/13 15:25:58     55s]     --------------------------------------------
[04/13 15:25:58     55s]     GloballyUnique                   3
[04/13 15:25:58     55s]     --------------------------------------------
[04/13 15:25:58     55s]     
[04/13 15:25:58     55s]     Disconnecting clock tree from netlist...
[04/13 15:25:58     55s]     Disconnecting clock tree from netlist done.
[04/13 15:25:58     55s]   Merging duplicate siblings in DAG done.
[04/13 15:25:58     55s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:25:58     55s]   CCOpt::Phase::Construction...
[04/13 15:25:58     55s]   Stage::Clustering...
[04/13 15:25:58     55s]   Clustering...
[04/13 15:25:58     55s]     Initialize for clustering...
[04/13 15:25:58     55s]     Clock DAG stats before clustering:
[04/13 15:25:58     55s]       cell counts      : b=0, i=0, icg=3, nicg=0, l=0, total=3
[04/13 15:25:58     55s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=23.142um^2, nicg=0.000um^2, l=0.000um^2, total=23.142um^2
[04/13 15:25:58     55s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=109.360um, total=109.360um
[04/13 15:25:58     55s]     Clock DAG library cell distribution before clustering {count}:
[04/13 15:25:58     55s]        ICGs: CLKGATETST_X8: 3 
[04/13 15:25:58     55s]     Computing max distances from locked parents...
[04/13 15:25:58     55s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[04/13 15:25:58     55s]     Computing max distances from locked parents done.
[04/13 15:25:58     55s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:58     55s]     Bottom-up phase...
[04/13 15:25:58     55s]     Clustering clock_tree ideal_clock...
[04/13 15:25:58     55s]         Initializing Timing Graph...
[04/13 15:25:58     55s]         Initializing Timing Graph done.
[04/13 15:25:58     55s] End AAE Lib Interpolated Model. (MEM=1841.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:58     55s]         Accumulated time to calculate placeable region: 0
[04/13 15:25:58     55s]         Accumulated time to calculate placeable region: 0
[04/13 15:25:58     55s]         Accumulated time to calculate placeable region: 0
[04/13 15:25:58     55s]     Clustering clock_tree ideal_clock done.
[04/13 15:25:58     55s]     Clock DAG stats after bottom-up phase:
[04/13 15:25:58     55s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:58     55s]       cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
[04/13 15:25:58     55s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=111.180um, total=111.180um
[04/13 15:25:58     55s]     Clock DAG library cell distribution after bottom-up phase {count}:
[04/13 15:25:58     55s]        Bufs: CLKBUF_X3: 1 
[04/13 15:25:58     55s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:58     55s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:25:58     55s]     Legalizing clock trees...
[04/13 15:25:58     55s]     Resynthesising clock tree into netlist...
[04/13 15:25:58     55s]       Reset timing graph...
[04/13 15:25:58     55s] Ignoring AAE DB Resetting ...
[04/13 15:25:58     55s]       Reset timing graph done.
[04/13 15:25:58     55s]     Resynthesising clock tree into netlist done.
[04/13 15:25:58     55s]     Commiting net attributes....
[04/13 15:25:58     55s]     Commiting net attributes. done.
[04/13 15:25:58     55s]     Leaving CCOpt scope - ClockRefiner...
[04/13 15:25:58     55s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1841.1M
[04/13 15:25:58     55s]     Assigned high priority to 75 instances.
[04/13 15:25:58     55s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[04/13 15:25:58     55s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[04/13 15:25:58     55s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1841.1M
[04/13 15:25:58     55s] z: 2, totalTracks: 1
[04/13 15:25:58     55s] z: 4, totalTracks: 1
[04/13 15:25:58     55s] z: 6, totalTracks: 1
[04/13 15:25:58     55s] z: 8, totalTracks: 1
[04/13 15:25:58     55s] #spOpts: N=45 mergeVia=F 
[04/13 15:25:58     55s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF:       Starting CMU at level 4, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.004, MEM:1841.1M
[04/13 15:25:58     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1841.1MB).
[04/13 15:25:58     55s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.007, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.007, MEM:1841.1M
[04/13 15:25:58     55s] TDRefine: refinePlace mode spiral search
[04/13 15:25:58     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.60910.7
[04/13 15:25:58     55s] OPERPROF: Starting RefinePlace at level 1, MEM:1841.1M
[04/13 15:25:58     55s] *** Starting refinePlace (0:00:55.5 mem=1841.1M) ***
[04/13 15:25:58     55s] Total net bbox length = 1.865e+04 (1.057e+04 8.079e+03) (ext = 4.767e+03)
[04/13 15:25:58     55s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:58     55s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1841.1M
[04/13 15:25:58     55s] Starting refinePlace ...
[04/13 15:25:58     55s] One DDP V2 for no tweak run.
[04/13 15:25:58     55s]   Spread Effort: high, standalone mode, useDDP on.
[04/13 15:25:58     55s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1841.1MB) @(0:00:55.5 - 0:00:55.5).
[04/13 15:25:58     55s] Move report: preRPlace moves 3 insts, mean move: 1.87 um, max move: 2.80 um
[04/13 15:25:58     55s] 	Max move on inst (v/fn_reg/clk_gate_q_reg/latch): (39.33, 64.12) --> (39.33, 66.92)
[04/13 15:25:58     55s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKGATETST_X2
[04/13 15:25:58     55s] wireLenOptFixPriorityInst 71 inst fixed
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/13 15:25:58     55s] Move report: legalization moves 25 insts, mean move: 1.66 um, max move: 4.89 um
[04/13 15:25:58     55s] 	Max move on inst (v/alu/U45): (45.03, 64.12) --> (47.12, 66.92)
[04/13 15:25:58     55s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1841.1MB) @(0:00:55.5 - 0:00:55.5).
[04/13 15:25:58     55s] Move report: Detail placement moves 28 insts, mean move: 1.68 um, max move: 4.89 um
[04/13 15:25:58     55s] 	Max move on inst (v/alu/U45): (45.03, 64.12) --> (47.12, 66.92)
[04/13 15:25:58     55s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1841.1MB
[04/13 15:25:58     55s] Statistics of distance of Instance movement in refine placement:
[04/13 15:25:58     55s]   maximum (X+Y) =         4.89 um
[04/13 15:25:58     55s]   inst (v/alu/U45) with max move: (45.03, 64.12) -> (47.12, 66.92)
[04/13 15:25:58     55s]   mean    (X+Y) =         1.68 um
[04/13 15:25:58     55s] Summary Report:
[04/13 15:25:58     55s] Instances move: 28 (out of 1506 movable)
[04/13 15:25:58     55s] Instances flipped: 0
[04/13 15:25:58     55s] Mean displacement: 1.68 um
[04/13 15:25:58     55s] Max displacement: 4.89 um (Instance: v/alu/U45) (45.03, 64.12) -> (47.12, 66.92)
[04/13 15:25:58     55s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[04/13 15:25:58     55s] Total instances moved : 28
[04/13 15:25:58     55s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.039, MEM:1841.1M
[04/13 15:25:58     55s] Total net bbox length = 1.868e+04 (1.057e+04 8.110e+03) (ext = 4.776e+03)
[04/13 15:25:58     55s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1841.1MB
[04/13 15:25:58     55s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1841.1MB) @(0:00:55.5 - 0:00:55.5).
[04/13 15:25:58     55s] *** Finished refinePlace (0:00:55.5 mem=1841.1M) ***
[04/13 15:25:58     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.60910.7
[04/13 15:25:58     55s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.045, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1841.1M
[04/13 15:25:58     55s]     ClockRefiner summary
[04/13 15:25:58     55s]     All clock instances: Moved 9, flipped 4 and cell swapped 0 (out of a total of 75).
[04/13 15:25:58     55s]     The largest move was 3.61 um for v/fn_reg/q_reg_0_.
[04/13 15:25:58     55s]     Non-sink clock instances: Moved 3, flipped 2 and cell swapped 0 (out of a total of 4).
[04/13 15:25:58     55s]     The largest move was 2.8 um for v/fn_reg/clk_gate_q_reg/latch.
[04/13 15:25:58     55s]     Clock sinks: Moved 6, flipped 2 and cell swapped 0 (out of a total of 71).
[04/13 15:25:58     55s]     The largest move was 3.61 um for v/fn_reg/q_reg_0_.
[04/13 15:25:58     55s]     Revert refine place priority changes on 0 instances.
[04/13 15:25:58     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:1841.1M
[04/13 15:25:58     55s] z: 2, totalTracks: 1
[04/13 15:25:58     55s] z: 4, totalTracks: 1
[04/13 15:25:58     55s] z: 6, totalTracks: 1
[04/13 15:25:58     55s] z: 8, totalTracks: 1
[04/13 15:25:58     55s] #spOpts: N=45 mergeVia=F 
[04/13 15:25:58     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF:     Starting CMU at level 3, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1841.1M
[04/13 15:25:58     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1841.1MB).
[04/13 15:25:58     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.007, MEM:1841.1M
[04/13 15:25:58     55s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:25:58     55s]     Disconnecting clock tree from netlist...
[04/13 15:25:58     55s]     Disconnecting clock tree from netlist done.
[04/13 15:25:58     55s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:1841.1M
[04/13 15:25:58     55s] z: 2, totalTracks: 1
[04/13 15:25:58     55s] z: 4, totalTracks: 1
[04/13 15:25:58     55s] z: 6, totalTracks: 1
[04/13 15:25:58     55s] z: 8, totalTracks: 1
[04/13 15:25:58     55s] #spOpts: N=45 mergeVia=F 
[04/13 15:25:58     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF:     Starting CMU at level 3, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1841.1M
[04/13 15:25:58     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1841.1MB).
[04/13 15:25:58     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1841.1M
[04/13 15:25:58     55s]     Clock tree timing engine global stage delay update for delay_default:both.late...
[04/13 15:25:58     55s]     Initializing Timing Graph...
[04/13 15:25:58     55s]     Initializing Timing Graph done.
[04/13 15:25:58     55s] End AAE Lib Interpolated Model. (MEM=1841.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:58     55s]     Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:58     55s]     
[04/13 15:25:58     55s]     Clock tree legalization - Histogram:
[04/13 15:25:58     55s]     ====================================
[04/13 15:25:58     55s]     
[04/13 15:25:58     55s]     --------------------------------
[04/13 15:25:58     55s]     Movement (um)    Number of cells
[04/13 15:25:58     55s]     --------------------------------
[04/13 15:25:58     55s]     [1.4,1.54)              2
[04/13 15:25:58     55s]     [1.54,1.68)             0
[04/13 15:25:58     55s]     [1.68,1.82)             0
[04/13 15:25:58     55s]     [1.82,1.96)             0
[04/13 15:25:58     55s]     [1.96,2.1)              0
[04/13 15:25:58     55s]     [2.1,2.24)              0
[04/13 15:25:58     55s]     [2.24,2.38)             0
[04/13 15:25:58     55s]     [2.38,2.52)             0
[04/13 15:25:58     55s]     [2.52,2.66)             0
[04/13 15:25:58     55s]     [2.66,2.8)              1
[04/13 15:25:58     55s]     --------------------------------
[04/13 15:25:58     55s]     
[04/13 15:25:58     55s]     
[04/13 15:25:58     55s]     Clock tree legalization - Top 10 Movements:
[04/13 15:25:58     55s]     ===========================================
[04/13 15:25:58     55s]     
[04/13 15:25:58     55s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/13 15:25:58     55s]     Movement (um)    Desired            Achieved           Node
[04/13 15:25:58     55s]                      location           location           
[04/13 15:25:58     55s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/13 15:25:58     55s]          2.8         (39.330,64.120)    (39.330,66.920)    cell v/fn_reg/clk_gate_q_reg/latch (a lib_cell CLKGATETST_X2) at (39.330,66.920), in power domain auto-default
[04/13 15:25:58     55s]          1.4         (37.430,62.720)    (37.430,61.320)    CTS_ccl_a_buf_00003 (a lib_cell CLKBUF_X3) at (37.430,61.320), in power domain auto-default
[04/13 15:25:58     55s]          1.4         (41.800,62.720)    (41.800,61.320)    cell v/in0_reg/clk_gate_q_reg/latch (a lib_cell CLKGATETST_X8) at (41.800,61.320), in power domain auto-default
[04/13 15:25:58     55s]          0           (37.770,61.690)    (37.770,61.690)    CTS_ccl_a_buf_00003 (a lib_cell CLKBUF_X3) at (37.430,61.320), in power domain auto-default
[04/13 15:25:58     55s]          0           (41.850,67.070)    (41.850,67.070)    cell v/fn_reg/clk_gate_q_reg/latch (a lib_cell CLKGATETST_X2) at (39.330,66.920), in power domain auto-default
[04/13 15:25:58     55s]          0           (42.670,61.883)    (42.670,61.883)    cell v/in0_reg/clk_gate_q_reg/latch (a lib_cell CLKGATETST_X8) at (41.800,61.320), in power domain auto-default
[04/13 15:25:58     55s]          0           (43.780,64.683)    (43.780,64.683)    cell v/in1_reg/clk_gate_q_reg/latch (a lib_cell CLKGATETST_X8) at (39.140,64.120), in power domain auto-default
[04/13 15:25:58     55s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/13 15:25:58     55s]     
[04/13 15:25:58     55s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:25:58     55s]     Clock DAG stats after 'Clustering':
[04/13 15:25:58     55s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:58     55s]       cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
[04/13 15:25:58     55s]       cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
[04/13 15:25:58     55s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:58     55s]       wire capacitance : top=0.000fF, trunk=4.091fF, leaf=21.661fF, total=25.752fF
[04/13 15:25:58     55s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
[04/13 15:25:58     55s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:58     55s]     Clock DAG net violations after 'Clustering': none
[04/13 15:25:58     55s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[04/13 15:25:58     55s]       Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:58     55s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:58     55s]     Clock DAG library cell distribution after 'Clustering' {count}:
[04/13 15:25:58     55s]        Bufs: CLKBUF_X3: 1 
[04/13 15:25:58     55s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:58     55s]     Primary reporting skew groups after 'Clustering':
[04/13 15:25:58     55s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.049, avg=0.047, sd=0.002], skew [0.010 vs 0.040], 100% {0.039, 0.049} (wid=0.006 ws=0.003) (gid=0.043 gs=0.008)
[04/13 15:25:58     55s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:58     55s]           max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:25:58     55s]     Skew group summary after 'Clustering':
[04/13 15:25:58     55s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.049, avg=0.047, sd=0.002], skew [0.010 vs 0.040], 100% {0.039, 0.049} (wid=0.006 ws=0.003) (gid=0.043 gs=0.008)
[04/13 15:25:58     55s]     Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:58     55s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/13 15:25:58     55s]   
[04/13 15:25:58     55s]   Post-Clustering Statistics Report
[04/13 15:25:58     55s]   =================================
[04/13 15:25:58     55s]   
[04/13 15:25:58     55s]   Fanout Statistics:
[04/13 15:25:58     55s]   
[04/13 15:25:58     55s]   ---------------------------------------------------------------------------------
[04/13 15:25:58     55s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[04/13 15:25:58     55s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[04/13 15:25:58     55s]   ---------------------------------------------------------------------------------
[04/13 15:25:58     55s]   Trunk         2       2.500      1          4        2.121      {1 <= 1, 1 <= 4}
[04/13 15:25:58     55s]   Leaf          4      17.750      1         32       16.581      {2 <= 7, 2 <= 35}
[04/13 15:25:58     55s]   ---------------------------------------------------------------------------------
[04/13 15:25:58     55s]   
[04/13 15:25:58     55s]   Clustering Failure Statistics:
[04/13 15:25:58     55s]   
[04/13 15:25:58     55s]   --------------------------------
[04/13 15:25:58     55s]   Net Type    Clusters    Clusters
[04/13 15:25:58     55s]               Tried       Failed
[04/13 15:25:58     55s]   --------------------------------
[04/13 15:25:58     55s]   Leaf           1           0
[04/13 15:25:58     55s]   --------------------------------
[04/13 15:25:58     55s]   
[04/13 15:25:58     55s]   Clustering Partition Statistics:
[04/13 15:25:58     55s]   
[04/13 15:25:58     55s]   -----------------------------------------------------------------------------------
[04/13 15:25:58     55s]   Net Type    Case B      Case C      Partition    Mean     Min     Max     Std. Dev.
[04/13 15:25:58     55s]               Fraction    Fraction    Count        Size     Size    Size    Size
[04/13 15:25:58     55s]   -----------------------------------------------------------------------------------
[04/13 15:25:58     55s]   Leaf         1.000       0.000          1        1.000     1       1        0.000
[04/13 15:25:58     55s]   -----------------------------------------------------------------------------------
[04/13 15:25:58     55s]   
[04/13 15:25:58     55s]   
[04/13 15:25:58     55s]   Looking for fanout violations...
[04/13 15:25:58     55s]   Looking for fanout violations done.
[04/13 15:25:58     55s]   CongRepair After Initial Clustering...
[04/13 15:25:58     55s]   Reset timing graph...
[04/13 15:25:58     55s] Ignoring AAE DB Resetting ...
[04/13 15:25:58     55s]   Reset timing graph done.
[04/13 15:25:58     55s]   Leaving CCOpt scope - Early Global Route...
[04/13 15:25:58     55s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1841.1M
[04/13 15:25:58     55s] All LLGs are deleted
[04/13 15:25:58     55s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1841.1M
[04/13 15:25:58     55s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.004, MEM:1841.1M
[04/13 15:25:58     55s]   Clock implementation routing...
[04/13 15:25:58     55s] Net route status summary:
[04/13 15:25:58     55s]   Clock:         5 (unrouted=5, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/13 15:25:58     55s]   Non-clock:  1683 (unrouted=43, trialRouted=1640, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=39, (crossesIlmBoundary AND tooFewTerms=0)])
[04/13 15:25:58     55s]     Routing using eGR only...
[04/13 15:25:58     55s]       Early Global Route - eGR only step...
[04/13 15:25:58     55s] (ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
[04/13 15:25:58     55s] (ccopt eGR): Start to route 5 all nets
[04/13 15:25:58     55s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Import and model ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Create place DB ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Import place data ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Read instances and placement ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Read nets ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Create route DB ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       == Non-default Options ==
[04/13 15:25:58     55s] (I)       Clean congestion better                            : true
[04/13 15:25:58     55s] (I)       Estimate vias on DPT layer                         : true
[04/13 15:25:58     55s] (I)       Clean congestion layer assignment rounds           : 3
[04/13 15:25:58     55s] (I)       Layer constraints as soft constraints              : true
[04/13 15:25:58     55s] (I)       Soft top layer                                     : true
[04/13 15:25:58     55s] (I)       Skip prospective layer relax nets                  : true
[04/13 15:25:58     55s] (I)       Better NDR handling                                : true
[04/13 15:25:58     55s] (I)       Improved NDR modeling in LA                        : true
[04/13 15:25:58     55s] (I)       Routing cost fix for NDR handling                  : true
[04/13 15:25:58     55s] (I)       Update initial WL after Phase 1a                   : true
[04/13 15:25:58     55s] (I)       Block tracks for preroutes                         : true
[04/13 15:25:58     55s] (I)       Assign IRoute by net group key                     : true
[04/13 15:25:58     55s] (I)       Block unroutable channels                          : true
[04/13 15:25:58     55s] (I)       Block unroutable channel fix                       : true
[04/13 15:25:58     55s] (I)       Block unroutable channels 3D                       : true
[04/13 15:25:58     55s] (I)       Bound layer relaxed segment wl                     : true
[04/13 15:25:58     55s] (I)       Bound layer relaxed segment wl fix                 : true
[04/13 15:25:58     55s] (I)       Blocked pin reach length threshold                 : 2
[04/13 15:25:58     55s] (I)       Check blockage within NDR space in TA              : true
[04/13 15:25:58     55s] (I)       Skip must join for term with via pillar            : true
[04/13 15:25:58     55s] (I)       Model find APA for IO pin                          : true
[04/13 15:25:58     55s] (I)       On pin location for off pin term                   : true
[04/13 15:25:58     55s] (I)       Handle EOL spacing                                 : true
[04/13 15:25:58     55s] (I)       Merge PG vias by gap                               : true
[04/13 15:25:58     55s] (I)       Maximum routing layer                              : 7
[04/13 15:25:58     55s] (I)       Route selected nets only                           : true
[04/13 15:25:58     55s] (I)       Refine MST                                         : true
[04/13 15:25:58     55s] (I)       Honor PRL                                          : true
[04/13 15:25:58     55s] (I)       Strong congestion aware                            : true
[04/13 15:25:58     55s] (I)       Improved initial location for IRoutes              : true
[04/13 15:25:58     55s] (I)       Multi panel TA                                     : true
[04/13 15:25:58     55s] (I)       Penalize wire overlap                              : true
[04/13 15:25:58     55s] (I)       Expand small instance blockage                     : true
[04/13 15:25:58     55s] (I)       Reduce via in TA                                   : true
[04/13 15:25:58     55s] (I)       SS-aware routing                                   : true
[04/13 15:25:58     55s] (I)       Improve tree edge sharing                          : true
[04/13 15:25:58     55s] (I)       Improve 2D via estimation                          : true
[04/13 15:25:58     55s] (I)       Refine Steiner tree                                : true
[04/13 15:25:58     55s] (I)       Build spine tree                                   : true
[04/13 15:25:58     55s] (I)       Model pass through capacity                        : true
[04/13 15:25:58     55s] (I)       Extend blockages by a half GCell                   : true
[04/13 15:25:58     55s] (I)       Consider pin shapes                                : true
[04/13 15:25:58     55s] (I)       Consider pin shapes for all nodes                  : true
[04/13 15:25:58     55s] (I)       Consider NR APA                                    : true
[04/13 15:25:58     55s] (I)       Consider IO pin shape                              : true
[04/13 15:25:58     55s] (I)       Fix pin connection bug                             : true
[04/13 15:25:58     55s] (I)       Consider layer RC for local wires                  : true
[04/13 15:25:58     55s] (I)       LA-aware pin escape length                         : 2
[04/13 15:25:58     55s] (I)       Connect multiple ports                             : true
[04/13 15:25:58     55s] (I)       Split for must join                                : true
[04/13 15:25:58     55s] (I)       Number of threads                                  : 1
[04/13 15:25:58     55s] (I)       Routing effort level                               : 10000
[04/13 15:25:58     55s] (I)       Special modeling for N7                            : 0
[04/13 15:25:58     55s] (I)       Special modeling for N6                            : 0
[04/13 15:25:58     55s] (I)       Special modeling for N3 v9                         : 0
[04/13 15:25:58     55s] (I)       Special modeling for N5 v6                         : 0
[04/13 15:25:58     55s] (I)       Special modeling for N5PPv2                        : 0
[04/13 15:25:58     55s] (I)       Special settings for S3                            : 0
[04/13 15:25:58     55s] (I)       Special settings for S4                            : 0
[04/13 15:25:58     55s] (I)       Special settings for S5 v2                         : 0
[04/13 15:25:58     55s] (I)       Special settings for S7                            : 0
[04/13 15:25:58     55s] (I)       Special settings for S8                            : 0
[04/13 15:25:58     55s] (I)       Prefer layer length threshold                      : 8
[04/13 15:25:58     55s] (I)       Overflow penalty cost                              : 10
[04/13 15:25:58     55s] (I)       A-star cost                                        : 0.300000
[04/13 15:25:58     55s] (I)       Misalignment cost                                  : 10.000000
[04/13 15:25:58     55s] (I)       Threshold for short IRoute                         : 6
[04/13 15:25:58     55s] (I)       Via cost during post routing                       : 1.000000
[04/13 15:25:58     55s] (I)       Layer congestion ratios                            : { { 1.0 } }
[04/13 15:25:58     55s] (I)       Source-to-sink ratio                               : 0.300000
[04/13 15:25:58     55s] (I)       Scenic ratio bound                                 : 3.000000
[04/13 15:25:58     55s] (I)       Segment layer relax scenic ratio                   : 1.250000
[04/13 15:25:58     55s] (I)       Source-sink aware LA ratio                         : 0.500000
[04/13 15:25:58     55s] (I)       PG-aware similar topology routing                  : true
[04/13 15:25:58     55s] (I)       Maze routing via cost fix                          : true
[04/13 15:25:58     55s] (I)       Apply PRL on PG terms                              : true
[04/13 15:25:58     55s] (I)       Apply PRL on obs objects                           : true
[04/13 15:25:58     55s] (I)       Handle range-type spacing rules                    : true
[04/13 15:25:58     55s] (I)       PG gap threshold multiplier                        : 10.000000
[04/13 15:25:58     55s] (I)       Parallel spacing query fix                         : true
[04/13 15:25:58     55s] (I)       Force source to root IR                            : true
[04/13 15:25:58     55s] (I)       Layer Weights                                      : L2:4 L3:2.5
[04/13 15:25:58     55s] (I)       Do not relax to DPT layer                          : true
[04/13 15:25:58     55s] (I)       No DPT in post routing                             : true
[04/13 15:25:58     55s] (I)       Modeling PG via merging fix                        : true
[04/13 15:25:58     55s] (I)       Shield aware TA                                    : true
[04/13 15:25:58     55s] (I)       Strong shield aware TA                             : true
[04/13 15:25:58     55s] (I)       Overflow calculation fix in LA                     : true
[04/13 15:25:58     55s] (I)       Post routing fix                                   : true
[04/13 15:25:58     55s] (I)       Strong post routing                                : true
[04/13 15:25:58     55s] (I)       NDR via pillar fix                                 : true
[04/13 15:25:58     55s] (I)       Violation on path threshold                        : 1
[04/13 15:25:58     55s] (I)       Pass through capacity modeling                     : true
[04/13 15:25:58     55s] (I)       Select the non-relaxed segments in post routing stage : true
[04/13 15:25:58     55s] (I)       Select term pin box for io pin                     : true
[04/13 15:25:58     55s] (I)       Penalize NDR sharing                               : true
[04/13 15:25:58     55s] (I)       Keep fixed segments                                : true
[04/13 15:25:58     55s] (I)       Reorder net groups by key                          : true
[04/13 15:25:58     55s] (I)       Increase net scenic ratio                          : true
[04/13 15:25:58     55s] (I)       Method to set GCell size                           : row
[04/13 15:25:58     55s] (I)       Avoid high resistance layers                       : true
[04/13 15:25:58     55s] (I)       Connect multiple ports and must join fix           : true
[04/13 15:25:58     55s] (I)       Fix unreachable term connection                    : true
[04/13 15:25:58     55s] (I)       Model find APA for IO pin fix                      : true
[04/13 15:25:58     55s] (I)       Avoid connecting non-metal layers                  : true
[04/13 15:25:58     55s] (I)       Use track pitch for NDR                            : true
[04/13 15:25:58     55s] (I)       Counted 1192 PG shapes. We will not process PG shapes layer by layer.
[04/13 15:25:58     55s] (I)       Started Import route data (1T) ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Use row-based GCell size
[04/13 15:25:58     55s] (I)       Use row-based GCell align
[04/13 15:25:58     55s] (I)       GCell unit size   : 2800
[04/13 15:25:58     55s] (I)       GCell multiplier  : 1
[04/13 15:25:58     55s] (I)       GCell row height  : 2800
[04/13 15:25:58     55s] (I)       Actual row height : 2800
[04/13 15:25:58     55s] (I)       GCell align ref   : 74860 75040
[04/13 15:25:58     55s] [NR-eGR] Track table information for default rule: 
[04/13 15:25:58     55s] [NR-eGR] metal1 has no routable track
[04/13 15:25:58     55s] [NR-eGR] metal2 has single uniform track structure
[04/13 15:25:58     55s] [NR-eGR] metal3 has single uniform track structure
[04/13 15:25:58     55s] [NR-eGR] metal4 has single uniform track structure
[04/13 15:25:58     55s] [NR-eGR] metal5 has single uniform track structure
[04/13 15:25:58     55s] [NR-eGR] metal6 has single uniform track structure
[04/13 15:25:58     55s] [NR-eGR] metal7 has single uniform track structure
[04/13 15:25:58     55s] (I)       ===========================================================================
[04/13 15:25:58     55s] (I)       == Report All Rule Vias ==
[04/13 15:25:58     55s] (I)       ===========================================================================
[04/13 15:25:58     55s] (I)        Via Rule : (Default)
[04/13 15:25:58     55s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/13 15:25:58     55s] (I)       ---------------------------------------------------------------------------
[04/13 15:25:58     55s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/13 15:25:58     55s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/13 15:25:58     55s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/13 15:25:58     55s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/13 15:25:58     55s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/13 15:25:58     55s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/13 15:25:58     55s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/13 15:25:58     55s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/13 15:25:58     55s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/13 15:25:58     55s] (I)       ===========================================================================
[04/13 15:25:58     55s] (I)       Started Read blockages ( Layer 2-7 ) ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Read routing blockages ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Read instance blockages ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Read PG blockages ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Read 8995 PG shapes
[04/13 15:25:58     55s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Read boundary cut boxes ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] [NR-eGR] #Routing Blockages  : 0
[04/13 15:25:58     55s] [NR-eGR] #Instance Blockages : 0
[04/13 15:25:58     55s] [NR-eGR] #PG Blockages       : 8995
[04/13 15:25:58     55s] [NR-eGR] #Halo Blockages     : 0
[04/13 15:25:58     55s] [NR-eGR] #Boundary Blockages : 0
[04/13 15:25:58     55s] (I)       Finished Read blockages ( Layer 2-7 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Read blackboxes ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/13 15:25:58     55s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Read prerouted ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/13 15:25:58     55s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Read unlegalized nets ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Read nets ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Read numTotalNets=1649  numIgnoredNets=1644
[04/13 15:25:58     55s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Connected 0 must-join pins/ports
[04/13 15:25:58     55s] (I)       Started Set up via pillars ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       early_global_route_priority property id does not exist.
[04/13 15:25:58     55s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Model blockages into capacity
[04/13 15:25:58     55s] (I)       Read Num Blocks=8995  Num Prerouted Wires=0  Num CS=0
[04/13 15:25:58     55s] (I)       Started Initialize 3D capacity ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Layer 1 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:58     55s] (I)       Layer 2 (H) : #blockages 1230 : #preroutes 0
[04/13 15:25:58     55s] (I)       Layer 3 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:58     55s] (I)       Layer 4 (H) : #blockages 1230 : #preroutes 0
[04/13 15:25:58     55s] (I)       Layer 5 (V) : #blockages 2949 : #preroutes 0
[04/13 15:25:58     55s] (I)       Layer 6 (H) : #blockages 2766 : #preroutes 0
[04/13 15:25:58     55s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       -- layer congestion ratio --
[04/13 15:25:58     55s] (I)       Layer 1 : 0.100000
[04/13 15:25:58     55s] (I)       Layer 2 : 0.700000
[04/13 15:25:58     55s] (I)       Layer 3 : 0.700000
[04/13 15:25:58     55s] (I)       Layer 4 : 1.000000
[04/13 15:25:58     55s] (I)       Layer 5 : 1.000000
[04/13 15:25:58     55s] (I)       Layer 6 : 1.000000
[04/13 15:25:58     55s] (I)       Layer 7 : 1.000000
[04/13 15:25:58     55s] (I)       ----------------------------
[04/13 15:25:58     55s] (I)       Started Move terms for access ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Moved 1 terms for better access 
[04/13 15:25:58     55s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Number of ignored nets                =      0
[04/13 15:25:58     55s] (I)       Number of connected nets              =      0
[04/13 15:25:58     55s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/13 15:25:58     55s] (I)       Number of clock nets                  =      5.  Ignored: No
[04/13 15:25:58     55s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/13 15:25:58     55s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/13 15:25:58     55s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/13 15:25:58     55s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/13 15:25:58     55s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/13 15:25:58     55s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/13 15:25:58     55s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/13 15:25:58     55s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Read aux data ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Others data preparation ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[04/13 15:25:58     55s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Create route kernel ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Ndr track 0 does not exist
[04/13 15:25:58     55s] (I)       Ndr track 0 does not exist
[04/13 15:25:58     55s] (I)       ---------------------Grid Graph Info--------------------
[04/13 15:25:58     55s] (I)       Routing area        : (0, 0) - (262960, 262080)
[04/13 15:25:58     55s] (I)       Core area           : (74860, 75040) - (188100, 187040)
[04/13 15:25:58     55s] (I)       Site width          :   380  (dbu)
[04/13 15:25:58     55s] (I)       Row height          :  2800  (dbu)
[04/13 15:25:58     55s] (I)       GCell row height    :  2800  (dbu)
[04/13 15:25:58     55s] (I)       GCell width         :  2800  (dbu)
[04/13 15:25:58     55s] (I)       GCell height        :  2800  (dbu)
[04/13 15:25:58     55s] (I)       Grid                :    94    93     7
[04/13 15:25:58     55s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[04/13 15:25:58     55s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0
[04/13 15:25:58     55s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800
[04/13 15:25:58     55s] (I)       Default wire width  :   140   140   140   280   280   280   800
[04/13 15:25:58     55s] (I)       Default wire space  :   130   140   140   280   280   280   800
[04/13 15:25:58     55s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600
[04/13 15:25:58     55s] (I)       Default pitch size  :   270   380   280   560   560   560  1680
[04/13 15:25:58     55s] (I)       First track coord   :     0   190   140   570   700   570  1260
[04/13 15:25:58     55s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67
[04/13 15:25:58     55s] (I)       Total num of tracks :     0   692   936   469   467   469   156
[04/13 15:25:58     55s] (I)       Num of masks        :     1     1     1     1     1     1     1
[04/13 15:25:58     55s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[04/13 15:25:58     55s] (I)       --------------------------------------------------------
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] [NR-eGR] ============ Routing rule table ============
[04/13 15:25:58     55s] [NR-eGR] Rule id: 0  Nets: 5 
[04/13 15:25:58     55s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/13 15:25:58     55s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200
[04/13 15:25:58     55s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[04/13 15:25:58     55s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:58     55s] [NR-eGR] Rule id: 1  Nets: 0 
[04/13 15:25:58     55s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/13 15:25:58     55s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680
[04/13 15:25:58     55s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:58     55s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:58     55s] [NR-eGR] ========================================
[04/13 15:25:58     55s] [NR-eGR] 
[04/13 15:25:58     55s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/13 15:25:58     55s] (I)       blocked tracks on layer2 : = 4060 / 64356 (6.31%)
[04/13 15:25:58     55s] (I)       blocked tracks on layer3 : = 820 / 87984 (0.93%)
[04/13 15:25:58     55s] (I)       blocked tracks on layer4 : = 2870 / 43617 (6.58%)
[04/13 15:25:58     55s] (I)       blocked tracks on layer5 : = 820 / 43898 (1.87%)
[04/13 15:25:58     55s] (I)       blocked tracks on layer6 : = 27536 / 43617 (63.13%)
[04/13 15:25:58     55s] (I)       blocked tracks on layer7 : = 9752 / 14664 (66.50%)
[04/13 15:25:58     55s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Reset routing kernel
[04/13 15:25:58     55s] (I)       Started Global Routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Initialization ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       totalPins=80  totalGlobalPin=80 (100.00%)
[04/13 15:25:58     55s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Net group 1 ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Generate topology ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       total 2D Cap : 129551 = (87164 H, 42387 V)
[04/13 15:25:58     55s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1a Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1a ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Pattern routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:25:58     55s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 169 = (69 H, 100 V) = (0.08% H, 0.24% V) = (9.660e+01um H, 1.400e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1b Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1b ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Monotonic routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 169 = (69 H, 100 V) = (0.08% H, 0.24% V) = (9.660e+01um H, 1.400e+02um V)
[04/13 15:25:58     55s] (I)       Overflow of layer group 1: 0.00% H + 0.15% V. EstWL: 2.366000e+02um
[04/13 15:25:58     55s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1c Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1c ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Two level routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Level2 Grid: 19 x 19
[04/13 15:25:58     55s] (I)       Started Two Level Routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 169 = (69 H, 100 V) = (0.08% H, 0.24% V) = (9.660e+01um H, 1.400e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1d Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1d ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Detoured routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 192 = (92 H, 100 V) = (0.11% H, 0.24% V) = (1.288e+02um H, 1.400e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1e Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1e ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Route legalization ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 192 = (92 H, 100 V) = (0.11% H, 0.24% V) = (1.288e+02um H, 1.400e+02um V)
[04/13 15:25:58     55s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.688000e+02um
[04/13 15:25:58     55s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1f Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1f ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 192 = (92 H, 100 V) = (0.11% H, 0.24% V) = (1.288e+02um H, 1.400e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1g Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1g ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Post Routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 175 = (84 H, 91 V) = (0.10% H, 0.21% V) = (1.176e+02um H, 1.274e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       numNets=5  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=123
[04/13 15:25:58     55s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1h Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1h ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Post Routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 173 = (86 H, 87 V) = (0.10% H, 0.21% V) = (1.204e+02um H, 1.218e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Layer assignment (1T) ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Net group 2 ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Generate topology ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       total 2D Cap : 188750 = (130242 H, 58508 V)
[04/13 15:25:58     55s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1a Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1a ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Pattern routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:25:58     55s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 227 = (96 H, 131 V) = (0.07% H, 0.22% V) = (1.344e+02um H, 1.834e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1b Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1b ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Monotonic routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 227 = (96 H, 131 V) = (0.07% H, 0.22% V) = (1.344e+02um H, 1.834e+02um V)
[04/13 15:25:58     55s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.178000e+02um
[04/13 15:25:58     55s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1c Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1c ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Two level routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Level2 Grid: 19 x 19
[04/13 15:25:58     55s] (I)       Started Two Level Routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 227 = (96 H, 131 V) = (0.07% H, 0.22% V) = (1.344e+02um H, 1.834e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1d Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1d ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Detoured routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 241 = (110 H, 131 V) = (0.08% H, 0.22% V) = (1.540e+02um H, 1.834e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1e Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1e ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Route legalization ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 241 = (110 H, 131 V) = (0.08% H, 0.22% V) = (1.540e+02um H, 1.834e+02um V)
[04/13 15:25:58     55s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.374000e+02um
[04/13 15:25:58     55s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1f Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1f ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 241 = (110 H, 131 V) = (0.08% H, 0.22% V) = (1.540e+02um H, 1.834e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1g Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1g ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Post Routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 224 = (103 H, 121 V) = (0.08% H, 0.21% V) = (1.442e+02um H, 1.694e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       numNets=1  numFullyRipUpNets=1  numPartialRipUpNets=1 routedWL=0
[04/13 15:25:58     55s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 7]
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1h Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1h ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Post Routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 224 = (103 H, 121 V) = (0.08% H, 0.21% V) = (1.442e+02um H, 1.694e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Net group 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Net group 3 ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Generate topology ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       total 2D Cap : 193692 = (135184 H, 58508 V)
[04/13 15:25:58     55s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 7]
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1a Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1a ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Pattern routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:25:58     55s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 278 = (113 H, 165 V) = (0.08% H, 0.28% V) = (1.582e+02um H, 2.310e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1b Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1b ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Monotonic routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 278 = (113 H, 165 V) = (0.08% H, 0.28% V) = (1.582e+02um H, 2.310e+02um V)
[04/13 15:25:58     55s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.892000e+02um
[04/13 15:25:58     55s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1c Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1c ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Two level routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Level2 Grid: 19 x 19
[04/13 15:25:58     55s] (I)       Started Two Level Routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 278 = (113 H, 165 V) = (0.08% H, 0.28% V) = (1.582e+02um H, 2.310e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1d Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1d ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Detoured routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 292 = (127 H, 165 V) = (0.09% H, 0.28% V) = (1.778e+02um H, 2.310e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1e Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1e ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Route legalization ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 292 = (127 H, 165 V) = (0.09% H, 0.28% V) = (1.778e+02um H, 2.310e+02um V)
[04/13 15:25:58     55s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.088000e+02um
[04/13 15:25:58     55s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1f Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1f ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 292 = (127 H, 165 V) = (0.09% H, 0.28% V) = (1.778e+02um H, 2.310e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1g Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1g ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Post Routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 275 = (120 H, 155 V) = (0.09% H, 0.26% V) = (1.680e+02um H, 2.170e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=0
[04/13 15:25:58     55s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 7]
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1h Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1h ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Post Routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 275 = (120 H, 155 V) = (0.09% H, 0.26% V) = (1.680e+02um H, 2.170e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Net group 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Net group 4 ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Generate topology ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       total 2D Cap : 256448 = (135184 H, 121264 V)
[04/13 15:25:58     55s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 7]
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1a Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1a ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Pattern routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 364 = (140 H, 224 V) = (0.10% H, 0.18% V) = (1.960e+02um H, 3.136e+02um V)
[04/13 15:25:58     55s] (I)       Started Add via demand to 2D ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1b Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1b ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 364 = (140 H, 224 V) = (0.10% H, 0.18% V) = (1.960e+02um H, 3.136e+02um V)
[04/13 15:25:58     55s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.096000e+02um
[04/13 15:25:58     55s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/13 15:25:58     55s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/13 15:25:58     55s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1c Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1c ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 364 = (140 H, 224 V) = (0.10% H, 0.18% V) = (1.960e+02um H, 3.136e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1d Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1d ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 364 = (140 H, 224 V) = (0.10% H, 0.18% V) = (1.960e+02um H, 3.136e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1e Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1e ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Route legalization ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 364 = (140 H, 224 V) = (0.10% H, 0.18% V) = (1.960e+02um H, 3.136e+02um V)
[04/13 15:25:58     55s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.096000e+02um
[04/13 15:25:58     55s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1f Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1f ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 364 = (140 H, 224 V) = (0.10% H, 0.18% V) = (1.960e+02um H, 3.136e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1g Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1g ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Post Routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 364 = (140 H, 224 V) = (0.10% H, 0.18% V) = (1.960e+02um H, 3.136e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1h Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1h ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Post Routing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 364 = (140 H, 224 V) = (0.10% H, 0.18% V) = (1.960e+02um H, 3.136e+02um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Layer assignment (1T) ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Net group 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/13 15:25:58     55s] [NR-eGR]                        OverCon            
[04/13 15:25:58     55s] [NR-eGR]                         #Gcell     %Gcell
[04/13 15:25:58     55s] [NR-eGR]       Layer                (0)    OverCon 
[04/13 15:25:58     55s] [NR-eGR] ----------------------------------------------
[04/13 15:25:58     55s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:58     55s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:58     55s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:58     55s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:58     55s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:58     55s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:58     55s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:58     55s] [NR-eGR] ----------------------------------------------
[04/13 15:25:58     55s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/13 15:25:58     55s] [NR-eGR] 
[04/13 15:25:58     55s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Export 3D cong map ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       total 2D Cap : 257267 = (135208 H, 122059 V)
[04/13 15:25:58     55s] (I)       Started Export 2D cong map ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/13 15:25:58     55s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/13 15:25:58     55s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Free existing wires ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       ============= Track Assignment ============
[04/13 15:25:58     55s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Track Assignment ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/13 15:25:58     55s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Run single-thread track assignment
[04/13 15:25:58     55s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Export ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Started Export DB wires ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Started Export all nets ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Started Set wire vias ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:58     55s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5750
[04/13 15:25:58     55s] [NR-eGR] metal2  (2V) length: 5.287080e+03um, number of vias: 7625
[04/13 15:25:58     55s] [NR-eGR] metal3  (3H) length: 1.072855e+04um, number of vias: 2407
[04/13 15:25:58     55s] [NR-eGR] metal4  (4V) length: 3.917820e+03um, number of vias: 479
[04/13 15:25:58     55s] [NR-eGR] metal5  (5H) length: 1.748255e+03um, number of vias: 308
[04/13 15:25:58     55s] [NR-eGR] metal6  (6V) length: 1.516725e+03um, number of vias: 11
[04/13 15:25:58     55s] [NR-eGR] metal7  (7H) length: 4.312000e+01um, number of vias: 0
[04/13 15:25:58     55s] [NR-eGR] Total length: 2.324155e+04um, number of vias: 16580
[04/13 15:25:58     55s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:58     55s] [NR-eGR] Total eGR-routed clock nets wire length: 2.734750e+02um 
[04/13 15:25:58     55s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:58     55s] [NR-eGR] Report for selected net(s) only.
[04/13 15:25:58     55s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 79
[04/13 15:25:58     55s] [NR-eGR] metal2  (2V) length: 8.260500e+01um, number of vias: 104
[04/13 15:25:58     55s] [NR-eGR] metal3  (3H) length: 1.217800e+02um, number of vias: 37
[04/13 15:25:58     55s] [NR-eGR] metal4  (4V) length: 6.881000e+01um, number of vias: 2
[04/13 15:25:58     55s] [NR-eGR] metal5  (5H) length: 2.800000e-01um, number of vias: 0
[04/13 15:25:58     55s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[04/13 15:25:58     55s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[04/13 15:25:58     55s] [NR-eGR] Total length: 2.734750e+02um, number of vias: 222
[04/13 15:25:58     55s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:58     55s] [NR-eGR] Total routed clock nets wire length: 2.734750e+02um, number of vias: 222
[04/13 15:25:58     55s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:58     55s] (I)       Started Update net boxes ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Update timing ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Started Postprocess design ( Curr Mem: 1841.05 MB )
[04/13 15:25:58     55s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:25:58     55s]     Routing using eGR only done.
[04/13 15:25:58     55s] Net route status summary:
[04/13 15:25:58     55s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/13 15:25:58     55s]   Non-clock:  1683 (unrouted=43, trialRouted=1640, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=39, (crossesIlmBoundary AND tooFewTerms=0)])
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] CCOPT: Done with clock implementation routing.
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s]   Clock implementation routing done.
[04/13 15:25:58     55s]   Fixed 5 wires.
[04/13 15:25:58     55s]   CCOpt: Starting congestion repair using flow wrapper...
[04/13 15:25:58     55s]     Congestion Repair...
[04/13 15:25:58     55s] Info: Disable timing driven in postCTS congRepair.
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] Starting congRepair ...
[04/13 15:25:58     55s] User Input Parameters:
[04/13 15:25:58     55s] - Congestion Driven    : On
[04/13 15:25:58     55s] - Timing Driven        : Off
[04/13 15:25:58     55s] - Area-Violation Based : On
[04/13 15:25:58     55s] - Start Rollback Level : -5
[04/13 15:25:58     55s] - Legalized            : On
[04/13 15:25:58     55s] - Window Based         : Off
[04/13 15:25:58     55s] - eDen incr mode       : Off
[04/13 15:25:58     55s] - Small incr mode      : Off
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] TDRefine: refinePlace mode spiral search
[04/13 15:25:58     55s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1794.1M
[04/13 15:25:58     55s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:1794.1M
[04/13 15:25:58     55s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1794.1M
[04/13 15:25:58     55s] Starting Early Global Route congestion estimation: mem = 1794.1M
[04/13 15:25:58     55s] (I)       Started Import and model ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Create place DB ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Import place data ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Read instances and placement ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Read nets ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Create route DB ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       == Non-default Options ==
[04/13 15:25:58     55s] (I)       Maximum routing layer                              : 7
[04/13 15:25:58     55s] (I)       Number of threads                                  : 1
[04/13 15:25:58     55s] (I)       Use non-blocking free Dbs wires                    : false
[04/13 15:25:58     55s] (I)       Method to set GCell size                           : row
[04/13 15:25:58     55s] (I)       Counted 1192 PG shapes. We will not process PG shapes layer by layer.
[04/13 15:25:58     55s] (I)       Started Import route data (1T) ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Use row-based GCell size
[04/13 15:25:58     55s] (I)       Use row-based GCell align
[04/13 15:25:58     55s] (I)       GCell unit size   : 2800
[04/13 15:25:58     55s] (I)       GCell multiplier  : 1
[04/13 15:25:58     55s] (I)       GCell row height  : 2800
[04/13 15:25:58     55s] (I)       Actual row height : 2800
[04/13 15:25:58     55s] (I)       GCell align ref   : 74860 75040
[04/13 15:25:58     55s] [NR-eGR] Track table information for default rule: 
[04/13 15:25:58     55s] [NR-eGR] metal1 has no routable track
[04/13 15:25:58     55s] [NR-eGR] metal2 has single uniform track structure
[04/13 15:25:58     55s] [NR-eGR] metal3 has single uniform track structure
[04/13 15:25:58     55s] [NR-eGR] metal4 has single uniform track structure
[04/13 15:25:58     55s] [NR-eGR] metal5 has single uniform track structure
[04/13 15:25:58     55s] [NR-eGR] metal6 has single uniform track structure
[04/13 15:25:58     55s] [NR-eGR] metal7 has single uniform track structure
[04/13 15:25:58     55s] (I)       ===========================================================================
[04/13 15:25:58     55s] (I)       == Report All Rule Vias ==
[04/13 15:25:58     55s] (I)       ===========================================================================
[04/13 15:25:58     55s] (I)        Via Rule : (Default)
[04/13 15:25:58     55s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/13 15:25:58     55s] (I)       ---------------------------------------------------------------------------
[04/13 15:25:58     55s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/13 15:25:58     55s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/13 15:25:58     55s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/13 15:25:58     55s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/13 15:25:58     55s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/13 15:25:58     55s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/13 15:25:58     55s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/13 15:25:58     55s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/13 15:25:58     55s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/13 15:25:58     55s] (I)       ===========================================================================
[04/13 15:25:58     55s] (I)       Started Read blockages ( Layer 2-7 ) ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Read routing blockages ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Read instance blockages ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Read PG blockages ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Read 2069 PG shapes
[04/13 15:25:58     55s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Read boundary cut boxes ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] [NR-eGR] #Routing Blockages  : 0
[04/13 15:25:58     55s] [NR-eGR] #Instance Blockages : 0
[04/13 15:25:58     55s] [NR-eGR] #PG Blockages       : 2069
[04/13 15:25:58     55s] [NR-eGR] #Halo Blockages     : 0
[04/13 15:25:58     55s] [NR-eGR] #Boundary Blockages : 0
[04/13 15:25:58     55s] (I)       Finished Read blockages ( Layer 2-7 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Read blackboxes ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/13 15:25:58     55s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Read prerouted ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 280
[04/13 15:25:58     55s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Read unlegalized nets ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Read nets ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Read numTotalNets=1649  numIgnoredNets=5
[04/13 15:25:58     55s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Set up via pillars ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       early_global_route_priority property id does not exist.
[04/13 15:25:58     55s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Model blockages into capacity
[04/13 15:25:58     55s] (I)       Read Num Blocks=2069  Num Prerouted Wires=280  Num CS=0
[04/13 15:25:58     55s] (I)       Started Initialize 3D capacity ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Layer 1 (V) : #blockages 410 : #preroutes 170
[04/13 15:25:58     55s] (I)       Layer 2 (H) : #blockages 410 : #preroutes 93
[04/13 15:25:58     55s] (I)       Layer 3 (V) : #blockages 410 : #preroutes 16
[04/13 15:25:58     55s] (I)       Layer 4 (H) : #blockages 410 : #preroutes 1
[04/13 15:25:58     55s] (I)       Layer 5 (V) : #blockages 317 : #preroutes 0
[04/13 15:25:58     55s] (I)       Layer 6 (H) : #blockages 112 : #preroutes 0
[04/13 15:25:58     55s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       -- layer congestion ratio --
[04/13 15:25:58     55s] (I)       Layer 1 : 0.100000
[04/13 15:25:58     55s] (I)       Layer 2 : 0.700000
[04/13 15:25:58     55s] (I)       Layer 3 : 0.700000
[04/13 15:25:58     55s] (I)       Layer 4 : 0.700000
[04/13 15:25:58     55s] (I)       Layer 5 : 0.700000
[04/13 15:25:58     55s] (I)       Layer 6 : 0.700000
[04/13 15:25:58     55s] (I)       Layer 7 : 0.700000
[04/13 15:25:58     55s] (I)       ----------------------------
[04/13 15:25:58     55s] (I)       Number of ignored nets                =      5
[04/13 15:25:58     55s] (I)       Number of connected nets              =      0
[04/13 15:25:58     55s] (I)       Number of fixed nets                  =      5.  Ignored: Yes
[04/13 15:25:58     55s] (I)       Number of clock nets                  =      5.  Ignored: No
[04/13 15:25:58     55s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/13 15:25:58     55s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/13 15:25:58     55s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/13 15:25:58     55s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/13 15:25:58     55s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/13 15:25:58     55s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/13 15:25:58     55s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/13 15:25:58     55s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Read aux data ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Others data preparation ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Create route kernel ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Ndr track 0 does not exist
[04/13 15:25:58     55s] (I)       Ndr track 0 does not exist
[04/13 15:25:58     55s] (I)       ---------------------Grid Graph Info--------------------
[04/13 15:25:58     55s] (I)       Routing area        : (0, 0) - (262960, 262080)
[04/13 15:25:58     55s] (I)       Core area           : (74860, 75040) - (188100, 187040)
[04/13 15:25:58     55s] (I)       Site width          :   380  (dbu)
[04/13 15:25:58     55s] (I)       Row height          :  2800  (dbu)
[04/13 15:25:58     55s] (I)       GCell row height    :  2800  (dbu)
[04/13 15:25:58     55s] (I)       GCell width         :  2800  (dbu)
[04/13 15:25:58     55s] (I)       GCell height        :  2800  (dbu)
[04/13 15:25:58     55s] (I)       Grid                :    94    93     7
[04/13 15:25:58     55s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[04/13 15:25:58     55s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0
[04/13 15:25:58     55s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800
[04/13 15:25:58     55s] (I)       Default wire width  :   140   140   140   280   280   280   800
[04/13 15:25:58     55s] (I)       Default wire space  :   130   140   140   280   280   280   800
[04/13 15:25:58     55s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600
[04/13 15:25:58     55s] (I)       Default pitch size  :   270   380   280   560   560   560  1680
[04/13 15:25:58     55s] (I)       First track coord   :     0   190   140   570   700   570  1260
[04/13 15:25:58     55s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67
[04/13 15:25:58     55s] (I)       Total num of tracks :     0   692   936   469   467   469   156
[04/13 15:25:58     55s] (I)       Num of masks        :     1     1     1     1     1     1     1
[04/13 15:25:58     55s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[04/13 15:25:58     55s] (I)       --------------------------------------------------------
[04/13 15:25:58     55s] 
[04/13 15:25:58     55s] [NR-eGR] ============ Routing rule table ============
[04/13 15:25:58     55s] [NR-eGR] Rule id: 0  Nets: 0 
[04/13 15:25:58     55s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/13 15:25:58     55s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200
[04/13 15:25:58     55s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[04/13 15:25:58     55s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:58     55s] [NR-eGR] Rule id: 1  Nets: 1644 
[04/13 15:25:58     55s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/13 15:25:58     55s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680
[04/13 15:25:58     55s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:58     55s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:58     55s] [NR-eGR] ========================================
[04/13 15:25:58     55s] [NR-eGR] 
[04/13 15:25:58     55s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/13 15:25:58     55s] (I)       blocked tracks on layer2 : = 4140 / 64356 (6.43%)
[04/13 15:25:58     55s] (I)       blocked tracks on layer3 : = 820 / 87984 (0.93%)
[04/13 15:25:58     55s] (I)       blocked tracks on layer4 : = 2870 / 43617 (6.58%)
[04/13 15:25:58     55s] (I)       blocked tracks on layer5 : = 820 / 43898 (1.87%)
[04/13 15:25:58     55s] (I)       blocked tracks on layer6 : = 24696 / 43617 (56.62%)
[04/13 15:25:58     55s] (I)       blocked tracks on layer7 : = 8733 / 14664 (59.55%)
[04/13 15:25:58     55s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Reset routing kernel
[04/13 15:25:58     55s] (I)       Started Global Routing ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Initialization ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       totalPins=5792  totalGlobalPin=5480 (94.61%)
[04/13 15:25:58     55s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Net group 1 ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Generate topology ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       total 2D Cap : 260272 = (136203 H, 124069 V)
[04/13 15:25:58     55s] [NR-eGR] Layer group 1: route 1644 net(s) in layer range [2, 7]
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1a Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1a ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Pattern routing ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:25:58     55s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 14940 = (8260 H, 6680 V) = (6.06% H, 5.38% V) = (1.156e+04um H, 9.352e+03um V)
[04/13 15:25:58     55s] (I)       Started Add via demand to 2D ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1b Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1b ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Monotonic routing ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 14988 = (8296 H, 6692 V) = (6.09% H, 5.39% V) = (1.161e+04um H, 9.369e+03um V)
[04/13 15:25:58     55s] (I)       Overflow of layer group 1: 0.02% H + 1.47% V. EstWL: 2.098320e+04um
[04/13 15:25:58     55s] (I)       Congestion metric : 0.02%H 1.47%V, 1.49%HV
[04/13 15:25:58     55s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/13 15:25:58     55s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1c Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1c ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Two level routing ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Level2 Grid: 19 x 19
[04/13 15:25:58     55s] (I)       Started Two Level Routing ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 14988 = (8296 H, 6692 V) = (6.09% H, 5.39% V) = (1.161e+04um H, 9.369e+03um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1d Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1d ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Detoured routing ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 14998 = (8298 H, 6700 V) = (6.09% H, 5.40% V) = (1.162e+04um H, 9.380e+03um V)
[04/13 15:25:58     55s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1e Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1e ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Route legalization ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Usage: 14998 = (8298 H, 6700 V) = (6.09% H, 5.40% V) = (1.162e+04um H, 9.380e+03um V)
[04/13 15:25:58     55s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 1.40% V. EstWL: 2.099720e+04um
[04/13 15:25:58     55s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] (I)       ============  Phase 1l Route ============
[04/13 15:25:58     55s] (I)       Started Phase 1l ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Layer assignment (1T) ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Clean cong LA ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/13 15:25:58     55s] (I)       Layer  2:      62422      5868        68           0       63722    ( 0.00%) 
[04/13 15:25:58     55s] (I)       Layer  3:      86228      8077         5           0       86490    ( 0.00%) 
[04/13 15:25:58     55s] (I)       Layer  4:      42201      3185        23           0       43240    ( 0.00%) 
[04/13 15:25:58     55s] (I)       Layer  5:      42611      1448         2           0       43245    ( 0.00%) 
[04/13 15:25:58     55s] (I)       Layer  6:      18664      1074         1       19850       23390    (45.91%) 
[04/13 15:25:58     55s] (I)       Layer  7:       5856        21         0        7868        6546    (54.59%) 
[04/13 15:25:58     55s] (I)       Total:        257982     19673        99       27718      266633    ( 9.42%) 
[04/13 15:25:58     55s] (I)       
[04/13 15:25:58     55s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/13 15:25:58     55s] [NR-eGR]                        OverCon           OverCon            
[04/13 15:25:58     55s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/13 15:25:58     55s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[04/13 15:25:58     55s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:58     55s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:58     55s] [NR-eGR]  metal2  (2)        44( 0.51%)         3( 0.03%)   ( 0.54%) 
[04/13 15:25:58     55s] [NR-eGR]  metal3  (3)         5( 0.06%)         0( 0.00%)   ( 0.06%) 
[04/13 15:25:58     55s] [NR-eGR]  metal4  (4)        17( 0.20%)         0( 0.00%)   ( 0.20%) 
[04/13 15:25:58     55s] [NR-eGR]  metal5  (5)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/13 15:25:58     55s] [NR-eGR]  metal6  (6)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/13 15:25:58     55s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:58     55s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:25:58     55s] [NR-eGR] Total               69( 0.16%)         3( 0.01%)   ( 0.17%) 
[04/13 15:25:58     55s] [NR-eGR] 
[04/13 15:25:58     55s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Export 3D cong map ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       total 2D Cap : 261132 = (136230 H, 124902 V)
[04/13 15:25:58     55s] (I)       Started Export 2D cong map ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.09% V
[04/13 15:25:58     55s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.10% V
[04/13 15:25:58     55s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1794.1M
[04/13 15:25:58     55s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.060, REAL:0.054, MEM:1794.1M
[04/13 15:25:58     55s] OPERPROF: Starting HotSpotCal at level 1, MEM:1794.1M
[04/13 15:25:58     55s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:58     55s] [hotspot] |            |   max hotspot | total hotspot |
[04/13 15:25:58     55s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:58     55s] [hotspot] | normalized |          0.00 |          0.00 |
[04/13 15:25:58     55s] [hotspot] +------------+---------------+---------------+
[04/13 15:25:58     55s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/13 15:25:58     55s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/13 15:25:58     55s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1794.1M
[04/13 15:25:58     55s] Skipped repairing congestion.
[04/13 15:25:58     55s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1794.1M
[04/13 15:25:58     55s] Starting Early Global Route wiring: mem = 1794.1M
[04/13 15:25:58     55s] (I)       Started Free existing wires ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       ============= Track Assignment ============
[04/13 15:25:58     55s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Track Assignment (1T) ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/13 15:25:58     55s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Run Multi-thread track assignment
[04/13 15:25:58     55s] (I)       Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Export ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Started Export DB wires ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Started Export all nets ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Started Set wire vias ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:58     55s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5761
[04/13 15:25:58     55s] [NR-eGR] metal2  (2V) length: 5.316550e+03um, number of vias: 7685
[04/13 15:25:58     55s] [NR-eGR] metal3  (3H) length: 1.063910e+04um, number of vias: 2450
[04/13 15:25:58     55s] [NR-eGR] metal4  (4V) length: 3.937140e+03um, number of vias: 485
[04/13 15:25:58     55s] [NR-eGR] metal5  (5H) length: 1.919690e+03um, number of vias: 300
[04/13 15:25:58     55s] [NR-eGR] metal6  (6V) length: 1.506610e+03um, number of vias: 11
[04/13 15:25:58     55s] [NR-eGR] metal7  (7H) length: 3.080000e+01um, number of vias: 0
[04/13 15:25:58     55s] [NR-eGR] Total length: 2.334989e+04um, number of vias: 16692
[04/13 15:25:58     55s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:58     55s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[04/13 15:25:58     55s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:58     55s] (I)       Started Update net boxes ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Update timing ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Started Postprocess design ( Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[04/13 15:25:58     55s] Early Global Route wiring runtime: 0.05 seconds, mem = 1794.1M
[04/13 15:25:58     55s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.050, REAL:0.047, MEM:1794.1M
[04/13 15:25:58     55s] Tdgp not successfully inited but do clear! skip clearing
[04/13 15:25:58     55s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/13 15:25:58     55s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:25:58     55s]   CCOpt: Starting congestion repair using flow wrapper done.
[04/13 15:25:58     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:1794.1M
[04/13 15:25:58     55s] z: 2, totalTracks: 1
[04/13 15:25:58     55s] z: 4, totalTracks: 1
[04/13 15:25:58     55s] z: 6, totalTracks: 1
[04/13 15:25:58     55s] z: 8, totalTracks: 1
[04/13 15:25:58     55s] #spOpts: N=45 
[04/13 15:25:58     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1794.1M
[04/13 15:25:58     55s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1794.1M
[04/13 15:25:58     55s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/13 15:25:58     55s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1794.1M
[04/13 15:25:58     55s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.006, MEM:1794.1M
[04/13 15:25:58     55s] Fast DP-INIT is on for default
[04/13 15:25:58     55s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/13 15:25:58     55s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.009, MEM:1794.1M
[04/13 15:25:58     55s] OPERPROF:     Starting CMU at level 3, MEM:1794.1M
[04/13 15:25:58     55s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1794.1M
[04/13 15:25:58     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1794.1M
[04/13 15:25:58     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1794.1MB).
[04/13 15:25:58     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:1794.1M
[04/13 15:25:58     55s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/13 15:25:58     55s]   Leaving CCOpt scope - extractRC...
[04/13 15:25:58     55s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/13 15:25:58     55s] Extraction called for design 'ProcDpathAluWrapper' of instances=1506 and nets=1688 using extraction engine 'preRoute' .
[04/13 15:25:58     55s] PreRoute RC Extraction called for design ProcDpathAluWrapper.
[04/13 15:25:58     55s] RC Extraction called in multi-corner(1) mode.
[04/13 15:25:58     55s] RCMode: PreRoute
[04/13 15:25:58     55s]       RC Corner Indexes            0   
[04/13 15:25:58     55s] Capacitance Scaling Factor   : 1.00000 
[04/13 15:25:58     55s] Resistance Scaling Factor    : 1.00000 
[04/13 15:25:58     55s] Clock Cap. Scaling Factor    : 1.00000 
[04/13 15:25:58     55s] Clock Res. Scaling Factor    : 1.00000 
[04/13 15:25:58     55s] Shrink Factor                : 1.00000
[04/13 15:25:58     55s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/13 15:25:58     55s] Using capacitance table file ...
[04/13 15:25:58     55s] LayerId::1 widthSet size::4
[04/13 15:25:58     55s] LayerId::2 widthSet size::4
[04/13 15:25:58     55s] LayerId::3 widthSet size::4
[04/13 15:25:58     55s] LayerId::4 widthSet size::4
[04/13 15:25:58     55s] LayerId::5 widthSet size::4
[04/13 15:25:58     55s] LayerId::6 widthSet size::4
[04/13 15:25:58     55s] LayerId::7 widthSet size::4
[04/13 15:25:58     55s] LayerId::8 widthSet size::4
[04/13 15:25:58     55s] LayerId::9 widthSet size::4
[04/13 15:25:58     55s] LayerId::10 widthSet size::3
[04/13 15:25:58     55s] Updating RC grid for preRoute extraction ...
[04/13 15:25:58     55s] Initializing multi-corner capacitance tables ... 
[04/13 15:25:58     55s] Initializing multi-corner resistance tables ...
[04/13 15:25:58     55s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:58     55s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:25:58     55s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.333570 ; uaWl: 1.000000 ; uaWlH: 0.317430 ; aWlH: 0.000000 ; Pmax: 0.857300 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[04/13 15:25:58     55s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1794.055M)
[04/13 15:25:58     55s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/13 15:25:58     55s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:25:58     55s]   Not writing Steiner routes to the DB after clustering cong repair call.
[04/13 15:25:58     55s]   Clock tree timing engine global stage delay update for delay_default:both.late...
[04/13 15:25:58     55s]   Initializing Timing Graph...
[04/13 15:25:58     55s]   Initializing Timing Graph done.
[04/13 15:25:58     55s] End AAE Lib Interpolated Model. (MEM=1794.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:58     55s]   Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:58     55s]   Clock DAG stats after clustering cong repair call:
[04/13 15:25:58     55s]     cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:58     55s]     cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
[04/13 15:25:58     55s]     cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
[04/13 15:25:58     55s]     sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:58     55s]     wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.940fF, total=26.103fF
[04/13 15:25:58     55s]     wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
[04/13 15:25:58     55s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:58     55s]   Clock DAG net violations after clustering cong repair call: none
[04/13 15:25:58     55s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[04/13 15:25:58     55s]     Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:58     55s]     Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:58     55s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[04/13 15:25:58     55s]      Bufs: CLKBUF_X3: 1 
[04/13 15:25:58     55s]      ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:58     55s]   Primary reporting skew groups after clustering cong repair call:
[04/13 15:25:58     55s]     skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048, avg=0.047, sd=0.002], skew [0.010 vs 0.040], 100% {0.038, 0.048} (wid=0.006 ws=0.002) (gid=0.042 gs=0.008)
[04/13 15:25:58     56s]         min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:58     56s]         max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:25:58     56s]   Skew group summary after clustering cong repair call:
[04/13 15:25:58     56s]     skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048, avg=0.047, sd=0.002], skew [0.010 vs 0.040], 100% {0.038, 0.048} (wid=0.006 ws=0.002) (gid=0.042 gs=0.008)
[04/13 15:25:58     56s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/13 15:25:58     56s]   Stage::Clustering done. (took cpu=0:00:00.6 real=0:00:00.6)
[04/13 15:25:58     56s]   Stage::DRV Fixing...
[04/13 15:25:58     56s]   Fixing clock tree slew time and max cap violations...
[04/13 15:25:58     56s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/13 15:25:58     56s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[04/13 15:25:58     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:58     56s]       cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
[04/13 15:25:58     56s]       cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
[04/13 15:25:58     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:58     56s]       wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.940fF, total=26.103fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X3: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
[04/13 15:25:59     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Fixing clock tree slew time and max cap violations - detailed pass...
[04/13 15:25:59     56s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/13 15:25:59     56s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
[04/13 15:25:59     56s]       cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.940fF, total=26.103fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X3: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048, avg=0.047, sd=0.002], skew [0.010 vs 0.040], 100% {0.038, 0.048} (wid=0.006 ws=0.002) (gid=0.042 gs=0.008)
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048, avg=0.047, sd=0.002], skew [0.010 vs 0.040], 100% {0.038, 0.048} (wid=0.006 ws=0.002) (gid=0.042 gs=0.008)
[04/13 15:25:59     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Stage::Insertion Delay Reduction...
[04/13 15:25:59     56s]   Removing unnecessary root buffering...
[04/13 15:25:59     56s]     Clock DAG stats after 'Removing unnecessary root buffering':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
[04/13 15:25:59     56s]       cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.940fF, total=26.103fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X3: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Removing unnecessary root buffering':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
[04/13 15:25:59     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Removing unconstrained drivers...
[04/13 15:25:59     56s]     Clock DAG stats after 'Removing unconstrained drivers':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
[04/13 15:25:59     56s]       cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.940fF, total=26.103fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X3: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Removing unconstrained drivers':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
[04/13 15:25:59     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Reducing insertion delay 1...
[04/13 15:25:59     56s]     Accumulated time to calculate placeable region: 0
[04/13 15:25:59     56s]     Accumulated time to calculate placeable region: 0
[04/13 15:25:59     56s]     Clock DAG stats after 'Reducing insertion delay 1':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
[04/13 15:25:59     56s]       cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.940fF, total=26.103fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X3: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Reducing insertion delay 1':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
[04/13 15:25:59     56s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Removing longest path buffering...
[04/13 15:25:59     56s]     Clock DAG stats after 'Removing longest path buffering':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
[04/13 15:25:59     56s]       cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.940fF, total=26.103fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Removing longest path buffering': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X3: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Removing longest path buffering':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Removing longest path buffering':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
[04/13 15:25:59     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Reducing insertion delay 2...
[04/13 15:25:59     56s]     Path optimization required 24 stage delay updates 
[04/13 15:25:59     56s]     Clock DAG stats after 'Reducing insertion delay 2':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
[04/13 15:25:59     56s]       cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.940fF, total=26.103fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X3: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048, avg=0.047, sd=0.002], skew [0.010 vs 0.040], 100% {0.038, 0.048} (wid=0.006 ws=0.002) (gid=0.042 gs=0.008)
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Reducing insertion delay 2':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048, avg=0.047, sd=0.002], skew [0.010 vs 0.040], 100% {0.038, 0.048} (wid=0.006 ws=0.002) (gid=0.042 gs=0.008)
[04/13 15:25:59     56s]     Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:25:59     56s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.7 real=0:00:00.7)
[04/13 15:25:59     56s]   CCOpt::Phase::Implementation...
[04/13 15:25:59     56s]   Stage::Reducing Power...
[04/13 15:25:59     56s]   Improving clock tree routing...
[04/13 15:25:59     56s]     Iteration 1...
[04/13 15:25:59     56s]     Iteration 1 done.
[04/13 15:25:59     56s]     Clock DAG stats after 'Improving clock tree routing':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
[04/13 15:25:59     56s]       cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.940fF, total=26.103fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Improving clock tree routing': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X3: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Improving clock tree routing':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Improving clock tree routing':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
[04/13 15:25:59     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Reducing clock tree power 1...
[04/13 15:25:59     56s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/13 15:25:59     56s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]     100% 
[04/13 15:25:59     56s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]       cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:25:59     56s]     Skew group summary after reducing clock tree power 1 iteration 1:
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
[04/13 15:25:59     56s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/13 15:25:59     56s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]     100% 
[04/13 15:25:59     56s]     Clock DAG stats after 'Reducing clock tree power 1':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]       cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Reducing clock tree power 1':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
[04/13 15:25:59     56s]     Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Reducing clock tree power 2...
[04/13 15:25:59     56s]     Path optimization required 0 stage delay updates 
[04/13 15:25:59     56s]     Clock DAG stats after 'Reducing clock tree power 2':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]       cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048, avg=0.047, sd=0.002], skew [0.009 vs 0.040], 100% {0.039, 0.048} (wid=0.006 ws=0.003) (gid=0.042 gs=0.007)
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Reducing clock tree power 2':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048, avg=0.047, sd=0.002], skew [0.009 vs 0.040], 100% {0.039, 0.048} (wid=0.006 ws=0.003) (gid=0.042 gs=0.007)
[04/13 15:25:59     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Stage::Balancing...
[04/13 15:25:59     56s]   Approximately balancing fragments step...
[04/13 15:25:59     56s]     Resolve constraints - Approximately balancing fragments...
[04/13 15:25:59     56s]     Resolving skew group constraints...
[04/13 15:25:59     56s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[04/13 15:25:59     56s]     Resolving skew group constraints done.
[04/13 15:25:59     56s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[04/13 15:25:59     56s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[04/13 15:25:59     56s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]     Approximately balancing fragments...
[04/13 15:25:59     56s]       Moving gates to improve sub-tree skew...
[04/13 15:25:59     56s]         Tried: 6 Succeeded: 0
[04/13 15:25:59     56s]         Topology Tried: 0 Succeeded: 0
[04/13 15:25:59     56s]         0 Succeeded with SS ratio
[04/13 15:25:59     56s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[04/13 15:25:59     56s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[04/13 15:25:59     56s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[04/13 15:25:59     56s]           cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]           cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]           cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]           sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]           wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
[04/13 15:25:59     56s]           wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
[04/13 15:25:59     56s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[04/13 15:25:59     56s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[04/13 15:25:59     56s]           Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]           Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[04/13 15:25:59     56s]            Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]            ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]       Approximately balancing fragments bottom up...
[04/13 15:25:59     56s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[04/13 15:25:59     56s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[04/13 15:25:59     56s]           cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]           cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]           cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]           sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]           wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
[04/13 15:25:59     56s]           wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
[04/13 15:25:59     56s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[04/13 15:25:59     56s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[04/13 15:25:59     56s]           Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]           Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[04/13 15:25:59     56s]            Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]            ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]       Approximately balancing fragments, wire and cell delays...
[04/13 15:25:59     56s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[04/13 15:25:59     56s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/13 15:25:59     56s]           cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]           cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]           cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]           sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]           wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
[04/13 15:25:59     56s]           wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
[04/13 15:25:59     56s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[04/13 15:25:59     56s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/13 15:25:59     56s]           Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]           Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[04/13 15:25:59     56s]            Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]            ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[04/13 15:25:59     56s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]     Approximately balancing fragments done.
[04/13 15:25:59     56s]     Clock DAG stats after 'Approximately balancing fragments step':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]       cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Clock DAG stats after Approximately balancing fragments:
[04/13 15:25:59     56s]     cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]     cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]     cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]     sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]     wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
[04/13 15:25:59     56s]     wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
[04/13 15:25:59     56s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]   Clock DAG net violations after Approximately balancing fragments: none
[04/13 15:25:59     56s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[04/13 15:25:59     56s]     Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[04/13 15:25:59     56s]      Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]      ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]   Primary reporting skew groups after Approximately balancing fragments:
[04/13 15:25:59     56s]     skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
[04/13 15:25:59     56s]         min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]         max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:25:59     56s]   Skew group summary after Approximately balancing fragments:
[04/13 15:25:59     56s]     skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
[04/13 15:25:59     56s]   Improving fragments clock skew...
[04/13 15:25:59     56s]     Clock DAG stats after 'Improving fragments clock skew':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]       cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Improving fragments clock skew': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Improving fragments clock skew':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Improving fragments clock skew':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
[04/13 15:25:59     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Approximately balancing step...
[04/13 15:25:59     56s]     Resolve constraints - Approximately balancing...
[04/13 15:25:59     56s]     Resolving skew group constraints...
[04/13 15:25:59     56s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[04/13 15:25:59     56s]     Resolving skew group constraints done.
[04/13 15:25:59     56s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]     Approximately balancing...
[04/13 15:25:59     56s]       Approximately balancing, wire and cell delays...
[04/13 15:25:59     56s]       Approximately balancing, wire and cell delays, iteration 1...
[04/13 15:25:59     56s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[04/13 15:25:59     56s]           cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]           cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]           cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]           sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]           wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
[04/13 15:25:59     56s]           wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
[04/13 15:25:59     56s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[04/13 15:25:59     56s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[04/13 15:25:59     56s]           Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]           Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[04/13 15:25:59     56s]            Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]            ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]       Approximately balancing, wire and cell delays, iteration 1 done.
[04/13 15:25:59     56s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]     Approximately balancing done.
[04/13 15:25:59     56s]     Clock DAG stats after 'Approximately balancing step':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]       cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Approximately balancing step': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Approximately balancing step':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Approximately balancing step':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
[04/13 15:25:59     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Fixing clock tree overload...
[04/13 15:25:59     56s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/13 15:25:59     56s]     Clock DAG stats after 'Fixing clock tree overload':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]       cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Fixing clock tree overload': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Fixing clock tree overload':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Fixing clock tree overload':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
[04/13 15:25:59     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Approximately balancing paths...
[04/13 15:25:59     56s]     Added 0 buffers.
[04/13 15:25:59     56s]     Clock DAG stats after 'Approximately balancing paths':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]       cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Approximately balancing paths': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Approximately balancing paths':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048, avg=0.047, sd=0.002], skew [0.009 vs 0.040], 100% {0.039, 0.048} (wid=0.006 ws=0.003) (gid=0.042 gs=0.007)
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Approximately balancing paths':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048, avg=0.047, sd=0.002], skew [0.009 vs 0.040], 100% {0.039, 0.048} (wid=0.006 ws=0.003) (gid=0.042 gs=0.007)
[04/13 15:25:59     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:25:59     56s]   Stage::Polishing...
[04/13 15:25:59     56s]   Merging balancing drivers for power...
[04/13 15:25:59     56s]     Tried: 6 Succeeded: 0
[04/13 15:25:59     56s]     Clock tree timing engine global stage delay update for delay_default:both.late...
[04/13 15:25:59     56s]     Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]     Clock DAG stats after 'Merging balancing drivers for power':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]       cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.049], skew [0.009 vs 0.040]
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_27_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Merging balancing drivers for power':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.049], skew [0.009 vs 0.040]
[04/13 15:25:59     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Improving clock skew...
[04/13 15:25:59     56s]     Clock DAG stats after 'Improving clock skew':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]       cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Improving clock skew': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Improving clock skew':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.049, avg=0.047, sd=0.002], skew [0.009 vs 0.040], 100% {0.040, 0.049} (wid=0.006 ws=0.002) (gid=0.043 gs=0.006)
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_27_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Improving clock skew':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.049, avg=0.047, sd=0.002], skew [0.009 vs 0.040], 100% {0.040, 0.049} (wid=0.006 ws=0.002) (gid=0.043 gs=0.006)
[04/13 15:25:59     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Moving gates to reduce wire capacitance...
[04/13 15:25:59     56s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[04/13 15:25:59     56s]     Iteration 1...
[04/13 15:25:59     56s]       Artificially removing short and long paths...
[04/13 15:25:59     56s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[04/13 15:25:59     56s]         Legalizing clock trees...
[04/13 15:25:59     56s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]         Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[04/13 15:25:59     56s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/13 15:25:59     56s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]         100% 
[04/13 15:25:59     56s]         Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:25:59     56s]     Iteration 1 done.
[04/13 15:25:59     56s]     Iteration 2...
[04/13 15:25:59     56s]       Artificially removing short and long paths...
[04/13 15:25:59     56s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[04/13 15:25:59     56s]         Legalizing clock trees...
[04/13 15:25:59     56s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]         Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[04/13 15:25:59     56s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/13 15:25:59     56s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]         100% 
[04/13 15:25:59     56s]         Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]     Iteration 2 done.
[04/13 15:25:59     56s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[04/13 15:25:59     56s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]       cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.101fF, leaf=21.808fF, total=25.909fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=50.715um, leaf=190.404um, total=241.119um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_27_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
[04/13 15:25:59     56s]     Legalizer API calls during this step: 161 succeeded with high effort: 161 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:25:59     56s]   Reducing clock tree power 3...
[04/13 15:25:59     56s]     Artificially removing short and long paths...
[04/13 15:25:59     56s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]     Initial gate capacitance is (rise=86.923fF fall=78.522fF).
[04/13 15:25:59     56s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/13 15:25:59     56s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]     100% 
[04/13 15:25:59     56s]     Clock DAG stats after 'Reducing clock tree power 3':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]       cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.101fF, leaf=21.808fF, total=25.909fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=50.715um, leaf=190.404um, total=241.119um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_27_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Reducing clock tree power 3':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
[04/13 15:25:59     56s]     Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Improving insertion delay...
[04/13 15:25:59     56s]     Clock DAG stats after 'Improving insertion delay':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]       cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.101fF, leaf=21.808fF, total=25.909fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=50.715um, leaf=190.404um, total=241.119um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Improving insertion delay': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Improving insertion delay':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_27_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Improving insertion delay':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
[04/13 15:25:59     56s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Wire Opt OverFix...
[04/13 15:25:59     56s]     Wire Reduction extra effort...
[04/13 15:25:59     56s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[04/13 15:25:59     56s]       Artificially removing short and long paths...
[04/13 15:25:59     56s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]       Global shorten wires A0...
[04/13 15:25:59     56s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]       Move For Wirelength - core...
[04/13 15:25:59     56s]         Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=2, computed=2, moveTooSmall=12, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=0, accepted=0
[04/13 15:25:59     56s]         Max accepted move=0.000um, total accepted move=0.000um
[04/13 15:25:59     56s]         Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]       Global shorten wires A1...
[04/13 15:25:59     56s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]       Move For Wirelength - core...
[04/13 15:25:59     56s]         Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=3, computed=1, moveTooSmall=8, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=0, accepted=0
[04/13 15:25:59     56s]         Max accepted move=0.000um, total accepted move=0.000um
[04/13 15:25:59     56s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]       Global shorten wires B...
[04/13 15:25:59     56s]         Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]       Move For Wirelength - branch...
[04/13 15:25:59     56s]         Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=0, computed=4, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
[04/13 15:25:59     56s]         Max accepted move=0.000um, total accepted move=0.000um
[04/13 15:25:59     56s]         Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[04/13 15:25:59     56s]       Clock DAG stats after 'Wire Reduction extra effort':
[04/13 15:25:59     56s]         cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]         cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]         cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]         sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]         wire capacitance : top=0.000fF, trunk=4.101fF, leaf=21.808fF, total=25.909fF
[04/13 15:25:59     56s]         wire lengths     : top=0.000um, trunk=50.715um, leaf=190.404um, total=241.119um
[04/13 15:25:59     56s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
[04/13 15:25:59     56s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[04/13 15:25:59     56s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[04/13 15:25:59     56s]         Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]         Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[04/13 15:25:59     56s]          Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]          ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[04/13 15:25:59     56s]         skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
[04/13 15:25:59     56s]             min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]             max path sink: v/in1_reg/q_reg_27_/CK
[04/13 15:25:59     56s]       Skew group summary after 'Wire Reduction extra effort':
[04/13 15:25:59     56s]         skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
[04/13 15:25:59     56s]       Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]     Optimizing orientation...
[04/13 15:25:59     56s]     FlipOpt...
[04/13 15:25:59     56s]     Disconnecting clock tree from netlist...
[04/13 15:25:59     56s]     Disconnecting clock tree from netlist done.
[04/13 15:25:59     56s]     Performing Single Threaded FlipOpt
[04/13 15:25:59     56s]     Optimizing orientation on clock cells...
[04/13 15:25:59     56s]       Orientation Wirelength Optimization: Attempted = 6 , Succeeded = 2 , Constraints Broken = 2 , CannotMove = 2 , Illegal = 0 , Other = 0
[04/13 15:25:59     56s]     Optimizing orientation on clock cells done.
[04/13 15:25:59     56s]     Resynthesising clock tree into netlist...
[04/13 15:25:59     56s]       Reset timing graph...
[04/13 15:25:59     56s] Ignoring AAE DB Resetting ...
[04/13 15:25:59     56s]       Reset timing graph done.
[04/13 15:25:59     56s]     Resynthesising clock tree into netlist done.
[04/13 15:25:59     56s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]     Initializing Timing Graph...
[04/13 15:25:59     56s]     Initializing Timing Graph done.
[04/13 15:25:59     56s] End AAE Lib Interpolated Model. (MEM=1835.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:59     56s]     Clock DAG stats after 'Wire Opt OverFix':
[04/13 15:25:59     56s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]       cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]       cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]       wire capacitance : top=0.000fF, trunk=4.063fF, leaf=21.593fF, total=25.656fF
[04/13 15:25:59     56s]       wire lengths     : top=0.000um, trunk=50.265um, leaf=189.355um, total=239.620um
[04/13 15:25:59     56s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
[04/13 15:25:59     56s]     Clock DAG net violations after 'Wire Opt OverFix': none
[04/13 15:25:59     56s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[04/13 15:25:59     56s]       Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[04/13 15:25:59     56s]        Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]     Primary reporting skew groups after 'Wire Opt OverFix':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
[04/13 15:25:59     56s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]           max path sink: v/in1_reg/q_reg_27_/CK
[04/13 15:25:59     56s]     Skew group summary after 'Wire Opt OverFix':
[04/13 15:25:59     56s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
[04/13 15:25:59     56s]     Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Total capacitance is (rise=112.579fF fall=104.179fF), of which (rise=25.656fF fall=25.656fF) is wire, and (rise=86.923fF fall=78.522fF) is gate.
[04/13 15:25:59     56s]   Stage::Polishing done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/13 15:25:59     56s]   Stage::Updating netlist...
[04/13 15:25:59     56s]   Reset timing graph...
[04/13 15:25:59     56s] Ignoring AAE DB Resetting ...
[04/13 15:25:59     56s]   Reset timing graph done.
[04/13 15:25:59     56s]   Setting non-default rules before calling refine place.
[04/13 15:25:59     56s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1835.3M
[04/13 15:25:59     56s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:1835.3M
[04/13 15:25:59     56s]   Leaving CCOpt scope - ClockRefiner...
[04/13 15:25:59     56s]   Assigned high priority to 1 instances.
[04/13 15:25:59     56s]   Performing Clock Only Refine Place.
[04/13 15:25:59     56s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[04/13 15:25:59     56s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1835.3M
[04/13 15:25:59     56s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1835.3M
[04/13 15:25:59     56s] z: 2, totalTracks: 1
[04/13 15:25:59     56s] z: 4, totalTracks: 1
[04/13 15:25:59     56s] z: 6, totalTracks: 1
[04/13 15:25:59     56s] z: 8, totalTracks: 1
[04/13 15:25:59     56s] #spOpts: N=45 mergeVia=F 
[04/13 15:25:59     56s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1835.3M
[04/13 15:25:59     56s] Info: 4 insts are soft-fixed.
[04/13 15:25:59     56s] OPERPROF:       Starting CMU at level 4, MEM:1835.3M
[04/13 15:25:59     56s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1835.3M
[04/13 15:25:59     56s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1835.3M
[04/13 15:25:59     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1835.3MB).
[04/13 15:25:59     56s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.007, MEM:1835.3M
[04/13 15:25:59     56s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.007, MEM:1835.3M
[04/13 15:25:59     56s] TDRefine: refinePlace mode spiral search
[04/13 15:25:59     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.60910.8
[04/13 15:25:59     56s] OPERPROF: Starting RefinePlace at level 1, MEM:1835.3M
[04/13 15:25:59     56s] *** Starting refinePlace (0:00:56.4 mem=1835.3M) ***
[04/13 15:25:59     56s] Total net bbox length = 1.867e+04 (1.056e+04 8.111e+03) (ext = 4.776e+03)
[04/13 15:25:59     56s] Info: 4 insts are soft-fixed.
[04/13 15:25:59     56s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:59     56s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:59     56s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1835.3M
[04/13 15:25:59     56s] Starting refinePlace ...
[04/13 15:25:59     56s] One DDP V2 for no tweak run.
[04/13 15:25:59     56s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:59     56s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1835.3MB
[04/13 15:25:59     56s] Statistics of distance of Instance movement in refine placement:
[04/13 15:25:59     56s]   maximum (X+Y) =         0.00 um
[04/13 15:25:59     56s]   mean    (X+Y) =         0.00 um
[04/13 15:25:59     56s] Summary Report:
[04/13 15:25:59     56s] Instances move: 0 (out of 1506 movable)
[04/13 15:25:59     56s] Instances flipped: 0
[04/13 15:25:59     56s] Mean displacement: 0.00 um
[04/13 15:25:59     56s] Max displacement: 0.00 um 
[04/13 15:25:59     56s] Total instances moved : 0
[04/13 15:25:59     56s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:1835.3M
[04/13 15:25:59     56s] Total net bbox length = 1.867e+04 (1.056e+04 8.111e+03) (ext = 4.776e+03)
[04/13 15:25:59     56s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1835.3MB
[04/13 15:25:59     56s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1835.3MB) @(0:00:56.4 - 0:00:56.4).
[04/13 15:25:59     56s] *** Finished refinePlace (0:00:56.4 mem=1835.3M) ***
[04/13 15:25:59     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.60910.8
[04/13 15:25:59     56s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.008, MEM:1835.3M
[04/13 15:25:59     56s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1835.3M
[04/13 15:25:59     56s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1835.3M
[04/13 15:25:59     56s]   ClockRefiner summary
[04/13 15:25:59     56s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 75).
[04/13 15:25:59     56s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[04/13 15:25:59     56s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 71).
[04/13 15:25:59     56s]   Revert refine place priority changes on 0 instances.
[04/13 15:25:59     56s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/13 15:25:59     56s]   CCOpt::Phase::eGRPC...
[04/13 15:25:59     56s]   eGR Post Conditioning loop iteration 0...
[04/13 15:25:59     56s]     Clock implementation routing...
[04/13 15:25:59     56s]       Leaving CCOpt scope - Routing Tools...
[04/13 15:25:59     56s] Net route status summary:
[04/13 15:25:59     56s]   Clock:         5 (unrouted=5, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/13 15:25:59     56s]   Non-clock:  1683 (unrouted=43, trialRouted=1640, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=39, (crossesIlmBoundary AND tooFewTerms=0)])
[04/13 15:25:59     56s]       Routing using eGR only...
[04/13 15:25:59     56s]         Early Global Route - eGR only step...
[04/13 15:25:59     56s] (ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
[04/13 15:25:59     56s] (ccopt eGR): Start to route 5 all nets
[04/13 15:25:59     56s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Import and model ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Create place DB ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Import place data ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Read instances and placement ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Read nets ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Create route DB ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       == Non-default Options ==
[04/13 15:25:59     56s] (I)       Clean congestion better                            : true
[04/13 15:25:59     56s] (I)       Estimate vias on DPT layer                         : true
[04/13 15:25:59     56s] (I)       Clean congestion layer assignment rounds           : 3
[04/13 15:25:59     56s] (I)       Layer constraints as soft constraints              : true
[04/13 15:25:59     56s] (I)       Soft top layer                                     : true
[04/13 15:25:59     56s] (I)       Skip prospective layer relax nets                  : true
[04/13 15:25:59     56s] (I)       Better NDR handling                                : true
[04/13 15:25:59     56s] (I)       Improved NDR modeling in LA                        : true
[04/13 15:25:59     56s] (I)       Routing cost fix for NDR handling                  : true
[04/13 15:25:59     56s] (I)       Update initial WL after Phase 1a                   : true
[04/13 15:25:59     56s] (I)       Block tracks for preroutes                         : true
[04/13 15:25:59     56s] (I)       Assign IRoute by net group key                     : true
[04/13 15:25:59     56s] (I)       Block unroutable channels                          : true
[04/13 15:25:59     56s] (I)       Block unroutable channel fix                       : true
[04/13 15:25:59     56s] (I)       Block unroutable channels 3D                       : true
[04/13 15:25:59     56s] (I)       Bound layer relaxed segment wl                     : true
[04/13 15:25:59     56s] (I)       Bound layer relaxed segment wl fix                 : true
[04/13 15:25:59     56s] (I)       Blocked pin reach length threshold                 : 2
[04/13 15:25:59     56s] (I)       Check blockage within NDR space in TA              : true
[04/13 15:25:59     56s] (I)       Skip must join for term with via pillar            : true
[04/13 15:25:59     56s] (I)       Model find APA for IO pin                          : true
[04/13 15:25:59     56s] (I)       On pin location for off pin term                   : true
[04/13 15:25:59     56s] (I)       Handle EOL spacing                                 : true
[04/13 15:25:59     56s] (I)       Merge PG vias by gap                               : true
[04/13 15:25:59     56s] (I)       Maximum routing layer                              : 7
[04/13 15:25:59     56s] (I)       Route selected nets only                           : true
[04/13 15:25:59     56s] (I)       Refine MST                                         : true
[04/13 15:25:59     56s] (I)       Honor PRL                                          : true
[04/13 15:25:59     56s] (I)       Strong congestion aware                            : true
[04/13 15:25:59     56s] (I)       Improved initial location for IRoutes              : true
[04/13 15:25:59     56s] (I)       Multi panel TA                                     : true
[04/13 15:25:59     56s] (I)       Penalize wire overlap                              : true
[04/13 15:25:59     56s] (I)       Expand small instance blockage                     : true
[04/13 15:25:59     56s] (I)       Reduce via in TA                                   : true
[04/13 15:25:59     56s] (I)       SS-aware routing                                   : true
[04/13 15:25:59     56s] (I)       Improve tree edge sharing                          : true
[04/13 15:25:59     56s] (I)       Improve 2D via estimation                          : true
[04/13 15:25:59     56s] (I)       Refine Steiner tree                                : true
[04/13 15:25:59     56s] (I)       Build spine tree                                   : true
[04/13 15:25:59     56s] (I)       Model pass through capacity                        : true
[04/13 15:25:59     56s] (I)       Extend blockages by a half GCell                   : true
[04/13 15:25:59     56s] (I)       Consider pin shapes                                : true
[04/13 15:25:59     56s] (I)       Consider pin shapes for all nodes                  : true
[04/13 15:25:59     56s] (I)       Consider NR APA                                    : true
[04/13 15:25:59     56s] (I)       Consider IO pin shape                              : true
[04/13 15:25:59     56s] (I)       Fix pin connection bug                             : true
[04/13 15:25:59     56s] (I)       Consider layer RC for local wires                  : true
[04/13 15:25:59     56s] (I)       LA-aware pin escape length                         : 2
[04/13 15:25:59     56s] (I)       Connect multiple ports                             : true
[04/13 15:25:59     56s] (I)       Split for must join                                : true
[04/13 15:25:59     56s] (I)       Number of threads                                  : 1
[04/13 15:25:59     56s] (I)       Routing effort level                               : 10000
[04/13 15:25:59     56s] (I)       Special modeling for N7                            : 0
[04/13 15:25:59     56s] (I)       Special modeling for N6                            : 0
[04/13 15:25:59     56s] (I)       Special modeling for N3 v9                         : 0
[04/13 15:25:59     56s] (I)       Special modeling for N5 v6                         : 0
[04/13 15:25:59     56s] (I)       Special modeling for N5PPv2                        : 0
[04/13 15:25:59     56s] (I)       Special settings for S3                            : 0
[04/13 15:25:59     56s] (I)       Special settings for S4                            : 0
[04/13 15:25:59     56s] (I)       Special settings for S5 v2                         : 0
[04/13 15:25:59     56s] (I)       Special settings for S7                            : 0
[04/13 15:25:59     56s] (I)       Special settings for S8                            : 0
[04/13 15:25:59     56s] (I)       Prefer layer length threshold                      : 8
[04/13 15:25:59     56s] (I)       Overflow penalty cost                              : 10
[04/13 15:25:59     56s] (I)       A-star cost                                        : 0.300000
[04/13 15:25:59     56s] (I)       Misalignment cost                                  : 10.000000
[04/13 15:25:59     56s] (I)       Threshold for short IRoute                         : 6
[04/13 15:25:59     56s] (I)       Via cost during post routing                       : 1.000000
[04/13 15:25:59     56s] (I)       Layer congestion ratios                            : { { 1.0 } }
[04/13 15:25:59     56s] (I)       Source-to-sink ratio                               : 0.300000
[04/13 15:25:59     56s] (I)       Scenic ratio bound                                 : 3.000000
[04/13 15:25:59     56s] (I)       Segment layer relax scenic ratio                   : 1.250000
[04/13 15:25:59     56s] (I)       Source-sink aware LA ratio                         : 0.500000
[04/13 15:25:59     56s] (I)       PG-aware similar topology routing                  : true
[04/13 15:25:59     56s] (I)       Maze routing via cost fix                          : true
[04/13 15:25:59     56s] (I)       Apply PRL on PG terms                              : true
[04/13 15:25:59     56s] (I)       Apply PRL on obs objects                           : true
[04/13 15:25:59     56s] (I)       Handle range-type spacing rules                    : true
[04/13 15:25:59     56s] (I)       PG gap threshold multiplier                        : 10.000000
[04/13 15:25:59     56s] (I)       Parallel spacing query fix                         : true
[04/13 15:25:59     56s] (I)       Force source to root IR                            : true
[04/13 15:25:59     56s] (I)       Layer Weights                                      : L2:4 L3:2.5
[04/13 15:25:59     56s] (I)       Do not relax to DPT layer                          : true
[04/13 15:25:59     56s] (I)       No DPT in post routing                             : true
[04/13 15:25:59     56s] (I)       Modeling PG via merging fix                        : true
[04/13 15:25:59     56s] (I)       Shield aware TA                                    : true
[04/13 15:25:59     56s] (I)       Strong shield aware TA                             : true
[04/13 15:25:59     56s] (I)       Overflow calculation fix in LA                     : true
[04/13 15:25:59     56s] (I)       Post routing fix                                   : true
[04/13 15:25:59     56s] (I)       Strong post routing                                : true
[04/13 15:25:59     56s] (I)       NDR via pillar fix                                 : true
[04/13 15:25:59     56s] (I)       Violation on path threshold                        : 1
[04/13 15:25:59     56s] (I)       Pass through capacity modeling                     : true
[04/13 15:25:59     56s] (I)       Select the non-relaxed segments in post routing stage : true
[04/13 15:25:59     56s] (I)       Select term pin box for io pin                     : true
[04/13 15:25:59     56s] (I)       Penalize NDR sharing                               : true
[04/13 15:25:59     56s] (I)       Keep fixed segments                                : true
[04/13 15:25:59     56s] (I)       Reorder net groups by key                          : true
[04/13 15:25:59     56s] (I)       Increase net scenic ratio                          : true
[04/13 15:25:59     56s] (I)       Method to set GCell size                           : row
[04/13 15:25:59     56s] (I)       Avoid high resistance layers                       : true
[04/13 15:25:59     56s] (I)       Connect multiple ports and must join fix           : true
[04/13 15:25:59     56s] (I)       Fix unreachable term connection                    : true
[04/13 15:25:59     56s] (I)       Model find APA for IO pin fix                      : true
[04/13 15:25:59     56s] (I)       Avoid connecting non-metal layers                  : true
[04/13 15:25:59     56s] (I)       Use track pitch for NDR                            : true
[04/13 15:25:59     56s] (I)       Counted 1192 PG shapes. We will not process PG shapes layer by layer.
[04/13 15:25:59     56s] (I)       Started Import route data (1T) ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Use row-based GCell size
[04/13 15:25:59     56s] (I)       Use row-based GCell align
[04/13 15:25:59     56s] (I)       GCell unit size   : 2800
[04/13 15:25:59     56s] (I)       GCell multiplier  : 1
[04/13 15:25:59     56s] (I)       GCell row height  : 2800
[04/13 15:25:59     56s] (I)       Actual row height : 2800
[04/13 15:25:59     56s] (I)       GCell align ref   : 74860 75040
[04/13 15:25:59     56s] [NR-eGR] Track table information for default rule: 
[04/13 15:25:59     56s] [NR-eGR] metal1 has no routable track
[04/13 15:25:59     56s] [NR-eGR] metal2 has single uniform track structure
[04/13 15:25:59     56s] [NR-eGR] metal3 has single uniform track structure
[04/13 15:25:59     56s] [NR-eGR] metal4 has single uniform track structure
[04/13 15:25:59     56s] [NR-eGR] metal5 has single uniform track structure
[04/13 15:25:59     56s] [NR-eGR] metal6 has single uniform track structure
[04/13 15:25:59     56s] [NR-eGR] metal7 has single uniform track structure
[04/13 15:25:59     56s] (I)       ===========================================================================
[04/13 15:25:59     56s] (I)       == Report All Rule Vias ==
[04/13 15:25:59     56s] (I)       ===========================================================================
[04/13 15:25:59     56s] (I)        Via Rule : (Default)
[04/13 15:25:59     56s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/13 15:25:59     56s] (I)       ---------------------------------------------------------------------------
[04/13 15:25:59     56s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/13 15:25:59     56s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/13 15:25:59     56s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/13 15:25:59     56s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/13 15:25:59     56s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/13 15:25:59     56s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/13 15:25:59     56s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/13 15:25:59     56s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/13 15:25:59     56s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/13 15:25:59     56s] (I)       ===========================================================================
[04/13 15:25:59     56s] (I)       Started Read blockages ( Layer 2-7 ) ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Read routing blockages ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Read instance blockages ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Read PG blockages ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] [NR-eGR] Read 8995 PG shapes
[04/13 15:25:59     56s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Read boundary cut boxes ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] [NR-eGR] #Routing Blockages  : 0
[04/13 15:25:59     56s] [NR-eGR] #Instance Blockages : 0
[04/13 15:25:59     56s] [NR-eGR] #PG Blockages       : 8995
[04/13 15:25:59     56s] [NR-eGR] #Halo Blockages     : 0
[04/13 15:25:59     56s] [NR-eGR] #Boundary Blockages : 0
[04/13 15:25:59     56s] (I)       Finished Read blockages ( Layer 2-7 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Read blackboxes ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/13 15:25:59     56s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Read prerouted ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/13 15:25:59     56s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Read unlegalized nets ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Read nets ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] [NR-eGR] Read numTotalNets=1649  numIgnoredNets=1644
[04/13 15:25:59     56s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] [NR-eGR] Connected 0 must-join pins/ports
[04/13 15:25:59     56s] (I)       Started Set up via pillars ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       early_global_route_priority property id does not exist.
[04/13 15:25:59     56s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Model blockages into capacity
[04/13 15:25:59     56s] (I)       Read Num Blocks=8995  Num Prerouted Wires=0  Num CS=0
[04/13 15:25:59     56s] (I)       Started Initialize 3D capacity ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Layer 1 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:59     56s] (I)       Layer 2 (H) : #blockages 1230 : #preroutes 0
[04/13 15:25:59     56s] (I)       Layer 3 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:59     56s] (I)       Layer 4 (H) : #blockages 1230 : #preroutes 0
[04/13 15:25:59     56s] (I)       Layer 5 (V) : #blockages 2949 : #preroutes 0
[04/13 15:25:59     56s] (I)       Layer 6 (H) : #blockages 2766 : #preroutes 0
[04/13 15:25:59     56s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       -- layer congestion ratio --
[04/13 15:25:59     56s] (I)       Layer 1 : 0.100000
[04/13 15:25:59     56s] (I)       Layer 2 : 0.700000
[04/13 15:25:59     56s] (I)       Layer 3 : 0.700000
[04/13 15:25:59     56s] (I)       Layer 4 : 1.000000
[04/13 15:25:59     56s] (I)       Layer 5 : 1.000000
[04/13 15:25:59     56s] (I)       Layer 6 : 1.000000
[04/13 15:25:59     56s] (I)       Layer 7 : 1.000000
[04/13 15:25:59     56s] (I)       ----------------------------
[04/13 15:25:59     56s] (I)       Started Move terms for access ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Moved 1 terms for better access 
[04/13 15:25:59     56s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Number of ignored nets                =      0
[04/13 15:25:59     56s] (I)       Number of connected nets              =      0
[04/13 15:25:59     56s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/13 15:25:59     56s] (I)       Number of clock nets                  =      5.  Ignored: No
[04/13 15:25:59     56s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/13 15:25:59     56s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/13 15:25:59     56s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/13 15:25:59     56s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/13 15:25:59     56s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/13 15:25:59     56s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/13 15:25:59     56s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/13 15:25:59     56s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Read aux data ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Others data preparation ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[04/13 15:25:59     56s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Create route kernel ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Ndr track 0 does not exist
[04/13 15:25:59     56s] (I)       Ndr track 0 does not exist
[04/13 15:25:59     56s] (I)       ---------------------Grid Graph Info--------------------
[04/13 15:25:59     56s] (I)       Routing area        : (0, 0) - (262960, 262080)
[04/13 15:25:59     56s] (I)       Core area           : (74860, 75040) - (188100, 187040)
[04/13 15:25:59     56s] (I)       Site width          :   380  (dbu)
[04/13 15:25:59     56s] (I)       Row height          :  2800  (dbu)
[04/13 15:25:59     56s] (I)       GCell row height    :  2800  (dbu)
[04/13 15:25:59     56s] (I)       GCell width         :  2800  (dbu)
[04/13 15:25:59     56s] (I)       GCell height        :  2800  (dbu)
[04/13 15:25:59     56s] (I)       Grid                :    94    93     7
[04/13 15:25:59     56s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[04/13 15:25:59     56s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0
[04/13 15:25:59     56s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800
[04/13 15:25:59     56s] (I)       Default wire width  :   140   140   140   280   280   280   800
[04/13 15:25:59     56s] (I)       Default wire space  :   130   140   140   280   280   280   800
[04/13 15:25:59     56s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600
[04/13 15:25:59     56s] (I)       Default pitch size  :   270   380   280   560   560   560  1680
[04/13 15:25:59     56s] (I)       First track coord   :     0   190   140   570   700   570  1260
[04/13 15:25:59     56s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67
[04/13 15:25:59     56s] (I)       Total num of tracks :     0   692   936   469   467   469   156
[04/13 15:25:59     56s] (I)       Num of masks        :     1     1     1     1     1     1     1
[04/13 15:25:59     56s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[04/13 15:25:59     56s] (I)       --------------------------------------------------------
[04/13 15:25:59     56s] 
[04/13 15:25:59     56s] [NR-eGR] ============ Routing rule table ============
[04/13 15:25:59     56s] [NR-eGR] Rule id: 0  Nets: 5 
[04/13 15:25:59     56s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/13 15:25:59     56s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200
[04/13 15:25:59     56s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[04/13 15:25:59     56s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:59     56s] [NR-eGR] Rule id: 1  Nets: 0 
[04/13 15:25:59     56s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/13 15:25:59     56s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680
[04/13 15:25:59     56s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:59     56s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:59     56s] [NR-eGR] ========================================
[04/13 15:25:59     56s] [NR-eGR] 
[04/13 15:25:59     56s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/13 15:25:59     56s] (I)       blocked tracks on layer2 : = 4060 / 64356 (6.31%)
[04/13 15:25:59     56s] (I)       blocked tracks on layer3 : = 820 / 87984 (0.93%)
[04/13 15:25:59     56s] (I)       blocked tracks on layer4 : = 2870 / 43617 (6.58%)
[04/13 15:25:59     56s] (I)       blocked tracks on layer5 : = 820 / 43898 (1.87%)
[04/13 15:25:59     56s] (I)       blocked tracks on layer6 : = 27536 / 43617 (63.13%)
[04/13 15:25:59     56s] (I)       blocked tracks on layer7 : = 9752 / 14664 (66.50%)
[04/13 15:25:59     56s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Reset routing kernel
[04/13 15:25:59     56s] (I)       Started Global Routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Initialization ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       totalPins=80  totalGlobalPin=80 (100.00%)
[04/13 15:25:59     56s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Net group 1 ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Generate topology ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       total 2D Cap : 129551 = (87164 H, 42387 V)
[04/13 15:25:59     56s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1a Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1a ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Pattern routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:25:59     56s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 166 = (65 H, 101 V) = (0.07% H, 0.24% V) = (9.100e+01um H, 1.414e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1b Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1b ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Monotonic routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 166 = (65 H, 101 V) = (0.07% H, 0.24% V) = (9.100e+01um H, 1.414e+02um V)
[04/13 15:25:59     56s] (I)       Overflow of layer group 1: 0.00% H + 0.16% V. EstWL: 2.324000e+02um
[04/13 15:25:59     56s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1c Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1c ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Two level routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Level2 Grid: 19 x 19
[04/13 15:25:59     56s] (I)       Started Two Level Routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 166 = (65 H, 101 V) = (0.07% H, 0.24% V) = (9.100e+01um H, 1.414e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1d Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1d ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Detoured routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 220 = (119 H, 101 V) = (0.14% H, 0.24% V) = (1.666e+02um H, 1.414e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1e Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1e ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Route legalization ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 220 = (119 H, 101 V) = (0.14% H, 0.24% V) = (1.666e+02um H, 1.414e+02um V)
[04/13 15:25:59     56s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.080000e+02um
[04/13 15:25:59     56s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1f Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1f ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Congestion clean ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 220 = (119 H, 101 V) = (0.14% H, 0.24% V) = (1.666e+02um H, 1.414e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1g Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1g ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Post Routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 182 = (107 H, 75 V) = (0.12% H, 0.18% V) = (1.498e+02um H, 1.050e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       numNets=5  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=12
[04/13 15:25:59     56s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1h Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1h ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Post Routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 182 = (107 H, 75 V) = (0.12% H, 0.18% V) = (1.498e+02um H, 1.050e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Layer assignment (1T) ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Net group 2 ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Generate topology ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       total 2D Cap : 188750 = (130242 H, 58508 V)
[04/13 15:25:59     56s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1a Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1a ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Pattern routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:25:59     56s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 336 = (164 H, 172 V) = (0.13% H, 0.29% V) = (2.296e+02um H, 2.408e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1b Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1b ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Monotonic routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 336 = (164 H, 172 V) = (0.13% H, 0.29% V) = (2.296e+02um H, 2.408e+02um V)
[04/13 15:25:59     56s] (I)       Overflow of layer group 2: 0.00% H + 0.15% V. EstWL: 4.704000e+02um
[04/13 15:25:59     56s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1c Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1c ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Two level routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Level2 Grid: 19 x 19
[04/13 15:25:59     56s] (I)       Started Two Level Routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 336 = (164 H, 172 V) = (0.13% H, 0.29% V) = (2.296e+02um H, 2.408e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1d Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1d ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Detoured routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 364 = (192 H, 172 V) = (0.15% H, 0.29% V) = (2.688e+02um H, 2.408e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1e Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1e ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Route legalization ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 364 = (192 H, 172 V) = (0.15% H, 0.29% V) = (2.688e+02um H, 2.408e+02um V)
[04/13 15:25:59     56s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.096000e+02um
[04/13 15:25:59     56s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1f Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1f ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Congestion clean ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 364 = (192 H, 172 V) = (0.15% H, 0.29% V) = (2.688e+02um H, 2.408e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1g Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1g ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Post Routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 326 = (180 H, 146 V) = (0.14% H, 0.25% V) = (2.520e+02um H, 2.044e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       numNets=3  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=0
[04/13 15:25:59     56s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 7]
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1h Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1h ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Post Routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 326 = (180 H, 146 V) = (0.14% H, 0.25% V) = (2.520e+02um H, 2.044e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Net group 3 ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Generate topology ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       total 2D Cap : 193692 = (135184 H, 58508 V)
[04/13 15:25:59     56s] [NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 7]
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1a Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1a ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Pattern routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:25:59     56s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 480 = (237 H, 243 V) = (0.18% H, 0.42% V) = (3.318e+02um H, 3.402e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1b Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1b ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Monotonic routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 480 = (237 H, 243 V) = (0.18% H, 0.42% V) = (3.318e+02um H, 3.402e+02um V)
[04/13 15:25:59     56s] (I)       Overflow of layer group 3: 0.00% H + 0.15% V. EstWL: 6.720000e+02um
[04/13 15:25:59     56s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1c Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1c ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Two level routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Level2 Grid: 19 x 19
[04/13 15:25:59     56s] (I)       Started Two Level Routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 480 = (237 H, 243 V) = (0.18% H, 0.42% V) = (3.318e+02um H, 3.402e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1d Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1d ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Detoured routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 508 = (265 H, 243 V) = (0.20% H, 0.42% V) = (3.710e+02um H, 3.402e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1e Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1e ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Route legalization ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 508 = (265 H, 243 V) = (0.20% H, 0.42% V) = (3.710e+02um H, 3.402e+02um V)
[04/13 15:25:59     56s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.112000e+02um
[04/13 15:25:59     56s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1f Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1f ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Congestion clean ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 508 = (265 H, 243 V) = (0.20% H, 0.42% V) = (3.710e+02um H, 3.402e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1g Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1g ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Post Routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 461 = (253 H, 208 V) = (0.19% H, 0.36% V) = (3.542e+02um H, 2.912e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       numNets=3  numFullyRipUpNets=0  numPartialRipUpNets=3 routedWL=0
[04/13 15:25:59     56s] [NR-eGR] Create a new net group with 3 nets and layer range [2, 7]
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1h Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1h ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Post Routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 461 = (253 H, 208 V) = (0.19% H, 0.36% V) = (3.542e+02um H, 2.912e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Net group 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Net group 4 ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Generate topology ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       total 2D Cap : 256448 = (135184 H, 121264 V)
[04/13 15:25:59     56s] [NR-eGR] Layer group 4: route 3 net(s) in layer range [2, 7]
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1a Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1a ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Pattern routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 17
[04/13 15:25:59     56s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 724 = (366 H, 358 V) = (0.27% H, 0.30% V) = (5.124e+02um H, 5.012e+02um V)
[04/13 15:25:59     56s] (I)       Started Add via demand to 2D ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1b Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1b ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Monotonic routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 724 = (366 H, 358 V) = (0.27% H, 0.30% V) = (5.124e+02um H, 5.012e+02um V)
[04/13 15:25:59     56s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.013600e+03um
[04/13 15:25:59     56s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/13 15:25:59     56s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/13 15:25:59     56s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1c Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1c ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Two level routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Level2 Grid: 19 x 19
[04/13 15:25:59     56s] (I)       Started Two Level Routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 724 = (366 H, 358 V) = (0.27% H, 0.30% V) = (5.124e+02um H, 5.012e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1d Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1d ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Detoured routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 726 = (370 H, 356 V) = (0.27% H, 0.29% V) = (5.180e+02um H, 4.984e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1e Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1e ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Route legalization ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 726 = (370 H, 356 V) = (0.27% H, 0.29% V) = (5.180e+02um H, 4.984e+02um V)
[04/13 15:25:59     56s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.016400e+03um
[04/13 15:25:59     56s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1f Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1f ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 726 = (370 H, 356 V) = (0.27% H, 0.29% V) = (5.180e+02um H, 4.984e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1g Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1g ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Post Routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 726 = (370 H, 356 V) = (0.27% H, 0.29% V) = (5.180e+02um H, 4.984e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1h Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1h ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Post Routing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Usage: 726 = (370 H, 356 V) = (0.27% H, 0.29% V) = (5.180e+02um H, 4.984e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Layer assignment (1T) ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Net group 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/13 15:25:59     56s] [NR-eGR]                        OverCon            
[04/13 15:25:59     56s] [NR-eGR]                         #Gcell     %Gcell
[04/13 15:25:59     56s] [NR-eGR]       Layer                (0)    OverCon 
[04/13 15:25:59     56s] [NR-eGR] ----------------------------------------------
[04/13 15:25:59     56s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:59     56s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:59     56s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:59     56s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:59     56s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:59     56s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:59     56s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:59     56s] [NR-eGR] ----------------------------------------------
[04/13 15:25:59     56s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/13 15:25:59     56s] [NR-eGR] 
[04/13 15:25:59     56s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Export 3D cong map ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       total 2D Cap : 257267 = (135208 H, 122059 V)
[04/13 15:25:59     56s] (I)       Started Export 2D cong map ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/13 15:25:59     56s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/13 15:25:59     56s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Free existing wires ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       ============= Track Assignment ============
[04/13 15:25:59     56s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Track Assignment ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/13 15:25:59     56s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Run single-thread track assignment
[04/13 15:25:59     56s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Export ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] [NR-eGR] Started Export DB wires ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] [NR-eGR] Started Export all nets ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] [NR-eGR] Started Set wire vias ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:59     56s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5750
[04/13 15:25:59     56s] [NR-eGR] metal2  (2V) length: 5.306355e+03um, number of vias: 7668
[04/13 15:25:59     56s] [NR-eGR] metal3  (3H) length: 1.053049e+04um, number of vias: 2442
[04/13 15:25:59     56s] [NR-eGR] metal4  (4V) length: 3.929750e+03um, number of vias: 488
[04/13 15:25:59     56s] [NR-eGR] metal5  (5H) length: 1.960850e+03um, number of vias: 300
[04/13 15:25:59     56s] [NR-eGR] metal6  (6V) length: 1.506610e+03um, number of vias: 11
[04/13 15:25:59     56s] [NR-eGR] metal7  (7H) length: 3.080000e+01um, number of vias: 0
[04/13 15:25:59     56s] [NR-eGR] Total length: 2.326485e+04um, number of vias: 16659
[04/13 15:25:59     56s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:59     56s] [NR-eGR] Total eGR-routed clock nets wire length: 2.706850e+02um 
[04/13 15:25:59     56s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:59     56s] [NR-eGR] Report for selected net(s) only.
[04/13 15:25:59     56s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 79
[04/13 15:25:59     56s] [NR-eGR] metal2  (2V) length: 8.323500e+01um, number of vias: 104
[04/13 15:25:59     56s] [NR-eGR] metal3  (3H) length: 7.633000e+01um, number of vias: 37
[04/13 15:25:59     56s] [NR-eGR] metal4  (4V) length: 6.968000e+01um, number of vias: 5
[04/13 15:25:59     56s] [NR-eGR] metal5  (5H) length: 4.144000e+01um, number of vias: 0
[04/13 15:25:59     56s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[04/13 15:25:59     56s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[04/13 15:25:59     56s] [NR-eGR] Total length: 2.706850e+02um, number of vias: 225
[04/13 15:25:59     56s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:59     56s] [NR-eGR] Total routed clock nets wire length: 2.706850e+02um, number of vias: 225
[04/13 15:25:59     56s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:59     56s] (I)       Started Update net boxes ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Update timing ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Started Postprocess design ( Curr Mem: 1835.27 MB )
[04/13 15:25:59     56s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.27 MB )
[04/13 15:25:59     56s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1794.27 MB )
[04/13 15:25:59     56s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:25:59     56s] Set FIXED routing status on 5 net(s)
[04/13 15:25:59     56s]       Routing using eGR only done.
[04/13 15:25:59     56s] Net route status summary:
[04/13 15:25:59     56s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/13 15:25:59     56s]   Non-clock:  1683 (unrouted=43, trialRouted=1640, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=39, (crossesIlmBoundary AND tooFewTerms=0)])
[04/13 15:25:59     56s] 
[04/13 15:25:59     56s] CCOPT: Done with clock implementation routing.
[04/13 15:25:59     56s] 
[04/13 15:25:59     56s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:25:59     56s]     Clock implementation routing done.
[04/13 15:25:59     56s]     Leaving CCOpt scope - extractRC...
[04/13 15:25:59     56s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/13 15:25:59     56s] Extraction called for design 'ProcDpathAluWrapper' of instances=1506 and nets=1688 using extraction engine 'preRoute' .
[04/13 15:25:59     56s] PreRoute RC Extraction called for design ProcDpathAluWrapper.
[04/13 15:25:59     56s] RC Extraction called in multi-corner(1) mode.
[04/13 15:25:59     56s] RCMode: PreRoute
[04/13 15:25:59     56s]       RC Corner Indexes            0   
[04/13 15:25:59     56s] Capacitance Scaling Factor   : 1.00000 
[04/13 15:25:59     56s] Resistance Scaling Factor    : 1.00000 
[04/13 15:25:59     56s] Clock Cap. Scaling Factor    : 1.00000 
[04/13 15:25:59     56s] Clock Res. Scaling Factor    : 1.00000 
[04/13 15:25:59     56s] Shrink Factor                : 1.00000
[04/13 15:25:59     56s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/13 15:25:59     56s] Using capacitance table file ...
[04/13 15:25:59     56s] LayerId::1 widthSet size::4
[04/13 15:25:59     56s] LayerId::2 widthSet size::4
[04/13 15:25:59     56s] LayerId::3 widthSet size::4
[04/13 15:25:59     56s] LayerId::4 widthSet size::4
[04/13 15:25:59     56s] LayerId::5 widthSet size::4
[04/13 15:25:59     56s] LayerId::6 widthSet size::4
[04/13 15:25:59     56s] LayerId::7 widthSet size::4
[04/13 15:25:59     56s] LayerId::8 widthSet size::4
[04/13 15:25:59     56s] LayerId::9 widthSet size::4
[04/13 15:25:59     56s] LayerId::10 widthSet size::3
[04/13 15:25:59     56s] Updating RC grid for preRoute extraction ...
[04/13 15:25:59     56s] Initializing multi-corner capacitance tables ... 
[04/13 15:25:59     56s] Initializing multi-corner resistance tables ...
[04/13 15:25:59     56s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:25:59     56s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:25:59     56s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.332680 ; uaWl: 1.000000 ; uaWlH: 0.318206 ; aWlH: 0.000000 ; Pmax: 0.857500 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[04/13 15:25:59     56s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1794.266M)
[04/13 15:25:59     56s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/13 15:25:59     56s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:25:59     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:1794.3M
[04/13 15:25:59     56s] z: 2, totalTracks: 1
[04/13 15:25:59     56s] z: 4, totalTracks: 1
[04/13 15:25:59     56s] z: 6, totalTracks: 1
[04/13 15:25:59     56s] z: 8, totalTracks: 1
[04/13 15:25:59     56s] #spOpts: N=45 mergeVia=F 
[04/13 15:25:59     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1794.3M
[04/13 15:25:59     56s] OPERPROF:     Starting CMU at level 3, MEM:1794.3M
[04/13 15:25:59     56s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1794.3M
[04/13 15:25:59     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1794.3M
[04/13 15:25:59     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1794.3MB).
[04/13 15:25:59     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.008, MEM:1794.3M
[04/13 15:25:59     56s]     Calling post conditioning for eGRPC...
[04/13 15:25:59     56s]       eGRPC...
[04/13 15:25:59     56s]         eGRPC active optimizations:
[04/13 15:25:59     56s]          - Move Down
[04/13 15:25:59     56s]          - Downsizing before DRV sizing
[04/13 15:25:59     56s]          - DRV fixing with cell sizing
[04/13 15:25:59     56s]          - Move to fanout
[04/13 15:25:59     56s]          - Cloning
[04/13 15:25:59     56s]         
[04/13 15:25:59     56s]         Currently running CTS, using active skew data
[04/13 15:25:59     56s]         Reset bufferability constraints...
[04/13 15:25:59     56s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[04/13 15:25:59     56s]         Clock tree timing engine global stage delay update for delay_default:both.late...
[04/13 15:25:59     56s]         Initializing Timing Graph...
[04/13 15:25:59     56s]         Initializing Timing Graph done.
[04/13 15:25:59     56s] End AAE Lib Interpolated Model. (MEM=1794.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:59     56s]         Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]         Clock DAG stats eGRPC initial state:
[04/13 15:25:59     56s]           cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]           cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]           cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]           sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]           wire capacitance : top=0.000fF, trunk=4.624fF, leaf=23.364fF, total=27.989fF
[04/13 15:25:59     56s]           wire lengths     : top=0.000um, trunk=53.040um, leaf=217.645um, total=270.685um
[04/13 15:25:59     56s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
[04/13 15:25:59     56s]         Clock DAG net violations eGRPC initial state: none
[04/13 15:25:59     56s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[04/13 15:25:59     56s]           Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]           Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]         Clock DAG library cell distribution eGRPC initial state {count}:
[04/13 15:25:59     56s]            Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]            ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]         Primary reporting skew groups eGRPC initial state:
[04/13 15:25:59     56s]           skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
[04/13 15:25:59     56s]               min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]               max path sink: v/in0_reg/q_reg_4_/CK
[04/13 15:25:59     56s]         Skew group summary eGRPC initial state:
[04/13 15:25:59     56s]           skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
[04/13 15:25:59     56s]         eGRPC Moving buffers...
[04/13 15:25:59     56s]           Violation analysis...
[04/13 15:25:59     56s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]           Clock DAG stats after 'eGRPC Moving buffers':
[04/13 15:25:59     56s]             cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]             cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]             cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]             sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]             wire capacitance : top=0.000fF, trunk=4.624fF, leaf=23.364fF, total=27.989fF
[04/13 15:25:59     56s]             wire lengths     : top=0.000um, trunk=53.040um, leaf=217.645um, total=270.685um
[04/13 15:25:59     56s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
[04/13 15:25:59     56s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[04/13 15:25:59     56s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[04/13 15:25:59     56s]             Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]             Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[04/13 15:25:59     56s]              Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]              ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[04/13 15:25:59     56s]             skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
[04/13 15:25:59     56s]                 min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]                 max path sink: v/in0_reg/q_reg_4_/CK
[04/13 15:25:59     56s]           Skew group summary after 'eGRPC Moving buffers':
[04/13 15:25:59     56s]             skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
[04/13 15:25:59     56s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[04/13 15:25:59     56s]           Artificially removing long paths...
[04/13 15:25:59     56s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]           Modifying slew-target multiplier from 1 to 0.9
[04/13 15:25:59     56s]           Downsizing prefiltering...
[04/13 15:25:59     56s]           Downsizing prefiltering done.
[04/13 15:25:59     56s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[04/13 15:25:59     56s]           DoDownSizing Summary : numSized = 0, numUnchanged = 5, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[04/13 15:25:59     56s]           CCOpt-eGRPC Downsizing: considered: 5, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 4, unsuccessful: 0, sized: 0
[04/13 15:25:59     56s]           Reverting slew-target multiplier from 0.9 to 1
[04/13 15:25:59     56s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/13 15:25:59     56s]             cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]             cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]             cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]             sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]             wire capacitance : top=0.000fF, trunk=4.624fF, leaf=23.364fF, total=27.989fF
[04/13 15:25:59     56s]             wire lengths     : top=0.000um, trunk=53.040um, leaf=217.645um, total=270.685um
[04/13 15:25:59     56s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
[04/13 15:25:59     56s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[04/13 15:25:59     56s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/13 15:25:59     56s]             Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]             Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[04/13 15:25:59     56s]              Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]              ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/13 15:25:59     56s]             skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
[04/13 15:25:59     56s]                 min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]                 max path sink: v/in0_reg/q_reg_4_/CK
[04/13 15:25:59     56s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/13 15:25:59     56s]             skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
[04/13 15:25:59     56s]           Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]         eGRPC Fixing DRVs...
[04/13 15:25:59     56s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/13 15:25:59     56s]           CCOpt-eGRPC: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/13 15:25:59     56s]           
[04/13 15:25:59     56s]           PRO Statistics: Fix DRVs (cell sizing):
[04/13 15:25:59     56s]           =======================================
[04/13 15:25:59     56s]           
[04/13 15:25:59     56s]           Cell changes by Net Type:
[04/13 15:25:59     56s]           
[04/13 15:25:59     56s]           -------------------------------------------------------------------------------------------------
[04/13 15:25:59     56s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/13 15:25:59     56s]           -------------------------------------------------------------------------------------------------
[04/13 15:25:59     56s]           top                0            0           0            0                    0                0
[04/13 15:25:59     56s]           trunk              0            0           0            0                    0                0
[04/13 15:25:59     56s]           leaf               0            0           0            0                    0                0
[04/13 15:25:59     56s]           -------------------------------------------------------------------------------------------------
[04/13 15:25:59     56s]           Total              0            0           0            0                    0                0
[04/13 15:25:59     56s]           -------------------------------------------------------------------------------------------------
[04/13 15:25:59     56s]           
[04/13 15:25:59     56s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/13 15:25:59     56s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/13 15:25:59     56s]           
[04/13 15:25:59     56s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[04/13 15:25:59     56s]             cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]             cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]             cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]             sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]             wire capacitance : top=0.000fF, trunk=4.624fF, leaf=23.364fF, total=27.989fF
[04/13 15:25:59     56s]             wire lengths     : top=0.000um, trunk=53.040um, leaf=217.645um, total=270.685um
[04/13 15:25:59     56s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
[04/13 15:25:59     56s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[04/13 15:25:59     56s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[04/13 15:25:59     56s]             Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]             Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[04/13 15:25:59     56s]              Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]              ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[04/13 15:25:59     56s]             skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
[04/13 15:25:59     56s]                 min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]                 max path sink: v/in0_reg/q_reg_4_/CK
[04/13 15:25:59     56s]           Skew group summary after 'eGRPC Fixing DRVs':
[04/13 15:25:59     56s]             skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
[04/13 15:25:59     56s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:25:59     56s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]         
[04/13 15:25:59     56s]         Slew Diagnostics: After DRV fixing
[04/13 15:25:59     56s]         ==================================
[04/13 15:25:59     56s]         
[04/13 15:25:59     56s]         Global Causes:
[04/13 15:25:59     56s]         
[04/13 15:25:59     56s]         -------------------------------------
[04/13 15:25:59     56s]         Cause
[04/13 15:25:59     56s]         -------------------------------------
[04/13 15:25:59     56s]         DRV fixing with buffering is disabled
[04/13 15:25:59     56s]         -------------------------------------
[04/13 15:25:59     56s]         
[04/13 15:25:59     56s]         Top 5 overslews:
[04/13 15:25:59     56s]         
[04/13 15:25:59     56s]         ---------------------------------
[04/13 15:25:59     56s]         Overslew    Causes    Driving Pin
[04/13 15:25:59     56s]         ---------------------------------
[04/13 15:25:59     56s]           (empty table)
[04/13 15:25:59     56s]         ---------------------------------
[04/13 15:25:59     56s]         
[04/13 15:25:59     56s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/13 15:25:59     56s]         
[04/13 15:25:59     56s]         -------------------
[04/13 15:25:59     56s]         Cause    Occurences
[04/13 15:25:59     56s]         -------------------
[04/13 15:25:59     56s]           (empty table)
[04/13 15:25:59     56s]         -------------------
[04/13 15:25:59     56s]         
[04/13 15:25:59     56s]         Violation diagnostics counts from the 0 nodes that have violations:
[04/13 15:25:59     56s]         
[04/13 15:25:59     56s]         -------------------
[04/13 15:25:59     56s]         Cause    Occurences
[04/13 15:25:59     56s]         -------------------
[04/13 15:25:59     56s]           (empty table)
[04/13 15:25:59     56s]         -------------------
[04/13 15:25:59     56s]         
[04/13 15:25:59     56s]         Reconnecting optimized routes...
[04/13 15:25:59     56s]         Reset timing graph...
[04/13 15:25:59     56s] Ignoring AAE DB Resetting ...
[04/13 15:25:59     56s]         Reset timing graph done.
[04/13 15:25:59     56s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]         Violation analysis...
[04/13 15:25:59     56s]         Initializing Timing Graph...
[04/13 15:25:59     56s]         Initializing Timing Graph done.
[04/13 15:25:59     56s] End AAE Lib Interpolated Model. (MEM=1832.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:25:59     56s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:25:59     56s]         Clock instances to consider for cloning: 0
[04/13 15:25:59     56s]         Reset timing graph...
[04/13 15:25:59     56s] Ignoring AAE DB Resetting ...
[04/13 15:25:59     56s]         Reset timing graph done.
[04/13 15:25:59     56s]         Set dirty flag on 0 instances, 0 nets
[04/13 15:25:59     56s]         Clock DAG stats before routing clock trees:
[04/13 15:25:59     56s]           cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:25:59     56s]           cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:25:59     56s]           cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:25:59     56s]           sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:25:59     56s]           wire capacitance : top=0.000fF, trunk=4.624fF, leaf=23.364fF, total=27.989fF
[04/13 15:25:59     56s]           wire lengths     : top=0.000um, trunk=53.040um, leaf=217.645um, total=270.685um
[04/13 15:25:59     56s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
[04/13 15:25:59     56s]         Clock DAG net violations before routing clock trees: none
[04/13 15:25:59     56s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[04/13 15:25:59     56s]           Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]           Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:25:59     56s]         Clock DAG library cell distribution before routing clock trees {count}:
[04/13 15:25:59     56s]            Bufs: CLKBUF_X1: 1 
[04/13 15:25:59     56s]            ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:25:59     56s]         Primary reporting skew groups before routing clock trees:
[04/13 15:25:59     56s]           skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
[04/13 15:25:59     56s]               min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:25:59     56s]               max path sink: v/in0_reg/q_reg_4_/CK
[04/13 15:25:59     56s]         Skew group summary before routing clock trees:
[04/13 15:25:59     56s]           skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
[04/13 15:25:59     56s]       eGRPC done.
[04/13 15:25:59     56s]     Calling post conditioning for eGRPC done.
[04/13 15:25:59     56s]   eGR Post Conditioning loop iteration 0 done.
[04/13 15:25:59     56s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[04/13 15:25:59     56s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1832.4M
[04/13 15:25:59     56s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1832.4M
[04/13 15:25:59     56s]   Leaving CCOpt scope - ClockRefiner...
[04/13 15:25:59     56s]   Assigned high priority to 0 instances.
[04/13 15:25:59     56s]   Performing Single Pass Refine Place.
[04/13 15:25:59     56s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[04/13 15:25:59     56s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1832.4M
[04/13 15:25:59     56s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1832.4M
[04/13 15:25:59     56s] z: 2, totalTracks: 1
[04/13 15:25:59     56s] z: 4, totalTracks: 1
[04/13 15:25:59     56s] z: 6, totalTracks: 1
[04/13 15:25:59     56s] z: 8, totalTracks: 1
[04/13 15:25:59     56s] #spOpts: N=45 mergeVia=F 
[04/13 15:25:59     56s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1832.4M
[04/13 15:25:59     56s] Info: 4 insts are soft-fixed.
[04/13 15:25:59     56s] OPERPROF:       Starting CMU at level 4, MEM:1832.4M
[04/13 15:25:59     56s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1832.4M
[04/13 15:25:59     56s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.004, MEM:1832.4M
[04/13 15:25:59     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1832.4MB).
[04/13 15:25:59     56s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.007, MEM:1832.4M
[04/13 15:25:59     56s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.007, MEM:1832.4M
[04/13 15:25:59     56s] TDRefine: refinePlace mode spiral search
[04/13 15:25:59     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.60910.9
[04/13 15:25:59     56s] OPERPROF: Starting RefinePlace at level 1, MEM:1832.4M
[04/13 15:25:59     56s] *** Starting refinePlace (0:00:56.7 mem=1832.4M) ***
[04/13 15:25:59     56s] Total net bbox length = 1.867e+04 (1.056e+04 8.111e+03) (ext = 4.776e+03)
[04/13 15:25:59     56s] Info: 4 insts are soft-fixed.
[04/13 15:25:59     56s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:59     56s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:59     56s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1832.4M
[04/13 15:25:59     56s] Starting refinePlace ...
[04/13 15:25:59     56s] One DDP V2 for no tweak run.
[04/13 15:25:59     56s]   Spread Effort: high, standalone mode, useDDP on.
[04/13 15:25:59     56s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1832.4MB) @(0:00:56.7 - 0:00:56.8).
[04/13 15:25:59     56s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:25:59     56s] wireLenOptFixPriorityInst 71 inst fixed
[04/13 15:25:59     56s] 
[04/13 15:25:59     56s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/13 15:25:59     56s] Move report: legalization moves 1 insts, mean move: 2.16 um, max move: 2.16 um
[04/13 15:25:59     56s] 	Max move on inst (v/in1_reg/clk_gate_q_reg/LTIELO): (40.47, 61.32) --> (41.23, 59.92)
[04/13 15:25:59     56s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1832.4MB) @(0:00:56.8 - 0:00:56.8).
[04/13 15:25:59     56s] Move report: Detail placement moves 1 insts, mean move: 2.16 um, max move: 2.16 um
[04/13 15:25:59     56s] 	Max move on inst (v/in1_reg/clk_gate_q_reg/LTIELO): (40.47, 61.32) --> (41.23, 59.92)
[04/13 15:25:59     56s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1832.4MB
[04/13 15:25:59     56s] Statistics of distance of Instance movement in refine placement:
[04/13 15:25:59     56s]   maximum (X+Y) =         2.16 um
[04/13 15:25:59     56s]   inst (v/in1_reg/clk_gate_q_reg/LTIELO) with max move: (40.47, 61.32) -> (41.23, 59.92)
[04/13 15:25:59     56s]   mean    (X+Y) =         2.16 um
[04/13 15:25:59     56s] Summary Report:
[04/13 15:25:59     56s] Instances move: 1 (out of 1506 movable)
[04/13 15:25:59     56s] Instances flipped: 0
[04/13 15:25:59     56s] Mean displacement: 2.16 um
[04/13 15:25:59     56s] Max displacement: 2.16 um (Instance: v/in1_reg/clk_gate_q_reg/LTIELO) (40.47, 61.32) -> (41.23, 59.92)
[04/13 15:25:59     56s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: LOGIC0_X1
[04/13 15:25:59     56s] 	Violation at original loc: Placement Blockage Violation
[04/13 15:25:59     56s] Total instances moved : 1
[04/13 15:25:59     56s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.040, MEM:1832.4M
[04/13 15:25:59     56s] Total net bbox length = 1.867e+04 (1.056e+04 8.111e+03) (ext = 4.776e+03)
[04/13 15:25:59     56s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1832.4MB
[04/13 15:25:59     56s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1832.4MB) @(0:00:56.7 - 0:00:56.8).
[04/13 15:25:59     56s] *** Finished refinePlace (0:00:56.8 mem=1832.4M) ***
[04/13 15:25:59     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.60910.9
[04/13 15:25:59     56s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.047, MEM:1832.4M
[04/13 15:25:59     56s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1832.4M
[04/13 15:25:59     56s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1832.4M
[04/13 15:25:59     56s]   ClockRefiner summary
[04/13 15:25:59     56s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 75).
[04/13 15:25:59     56s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[04/13 15:25:59     56s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 71).
[04/13 15:25:59     56s]   Revert refine place priority changes on 0 instances.
[04/13 15:25:59     56s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:25:59     56s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/13 15:25:59     56s]   CCOpt::Phase::Routing...
[04/13 15:25:59     56s]   Clock implementation routing...
[04/13 15:25:59     56s]     Leaving CCOpt scope - Routing Tools...
[04/13 15:25:59     56s] Net route status summary:
[04/13 15:25:59     56s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/13 15:25:59     56s]   Non-clock:  1683 (unrouted=43, trialRouted=1640, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=39, (crossesIlmBoundary AND tooFewTerms=0)])
[04/13 15:25:59     56s]     Routing using eGR in eGR->NR Step...
[04/13 15:25:59     56s]       Early Global Route - eGR->Nr High Frequency step...
[04/13 15:25:59     56s] (ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
[04/13 15:25:59     56s] (ccopt eGR): Start to route 5 all nets
[04/13 15:25:59     56s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Import and model ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Create place DB ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Import place data ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Read instances and placement ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Read nets ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Create route DB ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       == Non-default Options ==
[04/13 15:25:59     56s] (I)       Clean congestion better                            : true
[04/13 15:25:59     56s] (I)       Estimate vias on DPT layer                         : true
[04/13 15:25:59     56s] (I)       Clean congestion layer assignment rounds           : 3
[04/13 15:25:59     56s] (I)       Layer constraints as soft constraints              : true
[04/13 15:25:59     56s] (I)       Soft top layer                                     : true
[04/13 15:25:59     56s] (I)       Skip prospective layer relax nets                  : true
[04/13 15:25:59     56s] (I)       Better NDR handling                                : true
[04/13 15:25:59     56s] (I)       Improved NDR modeling in LA                        : true
[04/13 15:25:59     56s] (I)       Routing cost fix for NDR handling                  : true
[04/13 15:25:59     56s] (I)       Update initial WL after Phase 1a                   : true
[04/13 15:25:59     56s] (I)       Block tracks for preroutes                         : true
[04/13 15:25:59     56s] (I)       Assign IRoute by net group key                     : true
[04/13 15:25:59     56s] (I)       Block unroutable channels                          : true
[04/13 15:25:59     56s] (I)       Block unroutable channel fix                       : true
[04/13 15:25:59     56s] (I)       Block unroutable channels 3D                       : true
[04/13 15:25:59     56s] (I)       Bound layer relaxed segment wl                     : true
[04/13 15:25:59     56s] (I)       Bound layer relaxed segment wl fix                 : true
[04/13 15:25:59     56s] (I)       Blocked pin reach length threshold                 : 2
[04/13 15:25:59     56s] (I)       Check blockage within NDR space in TA              : true
[04/13 15:25:59     56s] (I)       Skip must join for term with via pillar            : true
[04/13 15:25:59     56s] (I)       Model find APA for IO pin                          : true
[04/13 15:25:59     56s] (I)       On pin location for off pin term                   : true
[04/13 15:25:59     56s] (I)       Handle EOL spacing                                 : true
[04/13 15:25:59     56s] (I)       Merge PG vias by gap                               : true
[04/13 15:25:59     56s] (I)       Maximum routing layer                              : 7
[04/13 15:25:59     56s] (I)       Route selected nets only                           : true
[04/13 15:25:59     56s] (I)       Refine MST                                         : true
[04/13 15:25:59     56s] (I)       Honor PRL                                          : true
[04/13 15:25:59     56s] (I)       Strong congestion aware                            : true
[04/13 15:25:59     56s] (I)       Improved initial location for IRoutes              : true
[04/13 15:25:59     56s] (I)       Multi panel TA                                     : true
[04/13 15:25:59     56s] (I)       Penalize wire overlap                              : true
[04/13 15:25:59     56s] (I)       Expand small instance blockage                     : true
[04/13 15:25:59     56s] (I)       Reduce via in TA                                   : true
[04/13 15:25:59     56s] (I)       SS-aware routing                                   : true
[04/13 15:25:59     56s] (I)       Improve tree edge sharing                          : true
[04/13 15:25:59     56s] (I)       Improve 2D via estimation                          : true
[04/13 15:25:59     56s] (I)       Refine Steiner tree                                : true
[04/13 15:25:59     56s] (I)       Build spine tree                                   : true
[04/13 15:25:59     56s] (I)       Model pass through capacity                        : true
[04/13 15:25:59     56s] (I)       Extend blockages by a half GCell                   : true
[04/13 15:25:59     56s] (I)       Consider pin shapes                                : true
[04/13 15:25:59     56s] (I)       Consider pin shapes for all nodes                  : true
[04/13 15:25:59     56s] (I)       Consider NR APA                                    : true
[04/13 15:25:59     56s] (I)       Consider IO pin shape                              : true
[04/13 15:25:59     56s] (I)       Fix pin connection bug                             : true
[04/13 15:25:59     56s] (I)       Consider layer RC for local wires                  : true
[04/13 15:25:59     56s] (I)       LA-aware pin escape length                         : 2
[04/13 15:25:59     56s] (I)       Connect multiple ports                             : true
[04/13 15:25:59     56s] (I)       Split for must join                                : true
[04/13 15:25:59     56s] (I)       Number of threads                                  : 1
[04/13 15:25:59     56s] (I)       Routing effort level                               : 10000
[04/13 15:25:59     56s] (I)       Special modeling for N7                            : 0
[04/13 15:25:59     56s] (I)       Special modeling for N6                            : 0
[04/13 15:25:59     56s] (I)       Special modeling for N3 v9                         : 0
[04/13 15:25:59     56s] (I)       Special modeling for N5 v6                         : 0
[04/13 15:25:59     56s] (I)       Special modeling for N5PPv2                        : 0
[04/13 15:25:59     56s] (I)       Special settings for S3                            : 0
[04/13 15:25:59     56s] (I)       Special settings for S4                            : 0
[04/13 15:25:59     56s] (I)       Special settings for S5 v2                         : 0
[04/13 15:25:59     56s] (I)       Special settings for S7                            : 0
[04/13 15:25:59     56s] (I)       Special settings for S8                            : 0
[04/13 15:25:59     56s] (I)       Prefer layer length threshold                      : 8
[04/13 15:25:59     56s] (I)       Overflow penalty cost                              : 10
[04/13 15:25:59     56s] (I)       A-star cost                                        : 0.300000
[04/13 15:25:59     56s] (I)       Misalignment cost                                  : 10.000000
[04/13 15:25:59     56s] (I)       Threshold for short IRoute                         : 6
[04/13 15:25:59     56s] (I)       Via cost during post routing                       : 1.000000
[04/13 15:25:59     56s] (I)       Layer congestion ratios                            : { { 1.0 } }
[04/13 15:25:59     56s] (I)       Source-to-sink ratio                               : 0.300000
[04/13 15:25:59     56s] (I)       Scenic ratio bound                                 : 3.000000
[04/13 15:25:59     56s] (I)       Segment layer relax scenic ratio                   : 1.250000
[04/13 15:25:59     56s] (I)       Source-sink aware LA ratio                         : 0.500000
[04/13 15:25:59     56s] (I)       PG-aware similar topology routing                  : true
[04/13 15:25:59     56s] (I)       Maze routing via cost fix                          : true
[04/13 15:25:59     56s] (I)       Apply PRL on PG terms                              : true
[04/13 15:25:59     56s] (I)       Apply PRL on obs objects                           : true
[04/13 15:25:59     56s] (I)       Handle range-type spacing rules                    : true
[04/13 15:25:59     56s] (I)       PG gap threshold multiplier                        : 10.000000
[04/13 15:25:59     56s] (I)       Parallel spacing query fix                         : true
[04/13 15:25:59     56s] (I)       Force source to root IR                            : true
[04/13 15:25:59     56s] (I)       Layer Weights                                      : L2:4 L3:2.5
[04/13 15:25:59     56s] (I)       Do not relax to DPT layer                          : true
[04/13 15:25:59     56s] (I)       No DPT in post routing                             : true
[04/13 15:25:59     56s] (I)       Modeling PG via merging fix                        : true
[04/13 15:25:59     56s] (I)       Shield aware TA                                    : true
[04/13 15:25:59     56s] (I)       Strong shield aware TA                             : true
[04/13 15:25:59     56s] (I)       Overflow calculation fix in LA                     : true
[04/13 15:25:59     56s] (I)       Post routing fix                                   : true
[04/13 15:25:59     56s] (I)       Strong post routing                                : true
[04/13 15:25:59     56s] (I)       NDR via pillar fix                                 : true
[04/13 15:25:59     56s] (I)       Violation on path threshold                        : 1
[04/13 15:25:59     56s] (I)       Pass through capacity modeling                     : true
[04/13 15:25:59     56s] (I)       Select the non-relaxed segments in post routing stage : true
[04/13 15:25:59     56s] (I)       Select term pin box for io pin                     : true
[04/13 15:25:59     56s] (I)       Penalize NDR sharing                               : true
[04/13 15:25:59     56s] (I)       Keep fixed segments                                : true
[04/13 15:25:59     56s] (I)       Reorder net groups by key                          : true
[04/13 15:25:59     56s] (I)       Increase net scenic ratio                          : true
[04/13 15:25:59     56s] (I)       Method to set GCell size                           : row
[04/13 15:25:59     56s] (I)       Avoid high resistance layers                       : true
[04/13 15:25:59     56s] (I)       Connect multiple ports and must join fix           : true
[04/13 15:25:59     56s] (I)       Fix unreachable term connection                    : true
[04/13 15:25:59     56s] (I)       Model find APA for IO pin fix                      : true
[04/13 15:25:59     56s] (I)       Avoid connecting non-metal layers                  : true
[04/13 15:25:59     56s] (I)       Use track pitch for NDR                            : true
[04/13 15:25:59     56s] (I)       Counted 1192 PG shapes. We will not process PG shapes layer by layer.
[04/13 15:25:59     56s] (I)       Started Import route data (1T) ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Use row-based GCell size
[04/13 15:25:59     56s] (I)       Use row-based GCell align
[04/13 15:25:59     56s] (I)       GCell unit size   : 2800
[04/13 15:25:59     56s] (I)       GCell multiplier  : 1
[04/13 15:25:59     56s] (I)       GCell row height  : 2800
[04/13 15:25:59     56s] (I)       Actual row height : 2800
[04/13 15:25:59     56s] (I)       GCell align ref   : 74860 75040
[04/13 15:25:59     56s] [NR-eGR] Track table information for default rule: 
[04/13 15:25:59     56s] [NR-eGR] metal1 has no routable track
[04/13 15:25:59     56s] [NR-eGR] metal2 has single uniform track structure
[04/13 15:25:59     56s] [NR-eGR] metal3 has single uniform track structure
[04/13 15:25:59     56s] [NR-eGR] metal4 has single uniform track structure
[04/13 15:25:59     56s] [NR-eGR] metal5 has single uniform track structure
[04/13 15:25:59     56s] [NR-eGR] metal6 has single uniform track structure
[04/13 15:25:59     56s] [NR-eGR] metal7 has single uniform track structure
[04/13 15:25:59     56s] (I)       ===========================================================================
[04/13 15:25:59     56s] (I)       == Report All Rule Vias ==
[04/13 15:25:59     56s] (I)       ===========================================================================
[04/13 15:25:59     56s] (I)        Via Rule : (Default)
[04/13 15:25:59     56s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/13 15:25:59     56s] (I)       ---------------------------------------------------------------------------
[04/13 15:25:59     56s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/13 15:25:59     56s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/13 15:25:59     56s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/13 15:25:59     56s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/13 15:25:59     56s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/13 15:25:59     56s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/13 15:25:59     56s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/13 15:25:59     56s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/13 15:25:59     56s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/13 15:25:59     56s] (I)       ===========================================================================
[04/13 15:25:59     56s] (I)       Started Read blockages ( Layer 2-7 ) ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Read routing blockages ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Read instance blockages ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Read PG blockages ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] [NR-eGR] Read 8995 PG shapes
[04/13 15:25:59     56s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Read boundary cut boxes ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] [NR-eGR] #Routing Blockages  : 0
[04/13 15:25:59     56s] [NR-eGR] #Instance Blockages : 0
[04/13 15:25:59     56s] [NR-eGR] #PG Blockages       : 8995
[04/13 15:25:59     56s] [NR-eGR] #Halo Blockages     : 0
[04/13 15:25:59     56s] [NR-eGR] #Boundary Blockages : 0
[04/13 15:25:59     56s] (I)       Finished Read blockages ( Layer 2-7 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Read blackboxes ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/13 15:25:59     56s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Read prerouted ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/13 15:25:59     56s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Read unlegalized nets ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Read nets ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] [NR-eGR] Read numTotalNets=1649  numIgnoredNets=1644
[04/13 15:25:59     56s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] [NR-eGR] Connected 0 must-join pins/ports
[04/13 15:25:59     56s] (I)       Started Set up via pillars ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       early_global_route_priority property id does not exist.
[04/13 15:25:59     56s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Model blockages into capacity
[04/13 15:25:59     56s] (I)       Read Num Blocks=8995  Num Prerouted Wires=0  Num CS=0
[04/13 15:25:59     56s] (I)       Started Initialize 3D capacity ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Layer 1 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:59     56s] (I)       Layer 2 (H) : #blockages 1230 : #preroutes 0
[04/13 15:25:59     56s] (I)       Layer 3 (V) : #blockages 410 : #preroutes 0
[04/13 15:25:59     56s] (I)       Layer 4 (H) : #blockages 1230 : #preroutes 0
[04/13 15:25:59     56s] (I)       Layer 5 (V) : #blockages 2949 : #preroutes 0
[04/13 15:25:59     56s] (I)       Layer 6 (H) : #blockages 2766 : #preroutes 0
[04/13 15:25:59     56s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       -- layer congestion ratio --
[04/13 15:25:59     56s] (I)       Layer 1 : 0.100000
[04/13 15:25:59     56s] (I)       Layer 2 : 0.700000
[04/13 15:25:59     56s] (I)       Layer 3 : 0.700000
[04/13 15:25:59     56s] (I)       Layer 4 : 1.000000
[04/13 15:25:59     56s] (I)       Layer 5 : 1.000000
[04/13 15:25:59     56s] (I)       Layer 6 : 1.000000
[04/13 15:25:59     56s] (I)       Layer 7 : 1.000000
[04/13 15:25:59     56s] (I)       ----------------------------
[04/13 15:25:59     56s] (I)       Started Move terms for access ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Moved 1 terms for better access 
[04/13 15:25:59     56s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Number of ignored nets                =      0
[04/13 15:25:59     56s] (I)       Number of connected nets              =      0
[04/13 15:25:59     56s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/13 15:25:59     56s] (I)       Number of clock nets                  =      5.  Ignored: No
[04/13 15:25:59     56s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/13 15:25:59     56s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/13 15:25:59     56s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/13 15:25:59     56s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/13 15:25:59     56s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/13 15:25:59     56s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/13 15:25:59     56s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/13 15:25:59     56s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Read aux data ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Others data preparation ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[04/13 15:25:59     56s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Create route kernel ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Ndr track 0 does not exist
[04/13 15:25:59     56s] (I)       Ndr track 0 does not exist
[04/13 15:25:59     56s] (I)       ---------------------Grid Graph Info--------------------
[04/13 15:25:59     56s] (I)       Routing area        : (0, 0) - (262960, 262080)
[04/13 15:25:59     56s] (I)       Core area           : (74860, 75040) - (188100, 187040)
[04/13 15:25:59     56s] (I)       Site width          :   380  (dbu)
[04/13 15:25:59     56s] (I)       Row height          :  2800  (dbu)
[04/13 15:25:59     56s] (I)       GCell row height    :  2800  (dbu)
[04/13 15:25:59     56s] (I)       GCell width         :  2800  (dbu)
[04/13 15:25:59     56s] (I)       GCell height        :  2800  (dbu)
[04/13 15:25:59     56s] (I)       Grid                :    94    93     7
[04/13 15:25:59     56s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[04/13 15:25:59     56s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0
[04/13 15:25:59     56s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800
[04/13 15:25:59     56s] (I)       Default wire width  :   140   140   140   280   280   280   800
[04/13 15:25:59     56s] (I)       Default wire space  :   130   140   140   280   280   280   800
[04/13 15:25:59     56s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600
[04/13 15:25:59     56s] (I)       Default pitch size  :   270   380   280   560   560   560  1680
[04/13 15:25:59     56s] (I)       First track coord   :     0   190   140   570   700   570  1260
[04/13 15:25:59     56s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67
[04/13 15:25:59     56s] (I)       Total num of tracks :     0   692   936   469   467   469   156
[04/13 15:25:59     56s] (I)       Num of masks        :     1     1     1     1     1     1     1
[04/13 15:25:59     56s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[04/13 15:25:59     56s] (I)       --------------------------------------------------------
[04/13 15:25:59     56s] 
[04/13 15:25:59     56s] [NR-eGR] ============ Routing rule table ============
[04/13 15:25:59     56s] [NR-eGR] Rule id: 0  Nets: 5 
[04/13 15:25:59     56s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/13 15:25:59     56s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200
[04/13 15:25:59     56s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[04/13 15:25:59     56s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:59     56s] [NR-eGR] Rule id: 1  Nets: 0 
[04/13 15:25:59     56s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/13 15:25:59     56s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680
[04/13 15:25:59     56s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:59     56s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:25:59     56s] [NR-eGR] ========================================
[04/13 15:25:59     56s] [NR-eGR] 
[04/13 15:25:59     56s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/13 15:25:59     56s] (I)       blocked tracks on layer2 : = 4060 / 64356 (6.31%)
[04/13 15:25:59     56s] (I)       blocked tracks on layer3 : = 820 / 87984 (0.93%)
[04/13 15:25:59     56s] (I)       blocked tracks on layer4 : = 2870 / 43617 (6.58%)
[04/13 15:25:59     56s] (I)       blocked tracks on layer5 : = 820 / 43898 (1.87%)
[04/13 15:25:59     56s] (I)       blocked tracks on layer6 : = 27536 / 43617 (63.13%)
[04/13 15:25:59     56s] (I)       blocked tracks on layer7 : = 9752 / 14664 (66.50%)
[04/13 15:25:59     56s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Reset routing kernel
[04/13 15:25:59     56s] (I)       Started Global Routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Initialization ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       totalPins=80  totalGlobalPin=80 (100.00%)
[04/13 15:25:59     56s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Net group 1 ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Generate topology ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       total 2D Cap : 129551 = (87164 H, 42387 V)
[04/13 15:25:59     56s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1a Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1a ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Pattern routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:25:59     56s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 166 = (65 H, 101 V) = (0.07% H, 0.24% V) = (9.100e+01um H, 1.414e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1b Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1b ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Monotonic routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 166 = (65 H, 101 V) = (0.07% H, 0.24% V) = (9.100e+01um H, 1.414e+02um V)
[04/13 15:25:59     56s] (I)       Overflow of layer group 1: 0.00% H + 0.16% V. EstWL: 2.324000e+02um
[04/13 15:25:59     56s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1c Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1c ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Two level routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Level2 Grid: 19 x 19
[04/13 15:25:59     56s] (I)       Started Two Level Routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 166 = (65 H, 101 V) = (0.07% H, 0.24% V) = (9.100e+01um H, 1.414e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1d Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1d ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Detoured routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 220 = (119 H, 101 V) = (0.14% H, 0.24% V) = (1.666e+02um H, 1.414e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1e Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1e ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Route legalization ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 220 = (119 H, 101 V) = (0.14% H, 0.24% V) = (1.666e+02um H, 1.414e+02um V)
[04/13 15:25:59     56s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.080000e+02um
[04/13 15:25:59     56s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1f Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1f ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Congestion clean ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 220 = (119 H, 101 V) = (0.14% H, 0.24% V) = (1.666e+02um H, 1.414e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1g Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1g ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Post Routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 182 = (107 H, 75 V) = (0.12% H, 0.18% V) = (1.498e+02um H, 1.050e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       numNets=5  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=12
[04/13 15:25:59     56s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1h Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1h ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Post Routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 182 = (107 H, 75 V) = (0.12% H, 0.18% V) = (1.498e+02um H, 1.050e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Layer assignment (1T) ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Net group 2 ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Generate topology ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       total 2D Cap : 188750 = (130242 H, 58508 V)
[04/13 15:25:59     56s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1a Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1a ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Pattern routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:25:59     56s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 336 = (164 H, 172 V) = (0.13% H, 0.29% V) = (2.296e+02um H, 2.408e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1b Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1b ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Monotonic routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 336 = (164 H, 172 V) = (0.13% H, 0.29% V) = (2.296e+02um H, 2.408e+02um V)
[04/13 15:25:59     56s] (I)       Overflow of layer group 2: 0.00% H + 0.15% V. EstWL: 4.704000e+02um
[04/13 15:25:59     56s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1c Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1c ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Two level routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Level2 Grid: 19 x 19
[04/13 15:25:59     56s] (I)       Started Two Level Routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 336 = (164 H, 172 V) = (0.13% H, 0.29% V) = (2.296e+02um H, 2.408e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1d Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1d ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Detoured routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 364 = (192 H, 172 V) = (0.15% H, 0.29% V) = (2.688e+02um H, 2.408e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1e Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1e ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Route legalization ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 364 = (192 H, 172 V) = (0.15% H, 0.29% V) = (2.688e+02um H, 2.408e+02um V)
[04/13 15:25:59     56s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.096000e+02um
[04/13 15:25:59     56s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1f Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1f ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Congestion clean ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 364 = (192 H, 172 V) = (0.15% H, 0.29% V) = (2.688e+02um H, 2.408e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1g Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1g ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Post Routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 326 = (180 H, 146 V) = (0.14% H, 0.25% V) = (2.520e+02um H, 2.044e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       numNets=3  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=0
[04/13 15:25:59     56s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 7]
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1h Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1h ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Post Routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 326 = (180 H, 146 V) = (0.14% H, 0.25% V) = (2.520e+02um H, 2.044e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Net group 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Net group 3 ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Generate topology ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       total 2D Cap : 193692 = (135184 H, 58508 V)
[04/13 15:25:59     56s] [NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 7]
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1a Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1a ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Pattern routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:25:59     56s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 480 = (237 H, 243 V) = (0.18% H, 0.42% V) = (3.318e+02um H, 3.402e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1b Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1b ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Monotonic routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 480 = (237 H, 243 V) = (0.18% H, 0.42% V) = (3.318e+02um H, 3.402e+02um V)
[04/13 15:25:59     56s] (I)       Overflow of layer group 3: 0.00% H + 0.15% V. EstWL: 6.720000e+02um
[04/13 15:25:59     56s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1c Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1c ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Two level routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Level2 Grid: 19 x 19
[04/13 15:25:59     56s] (I)       Started Two Level Routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 480 = (237 H, 243 V) = (0.18% H, 0.42% V) = (3.318e+02um H, 3.402e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1d Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1d ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Detoured routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 508 = (265 H, 243 V) = (0.20% H, 0.42% V) = (3.710e+02um H, 3.402e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1e Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1e ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Route legalization ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 508 = (265 H, 243 V) = (0.20% H, 0.42% V) = (3.710e+02um H, 3.402e+02um V)
[04/13 15:25:59     56s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.112000e+02um
[04/13 15:25:59     56s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1f Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1f ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Congestion clean ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 508 = (265 H, 243 V) = (0.20% H, 0.42% V) = (3.710e+02um H, 3.402e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1g Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1g ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Post Routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 461 = (253 H, 208 V) = (0.19% H, 0.36% V) = (3.542e+02um H, 2.912e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       numNets=3  numFullyRipUpNets=0  numPartialRipUpNets=3 routedWL=0
[04/13 15:25:59     56s] [NR-eGR] Create a new net group with 3 nets and layer range [2, 7]
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1h Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1h ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Post Routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 461 = (253 H, 208 V) = (0.19% H, 0.36% V) = (3.542e+02um H, 2.912e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Net group 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Net group 4 ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Generate topology ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       total 2D Cap : 256448 = (135184 H, 121264 V)
[04/13 15:25:59     56s] [NR-eGR] Layer group 4: route 3 net(s) in layer range [2, 7]
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1a Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1a ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Pattern routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 17
[04/13 15:25:59     56s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 724 = (366 H, 358 V) = (0.27% H, 0.30% V) = (5.124e+02um H, 5.012e+02um V)
[04/13 15:25:59     56s] (I)       Started Add via demand to 2D ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1b Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1b ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Monotonic routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 724 = (366 H, 358 V) = (0.27% H, 0.30% V) = (5.124e+02um H, 5.012e+02um V)
[04/13 15:25:59     56s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.013600e+03um
[04/13 15:25:59     56s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/13 15:25:59     56s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/13 15:25:59     56s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1c Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1c ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Two level routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Level2 Grid: 19 x 19
[04/13 15:25:59     56s] (I)       Started Two Level Routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 724 = (366 H, 358 V) = (0.27% H, 0.30% V) = (5.124e+02um H, 5.012e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1d Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1d ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Detoured routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 726 = (370 H, 356 V) = (0.27% H, 0.29% V) = (5.180e+02um H, 4.984e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1e Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1e ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Route legalization ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 726 = (370 H, 356 V) = (0.27% H, 0.29% V) = (5.180e+02um H, 4.984e+02um V)
[04/13 15:25:59     56s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.016400e+03um
[04/13 15:25:59     56s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1f Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1f ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 726 = (370 H, 356 V) = (0.27% H, 0.29% V) = (5.180e+02um H, 4.984e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1g Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1g ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Post Routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 726 = (370 H, 356 V) = (0.27% H, 0.29% V) = (5.180e+02um H, 4.984e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] (I)       ============  Phase 1h Route ============
[04/13 15:25:59     56s] (I)       Started Phase 1h ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Post Routing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Usage: 726 = (370 H, 356 V) = (0.27% H, 0.29% V) = (5.180e+02um H, 4.984e+02um V)
[04/13 15:25:59     56s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Layer assignment (1T) ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Net group 4 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       
[04/13 15:25:59     56s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/13 15:25:59     56s] [NR-eGR]                        OverCon            
[04/13 15:25:59     56s] [NR-eGR]                         #Gcell     %Gcell
[04/13 15:25:59     56s] [NR-eGR]       Layer                (0)    OverCon 
[04/13 15:25:59     56s] [NR-eGR] ----------------------------------------------
[04/13 15:25:59     56s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:59     56s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:59     56s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:59     56s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:59     56s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:59     56s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:59     56s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[04/13 15:25:59     56s] [NR-eGR] ----------------------------------------------
[04/13 15:25:59     56s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/13 15:25:59     56s] [NR-eGR] 
[04/13 15:25:59     56s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Export 3D cong map ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       total 2D Cap : 257267 = (135208 H, 122059 V)
[04/13 15:25:59     56s] (I)       Started Export 2D cong map ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/13 15:25:59     56s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/13 15:25:59     56s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Free existing wires ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       ============= Track Assignment ============
[04/13 15:25:59     56s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Track Assignment ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/13 15:25:59     56s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Run single-thread track assignment
[04/13 15:25:59     56s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Export ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] [NR-eGR] Started Export DB wires ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] [NR-eGR] Started Export all nets ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] [NR-eGR] Started Set wire vias ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:59     56s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5750
[04/13 15:25:59     56s] [NR-eGR] metal2  (2V) length: 5.306355e+03um, number of vias: 7668
[04/13 15:25:59     56s] [NR-eGR] metal3  (3H) length: 1.053049e+04um, number of vias: 2442
[04/13 15:25:59     56s] [NR-eGR] metal4  (4V) length: 3.929750e+03um, number of vias: 488
[04/13 15:25:59     56s] [NR-eGR] metal5  (5H) length: 1.960850e+03um, number of vias: 300
[04/13 15:25:59     56s] [NR-eGR] metal6  (6V) length: 1.506610e+03um, number of vias: 11
[04/13 15:25:59     56s] [NR-eGR] metal7  (7H) length: 3.080000e+01um, number of vias: 0
[04/13 15:25:59     56s] [NR-eGR] Total length: 2.326485e+04um, number of vias: 16659
[04/13 15:25:59     56s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:59     56s] [NR-eGR] Total eGR-routed clock nets wire length: 2.706850e+02um 
[04/13 15:25:59     56s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:59     56s] [NR-eGR] Report for selected net(s) only.
[04/13 15:25:59     56s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 79
[04/13 15:25:59     56s] [NR-eGR] metal2  (2V) length: 8.323500e+01um, number of vias: 104
[04/13 15:25:59     56s] [NR-eGR] metal3  (3H) length: 7.633000e+01um, number of vias: 37
[04/13 15:25:59     56s] [NR-eGR] metal4  (4V) length: 6.968000e+01um, number of vias: 5
[04/13 15:25:59     56s] [NR-eGR] metal5  (5H) length: 4.144000e+01um, number of vias: 0
[04/13 15:25:59     56s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[04/13 15:25:59     56s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[04/13 15:25:59     56s] [NR-eGR] Total length: 2.706850e+02um, number of vias: 225
[04/13 15:25:59     56s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:59     56s] [NR-eGR] Total routed clock nets wire length: 2.706850e+02um, number of vias: 225
[04/13 15:25:59     56s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:25:59     56s] (I)       Started Update net boxes ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Update timing ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Started Postprocess design ( Curr Mem: 1832.42 MB )
[04/13 15:25:59     56s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.42 MB )
[04/13 15:25:59     56s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1794.42 MB )
[04/13 15:25:59     56s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:25:59     56s]     Routing using eGR in eGR->NR Step done.
[04/13 15:25:59     56s]     Routing using NR in eGR->NR Step...
[04/13 15:25:59     56s] 
[04/13 15:25:59     56s] CCOPT: Preparing to route 5 clock nets with NanoRoute.
[04/13 15:25:59     56s]   All net are default rule.
[04/13 15:25:59     56s]   Preferred NanoRoute mode settings: Current
[04/13 15:25:59     56s] -droutePostRouteSpreadWire auto
[04/13 15:25:59     56s] -drouteUseMultiCutViaEffort low
[04/13 15:25:59     56s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/13 15:25:59     56s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[04/13 15:25:59     56s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[04/13 15:25:59     56s]       Clock detailed routing...
[04/13 15:25:59     56s]         NanoRoute...
[04/13 15:25:59     56s] % Begin globalDetailRoute (date=04/13 15:25:59, mem=1029.2M)
[04/13 15:25:59     56s] 
[04/13 15:25:59     56s] globalDetailRoute
[04/13 15:25:59     56s] 
[04/13 15:25:59     56s] ### Time Record (globalDetailRoute) is installed.
[04/13 15:25:59     56s] #Start globalDetailRoute on Thu Apr 13 15:25:59 2023
[04/13 15:25:59     56s] #
[04/13 15:25:59     56s] ### Time Record (Pre Callback) is installed.
[04/13 15:25:59     56s] ### Time Record (Pre Callback) is uninstalled.
[04/13 15:25:59     56s] ### Time Record (DB Import) is installed.
[04/13 15:25:59     56s] ### Time Record (Timing Data Generation) is installed.
[04/13 15:25:59     56s] ### Time Record (Timing Data Generation) is uninstalled.
[04/13 15:25:59     56s] ### Net info: total nets: 1688
[04/13 15:25:59     56s] ### Net info: dirty nets: 0
[04/13 15:25:59     56s] ### Net info: marked as disconnected nets: 0
[04/13 15:25:59     56s] #num needed restored net=0
[04/13 15:25:59     56s] #need_extraction net=0 (total=1688)
[04/13 15:25:59     56s] ### Net info: fully routed nets: 5
[04/13 15:25:59     56s] ### Net info: trivial (< 2 pins) nets: 39
[04/13 15:25:59     56s] ### Net info: unrouted nets: 1644
[04/13 15:25:59     56s] ### Net info: re-extraction nets: 0
[04/13 15:25:59     56s] ### Net info: selected nets: 5
[04/13 15:25:59     56s] ### Net info: ignored nets: 0
[04/13 15:25:59     56s] ### Net info: skip routing nets: 0
[04/13 15:25:59     56s] ### import design signature (5): route=1129166397 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1759349817 dirty_area=262904179 del_dirty_area=0 cell=2034865855 placement=1662899007 pin_access=1 halo=0
[04/13 15:25:59     56s] ### Time Record (DB Import) is uninstalled.
[04/13 15:25:59     56s] #NanoRoute Version 20.12-s088_1 NR201104-1900/20_12-UB
[04/13 15:25:59     56s] #Wire/Via statistics before Line Assignment ...
[04/13 15:25:59     56s] #Total number of nets with non-default rule or having extra spacing = 5
[04/13 15:25:59     56s] #Total wire length = 271 um.
[04/13 15:25:59     56s] #Total half perimeter of net bounding box = 166 um.
[04/13 15:25:59     56s] #Total wire length on LAYER metal1 = 0 um.
[04/13 15:25:59     56s] #Total wire length on LAYER metal2 = 83 um.
[04/13 15:25:59     56s] #Total wire length on LAYER metal3 = 76 um.
[04/13 15:25:59     56s] #Total wire length on LAYER metal4 = 70 um.
[04/13 15:25:59     56s] #Total wire length on LAYER metal5 = 41 um.
[04/13 15:25:59     56s] #Total wire length on LAYER metal6 = 0 um.
[04/13 15:25:59     56s] #Total wire length on LAYER metal7 = 0 um.
[04/13 15:25:59     56s] #Total wire length on LAYER metal8 = 0 um.
[04/13 15:25:59     56s] #Total wire length on LAYER metal9 = 0 um.
[04/13 15:25:59     56s] #Total wire length on LAYER metal10 = 0 um.
[04/13 15:25:59     56s] #Total number of vias = 225
[04/13 15:25:59     56s] #Up-Via Summary (total 225):
[04/13 15:25:59     56s] #           
[04/13 15:25:59     56s] #-----------------------
[04/13 15:25:59     56s] # metal1             79
[04/13 15:25:59     56s] # metal2            104
[04/13 15:25:59     56s] # metal3             37
[04/13 15:25:59     56s] # metal4              5
[04/13 15:25:59     56s] #-----------------------
[04/13 15:25:59     56s] #                   225 
[04/13 15:25:59     56s] #
[04/13 15:25:59     56s] ### Time Record (Data Preparation) is installed.
[04/13 15:25:59     56s] #Start routing data preparation on Thu Apr 13 15:25:59 2023
[04/13 15:25:59     56s] #
[04/13 15:26:00     57s] #Minimum voltage of a net in the design = 0.000.
[04/13 15:26:00     57s] #Maximum voltage of a net in the design = 1.100.
[04/13 15:26:00     57s] #Voltage range [0.000 - 1.100] has 1684 nets.
[04/13 15:26:00     57s] #Voltage range [1.100 - 1.100] has 2 nets.
[04/13 15:26:00     57s] #Voltage range [0.000 - 0.000] has 2 nets.
[04/13 15:26:00     57s] ### Time Record (Cell Pin Access) is installed.
[04/13 15:26:00     57s] #Initial pin access analysis.
[04/13 15:26:00     57s] #Detail pin access analysis.
[04/13 15:26:00     57s] ### Time Record (Cell Pin Access) is uninstalled.
[04/13 15:26:00     57s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[04/13 15:26:00     57s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[04/13 15:26:00     57s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[04/13 15:26:00     57s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/13 15:26:00     57s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/13 15:26:00     57s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/13 15:26:00     57s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/13 15:26:00     57s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/13 15:26:00     57s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[04/13 15:26:00     57s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[04/13 15:26:00     57s] #Monitoring time of adding inner blkg by smac
[04/13 15:26:00     57s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1036.46 (MB), peak = 1070.76 (MB)
[04/13 15:26:00     57s] #Regenerating Ggrids automatically.
[04/13 15:26:00     57s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[04/13 15:26:00     57s] #Using automatically generated G-grids.
[04/13 15:26:00     57s] #Done routing data preparation.
[04/13 15:26:00     57s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1039.09 (MB), peak = 1070.76 (MB)
[04/13 15:26:00     57s] ### Time Record (Data Preparation) is uninstalled.
[04/13 15:26:00     57s] #Data initialization: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[04/13 15:26:00     57s] LayerId::1 widthSet size::4
[04/13 15:26:00     57s] LayerId::2 widthSet size::4
[04/13 15:26:00     57s] LayerId::3 widthSet size::4
[04/13 15:26:00     57s] LayerId::4 widthSet size::4
[04/13 15:26:00     57s] LayerId::5 widthSet size::4
[04/13 15:26:00     57s] LayerId::6 widthSet size::4
[04/13 15:26:00     57s] LayerId::7 widthSet size::4
[04/13 15:26:00     57s] LayerId::8 widthSet size::4
[04/13 15:26:00     57s] LayerId::9 widthSet size::4
[04/13 15:26:00     57s] LayerId::10 widthSet size::3
[04/13 15:26:00     57s] Updating RC grid for preRoute extraction ...
[04/13 15:26:00     57s] Initializing multi-corner capacitance tables ... 
[04/13 15:26:00     57s] Initializing multi-corner resistance tables ...
[04/13 15:26:00     57s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:26:00     57s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:26:00     57s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.857500 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[04/13 15:26:00     57s] #Successfully loaded pre-route RC model
[04/13 15:26:00     57s] #Enabled timing driven Line Assignment.
[04/13 15:26:00     57s] ### Time Record (Line Assignment) is installed.
[04/13 15:26:00     57s] #
[04/13 15:26:00     57s] #Begin Line Assignment ...
[04/13 15:26:00     57s] #
[04/13 15:26:00     57s] #Begin build data ...
[04/13 15:26:00     57s] #
[04/13 15:26:00     57s] #Distribution of nets:
[04/13 15:26:00     57s] #       39 ( 0         pin),   1124 ( 2         pin),    248 ( 3         pin),
[04/13 15:26:00     57s] #       70 ( 4         pin),     33 ( 5         pin),     16 ( 6         pin),
[04/13 15:26:00     57s] #       15 ( 7         pin),     12 ( 8         pin),     11 ( 9         pin),
[04/13 15:26:00     57s] #       89 (10-19      pin),     21 (20-29      pin),     10 (30-39      pin),
[04/13 15:26:00     57s] #        0 (>=2000     pin).
[04/13 15:26:00     57s] #Total: 1688 nets, 5 fully global routed, 5 clocks, 5 nets have extra space,
[04/13 15:26:00     57s] #       1688 nets (1683 automatically) have layer range, 5 nets have weight,
[04/13 15:26:00     57s] #       5 nets have avoid detour, 5 nets have priority.
[04/13 15:26:00     57s] #
[04/13 15:26:00     57s] #Nets in 2 layer ranges:
[04/13 15:26:00     57s] #   (-------, metal8)*:     1683 (99.7%)
[04/13 15:26:00     57s] #   (metal3, metal4) :        5 ( 0.3%)
[04/13 15:26:00     57s] #
[04/13 15:26:00     57s] #Nets in 1 priority group:
[04/13 15:26:00     57s] #  clock:        5 ( 0.3%)
[04/13 15:26:00     57s] #
[04/13 15:26:00     57s] #5 nets selected.
[04/13 15:26:00     57s] #
[04/13 15:26:00     57s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[04/13 15:26:00     57s] #
[04/13 15:26:00     57s] #Net length summary:
[04/13 15:26:00     57s] #Layer     H-Len   V-Len         Total       #Up-Via
[04/13 15:26:00     57s] #---------------------------------------------------
[04/13 15:26:00     57s] #metal1        0       0       0(  0%)      79( 21%)
[04/13 15:26:00     57s] #metal2        0      79      79( 29%)     254( 68%)
[04/13 15:26:00     57s] #metal3       80       0      80( 30%)      37( 10%)
[04/13 15:26:00     57s] #metal4        0      69      69( 26%)       5(  1%)
[04/13 15:26:00     57s] #metal5       41       0      41( 15%)       0(  0%)
[04/13 15:26:00     57s] #metal6        0       0       0(  0%)       0(  0%)
[04/13 15:26:00     57s] #metal7        0       0       0(  0%)       0(  0%)
[04/13 15:26:00     57s] #metal8        0       0       0(  0%)       0(  0%)
[04/13 15:26:00     57s] #metal9        0       0       0(  0%)       0(  0%)
[04/13 15:26:00     57s] #metal10       0       0       0(  0%)       0(  0%)
[04/13 15:26:00     57s] #---------------------------------------------------
[04/13 15:26:00     57s] #            121     148     270           375      
[04/13 15:26:00     57s] #
[04/13 15:26:00     57s] #Net length and overlap summary:
[04/13 15:26:00     57s] #Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[04/13 15:26:00     57s] #-----------------------------------------------------------------------------------------------
[04/13 15:26:00     57s] #metal1        0       0       0(  0%)      79( 37%)       0(  0%)      0(  0.0%)      0(  0.0%)
[04/13 15:26:00     57s] #metal2        0      85      85( 32%)     109( 51%)       0(  0%)      0(  0.0%)      0(  0.0%)
[04/13 15:26:00     57s] #metal3       73       0      73( 28%)      24( 11%)       0(  0%)      0(  0.0%)      0(  0.0%)
[04/13 15:26:00     57s] #metal4        0      67      67( 26%)       2(  1%)       0(  0%)      0(  0.0%)      0(  0.0%)
[04/13 15:26:00     57s] #metal5       38       0      38( 14%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[04/13 15:26:00     57s] #metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[04/13 15:26:00     57s] #metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[04/13 15:26:00     57s] #metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[04/13 15:26:00     57s] #metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[04/13 15:26:00     57s] #metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[04/13 15:26:00     57s] #-----------------------------------------------------------------------------------------------
[04/13 15:26:00     57s] #            111     153     264           214             0            0              0        
[04/13 15:26:00     57s] #Line Assignment statistics:
[04/13 15:26:00     57s] #Cpu time = 00:00:00
[04/13 15:26:00     57s] #Elapsed time = 00:00:00
[04/13 15:26:00     57s] #Increased memory = 0.79 (MB)
[04/13 15:26:00     57s] #Total memory = 1048.55 (MB)
[04/13 15:26:00     57s] #Peak memory = 1070.76 (MB)
[04/13 15:26:00     57s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
[04/13 15:26:00     57s] #
[04/13 15:26:00     57s] #Begin assignment summary ...
[04/13 15:26:00     57s] #
[04/13 15:26:00     57s] #  Total number of segments             = 60
[04/13 15:26:00     57s] #  Total number of overlap segments     =  0 (  0.0%)
[04/13 15:26:00     57s] #  Total number of assigned segments    = 60 (100.0%)
[04/13 15:26:00     57s] #  Total number of shifted segments     =  8 ( 13.3%)
[04/13 15:26:00     57s] #  Average movement of shifted segments =  2.00 tracks
[04/13 15:26:00     57s] #
[04/13 15:26:00     57s] #  Total number of overlaps             =  0
[04/13 15:26:00     57s] #  Total length of overlaps             =  0 um
[04/13 15:26:00     57s] #
[04/13 15:26:00     57s] #End assignment summary.
[04/13 15:26:00     57s] ### Time Record (Line Assignment) is uninstalled.
[04/13 15:26:00     57s] #Wire/Via statistics after Line Assignment ...
[04/13 15:26:00     57s] #Total number of nets with non-default rule or having extra spacing = 5
[04/13 15:26:00     57s] #Total wire length = 265 um.
[04/13 15:26:00     57s] #Total half perimeter of net bounding box = 166 um.
[04/13 15:26:00     57s] #Total wire length on LAYER metal1 = 0 um.
[04/13 15:26:00     57s] #Total wire length on LAYER metal2 = 86 um.
[04/13 15:26:00     57s] #Total wire length on LAYER metal3 = 73 um.
[04/13 15:26:00     57s] #Total wire length on LAYER metal4 = 68 um.
[04/13 15:26:00     57s] #Total wire length on LAYER metal5 = 38 um.
[04/13 15:26:00     57s] #Total wire length on LAYER metal6 = 0 um.
[04/13 15:26:00     57s] #Total wire length on LAYER metal7 = 0 um.
[04/13 15:26:00     57s] #Total wire length on LAYER metal8 = 0 um.
[04/13 15:26:00     57s] #Total wire length on LAYER metal9 = 0 um.
[04/13 15:26:00     57s] #Total wire length on LAYER metal10 = 0 um.
[04/13 15:26:00     57s] #Total number of vias = 214
[04/13 15:26:00     57s] #Up-Via Summary (total 214):
[04/13 15:26:00     57s] #           
[04/13 15:26:00     57s] #-----------------------
[04/13 15:26:00     57s] # metal1             79
[04/13 15:26:00     57s] # metal2            109
[04/13 15:26:00     57s] # metal3             24
[04/13 15:26:00     57s] # metal4              2
[04/13 15:26:00     57s] #-----------------------
[04/13 15:26:00     57s] #                   214 
[04/13 15:26:00     57s] #
[04/13 15:26:00     57s] #Routing data preparation, pin analysis, Line Assignment statistics:
[04/13 15:26:00     57s] #Cpu time = 00:00:01
[04/13 15:26:00     57s] #Elapsed time = 00:00:01
[04/13 15:26:00     57s] #Increased memory = 16.29 (MB)
[04/13 15:26:00     57s] #Total memory = 1047.29 (MB)
[04/13 15:26:00     57s] #Peak memory = 1070.76 (MB)
[04/13 15:26:00     57s] #RTESIG:78da8d923d4fc330104099f91527b7439028dc39b5130f2c48ac802a60ad42e3a616498c
[04/13 15:26:00     57s] #       6207d47f8f5b2110a8b59bcdf1f37dbcbbc9f4e56e018ce315f199c3b25c12dc2f3812e1
[04/13 15:26:00     57s] #       7c460af19ae3325c3ddfb2f3c9f4e1f1890383ca39d3f4cbced6fa66d5dad51b78d399be
[04/13 15:26:00     57s] #       d9ff6190393f84d3258c4e0fe0b4f7e174f1fdbc003f8c1ab2576bdb8304e525acabd6c5
[04/13 15:26:00     57s] #       181ec27084ccf45e377a389289fec6a9b77dd59915d47a5d8dadff87e7384f5526088179
[04/13 15:26:00     57s] #       fb6e5bdb6ca1b5a1e14f33241a1622d9b12415e206261e490a01acd3b519bb3858aa2269
[04/13 15:26:00     57s] #       9050d04f52dd8fdd612a60c979cd510185fdc1dd07d9bab5953f4216e9d192c450d89e8a
[04/13 15:26:00     57s] #       5626b10412f115201976807de4715d249504e67cd5d7d550c79306b36c639a4d94daf94f
[04/13 15:26:00     57s] #       4953619849154a9ce04bc913a6ad0a3c05ca7fcd1f1676f60545c54abd
[04/13 15:26:00     57s] #
[04/13 15:26:00     57s] #Skip comparing routing design signature in db-snapshot flow
[04/13 15:26:00     57s] ### Time Record (Detail Routing) is installed.
[04/13 15:26:00     57s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[04/13 15:26:00     57s] #
[04/13 15:26:00     57s] #Start Detail Routing..
[04/13 15:26:00     57s] #start initial detail routing ...
[04/13 15:26:00     57s] ### Design has 1688 dirty nets
[04/13 15:26:01     58s] #   number of violations = 0
[04/13 15:26:01     58s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.76 (MB), peak = 1083.85 (MB)
[04/13 15:26:01     58s] #Complete Detail Routing.
[04/13 15:26:01     58s] #Total number of nets with non-default rule or having extra spacing = 5
[04/13 15:26:01     58s] #Total wire length = 286 um.
[04/13 15:26:01     58s] #Total half perimeter of net bounding box = 166 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal1 = 0 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal2 = 45 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal3 = 100 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal4 = 103 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal5 = 38 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal6 = 0 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal7 = 0 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal8 = 0 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal9 = 0 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal10 = 0 um.
[04/13 15:26:01     58s] #Total number of vias = 189
[04/13 15:26:01     58s] #Up-Via Summary (total 189):
[04/13 15:26:01     58s] #           
[04/13 15:26:01     58s] #-----------------------
[04/13 15:26:01     58s] # metal1             79
[04/13 15:26:01     58s] # metal2             61
[04/13 15:26:01     58s] # metal3             47
[04/13 15:26:01     58s] # metal4              2
[04/13 15:26:01     58s] #-----------------------
[04/13 15:26:01     58s] #                   189 
[04/13 15:26:01     58s] #
[04/13 15:26:01     58s] #Total number of DRC violations = 0
[04/13 15:26:01     58s] ### Time Record (Detail Routing) is uninstalled.
[04/13 15:26:01     58s] #Cpu time = 00:00:00
[04/13 15:26:01     58s] #Elapsed time = 00:00:00
[04/13 15:26:01     58s] #Increased memory = 5.36 (MB)
[04/13 15:26:01     58s] #Total memory = 1052.66 (MB)
[04/13 15:26:01     58s] #Peak memory = 1083.85 (MB)
[04/13 15:26:01     58s] ### Time Record (Post Route Via Swapping) is installed.
[04/13 15:26:01     58s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[04/13 15:26:01     58s] #
[04/13 15:26:01     58s] #Start Post Route via swapping..
[04/13 15:26:01     58s] #12.64% of area are rerouted by ECO routing.
[04/13 15:26:01     58s] #   number of violations = 0
[04/13 15:26:01     58s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1052.98 (MB), peak = 1083.85 (MB)
[04/13 15:26:01     58s] #CELL_VIEW ProcDpathAluWrapper,init has no DRC violation.
[04/13 15:26:01     58s] #Total number of DRC violations = 0
[04/13 15:26:01     58s] #No via is swapped.
[04/13 15:26:01     58s] #Post Route via swapping is done.
[04/13 15:26:01     58s] ### Time Record (Post Route Via Swapping) is uninstalled.
[04/13 15:26:01     58s] #Total number of nets with non-default rule or having extra spacing = 5
[04/13 15:26:01     58s] #Total wire length = 286 um.
[04/13 15:26:01     58s] #Total half perimeter of net bounding box = 166 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal1 = 0 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal2 = 45 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal3 = 100 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal4 = 103 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal5 = 38 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal6 = 0 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal7 = 0 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal8 = 0 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal9 = 0 um.
[04/13 15:26:01     58s] #Total wire length on LAYER metal10 = 0 um.
[04/13 15:26:01     58s] #Total number of vias = 189
[04/13 15:26:01     58s] #Up-Via Summary (total 189):
[04/13 15:26:01     58s] #           
[04/13 15:26:01     58s] #-----------------------
[04/13 15:26:01     58s] # metal1             79
[04/13 15:26:01     58s] # metal2             61
[04/13 15:26:01     58s] # metal3             47
[04/13 15:26:01     58s] # metal4              2
[04/13 15:26:01     58s] #-----------------------
[04/13 15:26:01     58s] #                   189 
[04/13 15:26:01     58s] #
[04/13 15:26:01     58s] #Skip updating routing design signature in db-snapshot flow
[04/13 15:26:01     58s] #detailRoute Statistics:
[04/13 15:26:01     58s] #Cpu time = 00:00:00
[04/13 15:26:01     58s] #Elapsed time = 00:00:00
[04/13 15:26:01     58s] #Increased memory = 5.68 (MB)
[04/13 15:26:01     58s] #Total memory = 1052.98 (MB)
[04/13 15:26:01     58s] #Peak memory = 1083.85 (MB)
[04/13 15:26:01     58s] ### Time Record (DB Export) is installed.
[04/13 15:26:01     58s] ### export design design signature (14): route=691131898 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1922887928 dirty_area=0 del_dirty_area=0 cell=2034865855 placement=1662899007 pin_access=2079340350 halo=1555710083
[04/13 15:26:01     58s] ### Time Record (DB Export) is uninstalled.
[04/13 15:26:01     58s] ### Time Record (Post Callback) is installed.
[04/13 15:26:01     58s] ### Time Record (Post Callback) is uninstalled.
[04/13 15:26:01     58s] #
[04/13 15:26:01     58s] #globalDetailRoute statistics:
[04/13 15:26:01     58s] #Cpu time = 00:00:01
[04/13 15:26:01     58s] #Elapsed time = 00:00:01
[04/13 15:26:01     58s] #Increased memory = 33.71 (MB)
[04/13 15:26:01     58s] #Total memory = 1062.88 (MB)
[04/13 15:26:01     58s] #Peak memory = 1083.85 (MB)
[04/13 15:26:01     58s] #Number of warnings = 0
[04/13 15:26:01     58s] #Total number of warnings = 2
[04/13 15:26:01     58s] #Number of fails = 0
[04/13 15:26:01     58s] #Total number of fails = 0
[04/13 15:26:01     58s] #Complete globalDetailRoute on Thu Apr 13 15:26:01 2023
[04/13 15:26:01     58s] #
[04/13 15:26:01     58s] ### import design signature (15): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2079340350 halo=0
[04/13 15:26:01     58s] ### Time Record (globalDetailRoute) is uninstalled.
[04/13 15:26:01     58s] ### 
[04/13 15:26:01     58s] ###   Scalability Statistics
[04/13 15:26:01     58s] ### 
[04/13 15:26:01     58s] ### --------------------------------+----------------+----------------+----------------+
[04/13 15:26:01     58s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/13 15:26:01     58s] ### --------------------------------+----------------+----------------+----------------+
[04/13 15:26:01     58s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:01     58s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:01     58s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:01     58s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:01     58s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:01     58s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:01     58s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:01     58s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:01     58s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:01     58s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:01     58s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[04/13 15:26:01     58s] ### --------------------------------+----------------+----------------+----------------+
[04/13 15:26:01     58s] ### 
[04/13 15:26:01     58s] % End globalDetailRoute (date=04/13 15:26:01, total cpu=0:00:01.3, real=0:00:02.0, peak res=1083.9M, current mem=1061.2M)
[04/13 15:26:01     58s]         NanoRoute done. (took cpu=0:00:01.3 real=0:00:01.3)
[04/13 15:26:01     58s]       Clock detailed routing done.
[04/13 15:26:01     58s] Skipping check of guided vs. routed net lengths.
[04/13 15:26:01     58s] Set FIXED routing status on 5 net(s)
[04/13 15:26:01     58s] Set FIXED placed status on 4 instance(s)
[04/13 15:26:01     58s]       Route Remaining Unrouted Nets...
[04/13 15:26:01     58s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[04/13 15:26:01     58s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:26:01     58s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1811.9M
[04/13 15:26:01     58s] All LLGs are deleted
[04/13 15:26:01     58s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1811.9M
[04/13 15:26:01     58s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1811.9M
[04/13 15:26:01     58s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1811.9M
[04/13 15:26:01     58s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:26:01     58s] ### Creating LA Mngr. totSessionCpu=0:00:58.2 mem=1811.9M
[04/13 15:26:01     58s] ### Creating LA Mngr, finished. totSessionCpu=0:00:58.2 mem=1811.9M
[04/13 15:26:01     58s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Import and model ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Create place DB ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Import place data ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Read instances and placement ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Read nets ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Create route DB ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       == Non-default Options ==
[04/13 15:26:01     58s] (I)       Maximum routing layer                              : 7
[04/13 15:26:01     58s] (I)       Number of threads                                  : 1
[04/13 15:26:01     58s] (I)       Method to set GCell size                           : row
[04/13 15:26:01     58s] (I)       Counted 1192 PG shapes. We will not process PG shapes layer by layer.
[04/13 15:26:01     58s] (I)       Started Import route data (1T) ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Use row-based GCell size
[04/13 15:26:01     58s] (I)       Use row-based GCell align
[04/13 15:26:01     58s] (I)       GCell unit size   : 2800
[04/13 15:26:01     58s] (I)       GCell multiplier  : 1
[04/13 15:26:01     58s] (I)       GCell row height  : 2800
[04/13 15:26:01     58s] (I)       Actual row height : 2800
[04/13 15:26:01     58s] (I)       GCell align ref   : 74860 75040
[04/13 15:26:01     58s] [NR-eGR] Track table information for default rule: 
[04/13 15:26:01     58s] [NR-eGR] metal1 has no routable track
[04/13 15:26:01     58s] [NR-eGR] metal2 has single uniform track structure
[04/13 15:26:01     58s] [NR-eGR] metal3 has single uniform track structure
[04/13 15:26:01     58s] [NR-eGR] metal4 has single uniform track structure
[04/13 15:26:01     58s] [NR-eGR] metal5 has single uniform track structure
[04/13 15:26:01     58s] [NR-eGR] metal6 has single uniform track structure
[04/13 15:26:01     58s] [NR-eGR] metal7 has single uniform track structure
[04/13 15:26:01     58s] (I)       ===========================================================================
[04/13 15:26:01     58s] (I)       == Report All Rule Vias ==
[04/13 15:26:01     58s] (I)       ===========================================================================
[04/13 15:26:01     58s] (I)        Via Rule : (Default)
[04/13 15:26:01     58s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/13 15:26:01     58s] (I)       ---------------------------------------------------------------------------
[04/13 15:26:01     58s] (I)        1    9 : via1_8                      8 : via1_7                   
[04/13 15:26:01     58s] (I)        2   10 : via2_8                     12 : via2_5                   
[04/13 15:26:01     58s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/13 15:26:01     58s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/13 15:26:01     58s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/13 15:26:01     58s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/13 15:26:01     58s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/13 15:26:01     58s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/13 15:26:01     58s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/13 15:26:01     58s] (I)       ===========================================================================
[04/13 15:26:01     58s] (I)       Started Read blockages ( Layer 2-7 ) ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Read routing blockages ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Read instance blockages ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Read PG blockages ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] [NR-eGR] Read 2069 PG shapes
[04/13 15:26:01     58s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Read boundary cut boxes ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] [NR-eGR] #Routing Blockages  : 0
[04/13 15:26:01     58s] [NR-eGR] #Instance Blockages : 0
[04/13 15:26:01     58s] [NR-eGR] #PG Blockages       : 2069
[04/13 15:26:01     58s] [NR-eGR] #Halo Blockages     : 0
[04/13 15:26:01     58s] [NR-eGR] #Boundary Blockages : 0
[04/13 15:26:01     58s] (I)       Finished Read blockages ( Layer 2-7 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Read blackboxes ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/13 15:26:01     58s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Read prerouted ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 268
[04/13 15:26:01     58s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Read unlegalized nets ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Read nets ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] [NR-eGR] Read numTotalNets=1649  numIgnoredNets=5
[04/13 15:26:01     58s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Set up via pillars ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       early_global_route_priority property id does not exist.
[04/13 15:26:01     58s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Model blockages into capacity
[04/13 15:26:01     58s] (I)       Read Num Blocks=2069  Num Prerouted Wires=268  Num CS=0
[04/13 15:26:01     58s] (I)       Started Initialize 3D capacity ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Layer 1 (V) : #blockages 410 : #preroutes 141
[04/13 15:26:01     58s] (I)       Layer 2 (H) : #blockages 410 : #preroutes 114
[04/13 15:26:01     58s] (I)       Layer 3 (V) : #blockages 410 : #preroutes 12
[04/13 15:26:01     58s] (I)       Layer 4 (H) : #blockages 410 : #preroutes 1
[04/13 15:26:01     58s] (I)       Layer 5 (V) : #blockages 317 : #preroutes 0
[04/13 15:26:01     58s] (I)       Layer 6 (H) : #blockages 112 : #preroutes 0
[04/13 15:26:01     58s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       -- layer congestion ratio --
[04/13 15:26:01     58s] (I)       Layer 1 : 0.100000
[04/13 15:26:01     58s] (I)       Layer 2 : 0.700000
[04/13 15:26:01     58s] (I)       Layer 3 : 0.700000
[04/13 15:26:01     58s] (I)       Layer 4 : 0.700000
[04/13 15:26:01     58s] (I)       Layer 5 : 0.700000
[04/13 15:26:01     58s] (I)       Layer 6 : 0.700000
[04/13 15:26:01     58s] (I)       Layer 7 : 0.700000
[04/13 15:26:01     58s] (I)       ----------------------------
[04/13 15:26:01     58s] (I)       Number of ignored nets                =      5
[04/13 15:26:01     58s] (I)       Number of connected nets              =      0
[04/13 15:26:01     58s] (I)       Number of fixed nets                  =      5.  Ignored: Yes
[04/13 15:26:01     58s] (I)       Number of clock nets                  =      5.  Ignored: No
[04/13 15:26:01     58s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/13 15:26:01     58s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/13 15:26:01     58s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/13 15:26:01     58s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/13 15:26:01     58s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/13 15:26:01     58s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/13 15:26:01     58s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/13 15:26:01     58s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Read aux data ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Others data preparation ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Create route kernel ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Ndr track 0 does not exist
[04/13 15:26:01     58s] (I)       Ndr track 0 does not exist
[04/13 15:26:01     58s] (I)       ---------------------Grid Graph Info--------------------
[04/13 15:26:01     58s] (I)       Routing area        : (0, 0) - (262960, 262080)
[04/13 15:26:01     58s] (I)       Core area           : (74860, 75040) - (188100, 187040)
[04/13 15:26:01     58s] (I)       Site width          :   380  (dbu)
[04/13 15:26:01     58s] (I)       Row height          :  2800  (dbu)
[04/13 15:26:01     58s] (I)       GCell row height    :  2800  (dbu)
[04/13 15:26:01     58s] (I)       GCell width         :  2800  (dbu)
[04/13 15:26:01     58s] (I)       GCell height        :  2800  (dbu)
[04/13 15:26:01     58s] (I)       Grid                :    94    93     7
[04/13 15:26:01     58s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[04/13 15:26:01     58s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0
[04/13 15:26:01     58s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800
[04/13 15:26:01     58s] (I)       Default wire width  :   140   140   140   280   280   280   800
[04/13 15:26:01     58s] (I)       Default wire space  :   130   140   140   280   280   280   800
[04/13 15:26:01     58s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600
[04/13 15:26:01     58s] (I)       Default pitch size  :   270   380   280   560   560   560  1680
[04/13 15:26:01     58s] (I)       First track coord   :     0   190   140   570   700   570  1260
[04/13 15:26:01     58s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67
[04/13 15:26:01     58s] (I)       Total num of tracks :     0   692   936   469   467   469   156
[04/13 15:26:01     58s] (I)       Num of masks        :     1     1     1     1     1     1     1
[04/13 15:26:01     58s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[04/13 15:26:01     58s] (I)       --------------------------------------------------------
[04/13 15:26:01     58s] 
[04/13 15:26:01     58s] [NR-eGR] ============ Routing rule table ============
[04/13 15:26:01     58s] [NR-eGR] Rule id: 0  Nets: 0 
[04/13 15:26:01     58s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/13 15:26:01     58s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200
[04/13 15:26:01     58s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[04/13 15:26:01     58s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:26:01     58s] [NR-eGR] Rule id: 1  Nets: 1644 
[04/13 15:26:01     58s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/13 15:26:01     58s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680
[04/13 15:26:01     58s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:26:01     58s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:26:01     58s] [NR-eGR] ========================================
[04/13 15:26:01     58s] [NR-eGR] 
[04/13 15:26:01     58s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/13 15:26:01     58s] (I)       blocked tracks on layer2 : = 4140 / 64356 (6.43%)
[04/13 15:26:01     58s] (I)       blocked tracks on layer3 : = 820 / 87984 (0.93%)
[04/13 15:26:01     58s] (I)       blocked tracks on layer4 : = 2870 / 43617 (6.58%)
[04/13 15:26:01     58s] (I)       blocked tracks on layer5 : = 820 / 43898 (1.87%)
[04/13 15:26:01     58s] (I)       blocked tracks on layer6 : = 24696 / 43617 (56.62%)
[04/13 15:26:01     58s] (I)       blocked tracks on layer7 : = 8733 / 14664 (59.55%)
[04/13 15:26:01     58s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Reset routing kernel
[04/13 15:26:01     58s] (I)       Started Global Routing ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Initialization ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       totalPins=5792  totalGlobalPin=5480 (94.61%)
[04/13 15:26:01     58s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Net group 1 ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Generate topology ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       total 2D Cap : 260272 = (136203 H, 124069 V)
[04/13 15:26:01     58s] [NR-eGR] Layer group 1: route 1644 net(s) in layer range [2, 7]
[04/13 15:26:01     58s] (I)       
[04/13 15:26:01     58s] (I)       ============  Phase 1a Route ============
[04/13 15:26:01     58s] (I)       Started Phase 1a ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Pattern routing ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:26:01     58s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Usage: 14932 = (8255 H, 6677 V) = (6.06% H, 5.38% V) = (1.156e+04um H, 9.348e+03um V)
[04/13 15:26:01     58s] (I)       Started Add via demand to 2D ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       
[04/13 15:26:01     58s] (I)       ============  Phase 1b Route ============
[04/13 15:26:01     58s] (I)       Started Phase 1b ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Monotonic routing ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Usage: 14979 = (8290 H, 6689 V) = (6.09% H, 5.39% V) = (1.161e+04um H, 9.365e+03um V)
[04/13 15:26:01     58s] (I)       Overflow of layer group 1: 0.01% H + 1.48% V. EstWL: 2.097060e+04um
[04/13 15:26:01     58s] (I)       Congestion metric : 0.01%H 1.48%V, 1.49%HV
[04/13 15:26:01     58s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/13 15:26:01     58s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       
[04/13 15:26:01     58s] (I)       ============  Phase 1c Route ============
[04/13 15:26:01     58s] (I)       Started Phase 1c ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Two level routing ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Level2 Grid: 19 x 19
[04/13 15:26:01     58s] (I)       Started Two Level Routing ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Usage: 14979 = (8290 H, 6689 V) = (6.09% H, 5.39% V) = (1.161e+04um H, 9.365e+03um V)
[04/13 15:26:01     58s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       
[04/13 15:26:01     58s] (I)       ============  Phase 1d Route ============
[04/13 15:26:01     58s] (I)       Started Phase 1d ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Detoured routing ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Usage: 14991 = (8293 H, 6698 V) = (6.09% H, 5.40% V) = (1.161e+04um H, 9.377e+03um V)
[04/13 15:26:01     58s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       
[04/13 15:26:01     58s] (I)       ============  Phase 1e Route ============
[04/13 15:26:01     58s] (I)       Started Phase 1e ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Route legalization ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Usage: 14991 = (8293 H, 6698 V) = (6.09% H, 5.40% V) = (1.161e+04um H, 9.377e+03um V)
[04/13 15:26:01     58s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 1.36% V. EstWL: 2.098740e+04um
[04/13 15:26:01     58s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       
[04/13 15:26:01     58s] (I)       ============  Phase 1l Route ============
[04/13 15:26:01     58s] (I)       Started Phase 1l ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Layer assignment (1T) ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Net group 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Clean cong LA ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/13 15:26:01     58s] (I)       Layer  2:      62422      5835        67           0       63722    ( 0.00%) 
[04/13 15:26:01     58s] (I)       Layer  3:      86228      8030         5           0       86490    ( 0.00%) 
[04/13 15:26:01     58s] (I)       Layer  4:      42201      3212        32           0       43240    ( 0.00%) 
[04/13 15:26:01     58s] (I)       Layer  5:      42611      1492         2           0       43245    ( 0.00%) 
[04/13 15:26:01     58s] (I)       Layer  6:      18664      1071         1       19850       23390    (45.91%) 
[04/13 15:26:01     58s] (I)       Layer  7:       5856        30         0        7868        6546    (54.59%) 
[04/13 15:26:01     58s] (I)       Total:        257982     19670       107       27718      266633    ( 9.42%) 
[04/13 15:26:01     58s] (I)       
[04/13 15:26:01     58s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/13 15:26:01     58s] [NR-eGR]                        OverCon           OverCon            
[04/13 15:26:01     58s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/13 15:26:01     58s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/13 15:26:01     58s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:26:01     58s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:26:01     58s] [NR-eGR]  metal2  (2)        44( 0.51%)         3( 0.03%)   ( 0.54%) 
[04/13 15:26:01     58s] [NR-eGR]  metal3  (3)         5( 0.06%)         0( 0.00%)   ( 0.06%) 
[04/13 15:26:01     58s] [NR-eGR]  metal4  (4)        26( 0.30%)         1( 0.01%)   ( 0.31%) 
[04/13 15:26:01     58s] [NR-eGR]  metal5  (5)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/13 15:26:01     58s] [NR-eGR]  metal6  (6)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/13 15:26:01     58s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:26:01     58s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:26:01     58s] [NR-eGR] Total               78( 0.18%)         4( 0.01%)   ( 0.19%) 
[04/13 15:26:01     58s] [NR-eGR] 
[04/13 15:26:01     58s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Export 3D cong map ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       total 2D Cap : 261132 = (136230 H, 124902 V)
[04/13 15:26:01     58s] (I)       Started Export 2D cong map ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.13% V
[04/13 15:26:01     58s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.14% V
[04/13 15:26:01     58s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Free existing wires ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       ============= Track Assignment ============
[04/13 15:26:01     58s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Track Assignment (1T) ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/13 15:26:01     58s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Run Multi-thread track assignment
[04/13 15:26:01     58s] (I)       Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Export ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] [NR-eGR] Started Export DB wires ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] [NR-eGR] Started Export all nets ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] [NR-eGR] Started Set wire vias ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:26:01     58s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5761
[04/13 15:26:01     58s] [NR-eGR] metal2  (2V) length: 5.355828e+03um, number of vias: 7618
[04/13 15:26:01     58s] [NR-eGR] metal3  (3H) length: 1.061706e+04um, number of vias: 2425
[04/13 15:26:01     58s] [NR-eGR] metal4  (4V) length: 3.909525e+03um, number of vias: 477
[04/13 15:26:01     58s] [NR-eGR] metal5  (5H) length: 1.918195e+03um, number of vias: 294
[04/13 15:26:01     58s] [NR-eGR] metal6  (6V) length: 1.504755e+03um, number of vias: 13
[04/13 15:26:01     58s] [NR-eGR] metal7  (7H) length: 4.340000e+01um, number of vias: 0
[04/13 15:26:01     58s] [NR-eGR] Total length: 2.334876e+04um, number of vias: 16588
[04/13 15:26:01     58s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:26:01     58s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[04/13 15:26:01     58s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:26:01     58s] (I)       Started Update net boxes ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Update timing ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Started Postprocess design ( Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1811.87 MB )
[04/13 15:26:01     58s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:26:01     58s]     Routing using NR in eGR->NR Step done.
[04/13 15:26:01     58s] Net route status summary:
[04/13 15:26:01     58s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/13 15:26:01     58s]   Non-clock:  1683 (unrouted=39, trialRouted=1644, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=39, (crossesIlmBoundary AND tooFewTerms=0)])
[04/13 15:26:01     58s] 
[04/13 15:26:01     58s] CCOPT: Done with clock implementation routing.
[04/13 15:26:01     58s] 
[04/13 15:26:01     58s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.5 real=0:00:01.5)
[04/13 15:26:01     58s]   Clock implementation routing done.
[04/13 15:26:01     58s]   Leaving CCOpt scope - extractRC...
[04/13 15:26:01     58s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/13 15:26:01     58s] Extraction called for design 'ProcDpathAluWrapper' of instances=1506 and nets=1688 using extraction engine 'preRoute' .
[04/13 15:26:01     58s] PreRoute RC Extraction called for design ProcDpathAluWrapper.
[04/13 15:26:01     58s] RC Extraction called in multi-corner(1) mode.
[04/13 15:26:01     58s] RCMode: PreRoute
[04/13 15:26:01     58s]       RC Corner Indexes            0   
[04/13 15:26:01     58s] Capacitance Scaling Factor   : 1.00000 
[04/13 15:26:01     58s] Resistance Scaling Factor    : 1.00000 
[04/13 15:26:01     58s] Clock Cap. Scaling Factor    : 1.00000 
[04/13 15:26:01     58s] Clock Res. Scaling Factor    : 1.00000 
[04/13 15:26:01     58s] Shrink Factor                : 1.00000
[04/13 15:26:01     58s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/13 15:26:01     58s] Using capacitance table file ...
[04/13 15:26:01     58s] LayerId::1 widthSet size::4
[04/13 15:26:01     58s] LayerId::2 widthSet size::4
[04/13 15:26:01     58s] LayerId::3 widthSet size::4
[04/13 15:26:01     58s] LayerId::4 widthSet size::4
[04/13 15:26:01     58s] LayerId::5 widthSet size::4
[04/13 15:26:01     58s] LayerId::6 widthSet size::4
[04/13 15:26:01     58s] LayerId::7 widthSet size::4
[04/13 15:26:01     58s] LayerId::8 widthSet size::4
[04/13 15:26:01     58s] LayerId::9 widthSet size::4
[04/13 15:26:01     58s] LayerId::10 widthSet size::3
[04/13 15:26:01     58s] Updating RC grid for preRoute extraction ...
[04/13 15:26:01     58s] Initializing multi-corner capacitance tables ... 
[04/13 15:26:01     58s] Initializing multi-corner resistance tables ...
[04/13 15:26:01     58s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:26:01     58s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:26:01     58s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.332644 ; uaWl: 1.000000 ; uaWlH: 0.313678 ; aWlH: 0.000000 ; Pmax: 0.856400 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[04/13 15:26:01     58s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1811.867M)
[04/13 15:26:01     58s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/13 15:26:01     58s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:26:01     58s]   Clock tree timing engine global stage delay update for delay_default:both.late...
[04/13 15:26:01     58s]   Initializing Timing Graph...
[04/13 15:26:01     58s]   Initializing Timing Graph done.
[04/13 15:26:01     58s] End AAE Lib Interpolated Model. (MEM=1811.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:26:01     58s]   Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:26:01     58s]   Clock DAG stats after routing clock trees:
[04/13 15:26:01     58s]     cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:26:01     58s]     cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:26:01     58s]     cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:26:01     58s]     sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:26:01     58s]     wire capacitance : top=0.000fF, trunk=4.689fF, leaf=23.968fF, total=28.658fF
[04/13 15:26:01     58s]     wire lengths     : top=0.000um, trunk=53.547um, leaf=232.750um, total=286.297um
[04/13 15:26:01     58s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
[04/13 15:26:01     58s]   Clock DAG net violations after routing clock trees: none
[04/13 15:26:01     58s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[04/13 15:26:01     58s]     Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:26:01     58s]     Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:26:01     58s]   Clock DAG library cell distribution after routing clock trees {count}:
[04/13 15:26:01     58s]      Bufs: CLKBUF_X1: 1 
[04/13 15:26:01     58s]      ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:26:01     58s]   Primary reporting skew groups after routing clock trees:
[04/13 15:26:01     58s]     skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
[04/13 15:26:01     58s]         min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:26:01     58s]         max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:26:01     58s]   Skew group summary after routing clock trees:
[04/13 15:26:01     58s]     skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
[04/13 15:26:01     58s]   CCOpt::Phase::Routing done. (took cpu=0:00:01.7 real=0:00:01.7)
[04/13 15:26:01     58s]   CCOpt::Phase::PostConditioning...
[04/13 15:26:01     58s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[04/13 15:26:01     58s] OPERPROF: Starting DPlace-Init at level 1, MEM:1859.6M
[04/13 15:26:01     58s] z: 2, totalTracks: 1
[04/13 15:26:01     58s] z: 4, totalTracks: 1
[04/13 15:26:01     58s] z: 6, totalTracks: 1
[04/13 15:26:01     58s] z: 8, totalTracks: 1
[04/13 15:26:01     58s] #spOpts: N=45 mergeVia=F 
[04/13 15:26:01     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1859.6M
[04/13 15:26:01     58s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1859.6M
[04/13 15:26:01     58s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/13 15:26:01     58s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1859.6M
[04/13 15:26:01     58s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.011, MEM:1859.6M
[04/13 15:26:01     58s] Fast DP-INIT is on for default
[04/13 15:26:01     58s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/13 15:26:01     58s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:1859.6M
[04/13 15:26:01     58s] OPERPROF:     Starting CMU at level 3, MEM:1859.6M
[04/13 15:26:01     58s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1859.6M
[04/13 15:26:01     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1859.6M
[04/13 15:26:01     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1859.6MB).
[04/13 15:26:01     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.024, MEM:1859.6M
[04/13 15:26:01     58s]   Removing CTS place status from clock tree and sinks.
[04/13 15:26:01     58s]   Removed CTS place status from 4 clock cells (out of 6 ) and 0 clock sinks (out of 0 ).
[04/13 15:26:01     58s]   Switching to inst based legalization.
[04/13 15:26:01     58s]   PostConditioning...
[04/13 15:26:01     58s]     PostConditioning active optimizations:
[04/13 15:26:01     58s]      - DRV fixing with cell sizing and buffering
[04/13 15:26:01     58s]      - Skew fixing with cell sizing
[04/13 15:26:01     58s]     
[04/13 15:26:01     58s]     Currently running CTS, using active skew data
[04/13 15:26:01     58s]     Reset bufferability constraints...
[04/13 15:26:01     58s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[04/13 15:26:01     58s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:26:01     58s]     PostConditioning Upsizing To Fix DRVs...
[04/13 15:26:01     58s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[04/13 15:26:01     58s]       CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/13 15:26:01     58s]       
[04/13 15:26:01     58s]       PRO Statistics: Fix DRVs (initial upsizing):
[04/13 15:26:01     58s]       ============================================
[04/13 15:26:01     58s]       
[04/13 15:26:01     58s]       Cell changes by Net Type:
[04/13 15:26:01     58s]       
[04/13 15:26:01     58s]       -------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/13 15:26:01     58s]       -------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]       top                0            0           0            0                    0                0
[04/13 15:26:01     58s]       trunk              0            0           0            0                    0                0
[04/13 15:26:01     58s]       leaf               0            0           0            0                    0                0
[04/13 15:26:01     58s]       -------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]       Total              0            0           0            0                    0                0
[04/13 15:26:01     58s]       -------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]       
[04/13 15:26:01     58s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/13 15:26:01     58s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/13 15:26:01     58s]       
[04/13 15:26:01     58s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[04/13 15:26:01     58s]         cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:26:01     58s]         cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:26:01     58s]         cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:26:01     58s]         sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:26:01     58s]         wire capacitance : top=0.000fF, trunk=4.689fF, leaf=23.968fF, total=28.658fF
[04/13 15:26:01     58s]         wire lengths     : top=0.000um, trunk=53.547um, leaf=232.750um, total=286.297um
[04/13 15:26:01     58s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
[04/13 15:26:01     58s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[04/13 15:26:01     58s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[04/13 15:26:01     58s]         Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:26:01     58s]         Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:26:01     58s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[04/13 15:26:01     58s]          Bufs: CLKBUF_X1: 1 
[04/13 15:26:01     58s]          ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:26:01     58s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[04/13 15:26:01     58s]         skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
[04/13 15:26:01     58s]             min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:26:01     58s]             max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:26:01     58s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[04/13 15:26:01     58s]         skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
[04/13 15:26:01     58s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:26:01     58s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:26:01     58s]     Recomputing CTS skew targets...
[04/13 15:26:01     58s]     Resolving skew group constraints...
[04/13 15:26:01     58s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[04/13 15:26:01     58s]     Resolving skew group constraints done.
[04/13 15:26:01     58s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:26:01     58s]     PostConditioning Fixing DRVs...
[04/13 15:26:01     58s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/13 15:26:01     58s]       CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/13 15:26:01     58s]       
[04/13 15:26:01     58s]       PRO Statistics: Fix DRVs (cell sizing):
[04/13 15:26:01     58s]       =======================================
[04/13 15:26:01     58s]       
[04/13 15:26:01     58s]       Cell changes by Net Type:
[04/13 15:26:01     58s]       
[04/13 15:26:01     58s]       -------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/13 15:26:01     58s]       -------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]       top                0            0           0            0                    0                0
[04/13 15:26:01     58s]       trunk              0            0           0            0                    0                0
[04/13 15:26:01     58s]       leaf               0            0           0            0                    0                0
[04/13 15:26:01     58s]       -------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]       Total              0            0           0            0                    0                0
[04/13 15:26:01     58s]       -------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]       
[04/13 15:26:01     58s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/13 15:26:01     58s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/13 15:26:01     58s]       
[04/13 15:26:01     58s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[04/13 15:26:01     58s]         cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:26:01     58s]         cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:26:01     58s]         cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:26:01     58s]         sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:26:01     58s]         wire capacitance : top=0.000fF, trunk=4.689fF, leaf=23.968fF, total=28.658fF
[04/13 15:26:01     58s]         wire lengths     : top=0.000um, trunk=53.547um, leaf=232.750um, total=286.297um
[04/13 15:26:01     58s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
[04/13 15:26:01     58s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[04/13 15:26:01     58s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[04/13 15:26:01     58s]         Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:26:01     58s]         Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:26:01     58s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[04/13 15:26:01     58s]          Bufs: CLKBUF_X1: 1 
[04/13 15:26:01     58s]          ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:26:01     58s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[04/13 15:26:01     58s]         skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
[04/13 15:26:01     58s]             min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:26:01     58s]             max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:26:01     58s]       Skew group summary after 'PostConditioning Fixing DRVs':
[04/13 15:26:01     58s]         skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
[04/13 15:26:01     58s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:26:01     58s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:26:01     58s]     Buffering to fix DRVs...
[04/13 15:26:01     58s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[04/13 15:26:01     58s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/13 15:26:01     58s]     Inserted 0 buffers and inverters.
[04/13 15:26:01     58s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[04/13 15:26:01     58s]     CCOpt-PostConditioning: nets considered: 5, nets tested: 5, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[04/13 15:26:01     58s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[04/13 15:26:01     58s]       cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:26:01     58s]       cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:26:01     58s]       cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:26:01     58s]       sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:26:01     58s]       wire capacitance : top=0.000fF, trunk=4.689fF, leaf=23.968fF, total=28.658fF
[04/13 15:26:01     58s]       wire lengths     : top=0.000um, trunk=53.547um, leaf=232.750um, total=286.297um
[04/13 15:26:01     58s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
[04/13 15:26:01     58s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[04/13 15:26:01     58s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[04/13 15:26:01     58s]       Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:26:01     58s]       Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:26:01     58s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[04/13 15:26:01     58s]        Bufs: CLKBUF_X1: 1 
[04/13 15:26:01     58s]        ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:26:01     58s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[04/13 15:26:01     58s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
[04/13 15:26:01     58s]           min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:26:01     58s]           max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:26:01     58s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[04/13 15:26:01     58s]       skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
[04/13 15:26:01     58s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:26:01     58s]     
[04/13 15:26:01     58s]     Slew Diagnostics: After DRV fixing
[04/13 15:26:01     58s]     ==================================
[04/13 15:26:01     58s]     
[04/13 15:26:01     58s]     Global Causes:
[04/13 15:26:01     58s]     
[04/13 15:26:01     58s]     -----
[04/13 15:26:01     58s]     Cause
[04/13 15:26:01     58s]     -----
[04/13 15:26:01     58s]       (empty table)
[04/13 15:26:01     58s]     -----
[04/13 15:26:01     58s]     
[04/13 15:26:01     58s]     Top 5 overslews:
[04/13 15:26:01     58s]     
[04/13 15:26:01     58s]     ---------------------------------
[04/13 15:26:01     58s]     Overslew    Causes    Driving Pin
[04/13 15:26:01     58s]     ---------------------------------
[04/13 15:26:01     58s]       (empty table)
[04/13 15:26:01     58s]     ---------------------------------
[04/13 15:26:01     58s]     
[04/13 15:26:01     58s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/13 15:26:01     58s]     
[04/13 15:26:01     58s]     -------------------
[04/13 15:26:01     58s]     Cause    Occurences
[04/13 15:26:01     58s]     -------------------
[04/13 15:26:01     58s]       (empty table)
[04/13 15:26:01     58s]     -------------------
[04/13 15:26:01     58s]     
[04/13 15:26:01     58s]     Violation diagnostics counts from the 0 nodes that have violations:
[04/13 15:26:01     58s]     
[04/13 15:26:01     58s]     -------------------
[04/13 15:26:01     58s]     Cause    Occurences
[04/13 15:26:01     58s]     -------------------
[04/13 15:26:01     58s]       (empty table)
[04/13 15:26:01     58s]     -------------------
[04/13 15:26:01     58s]     
[04/13 15:26:01     58s]     PostConditioning Fixing Skew by cell sizing...
[04/13 15:26:01     58s]       Path optimization required 0 stage delay updates 
[04/13 15:26:01     58s]       Resized 0 clock insts to decrease delay.
[04/13 15:26:01     58s]       Fixing short paths with downsize only
[04/13 15:26:01     58s]       Path optimization required 0 stage delay updates 
[04/13 15:26:01     58s]       Resized 0 clock insts to increase delay.
[04/13 15:26:01     58s]       
[04/13 15:26:01     58s]       PRO Statistics: Fix Skew (cell sizing):
[04/13 15:26:01     58s]       =======================================
[04/13 15:26:01     58s]       
[04/13 15:26:01     58s]       Cell changes by Net Type:
[04/13 15:26:01     58s]       
[04/13 15:26:01     58s]       -------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/13 15:26:01     58s]       -------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]       top                0            0           0            0                    0                0
[04/13 15:26:01     58s]       trunk              0            0           0            0                    0                0
[04/13 15:26:01     58s]       leaf               0            0           0            0                    0                0
[04/13 15:26:01     58s]       -------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]       Total              0            0           0            0                    0                0
[04/13 15:26:01     58s]       -------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]       
[04/13 15:26:01     58s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/13 15:26:01     58s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/13 15:26:01     58s]       
[04/13 15:26:01     58s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[04/13 15:26:01     58s]         cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:26:01     58s]         cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:26:01     58s]         cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:26:01     58s]         sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:26:01     58s]         wire capacitance : top=0.000fF, trunk=4.689fF, leaf=23.968fF, total=28.658fF
[04/13 15:26:01     58s]         wire lengths     : top=0.000um, trunk=53.547um, leaf=232.750um, total=286.297um
[04/13 15:26:01     58s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
[04/13 15:26:01     58s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[04/13 15:26:01     58s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[04/13 15:26:01     58s]         Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:26:01     58s]         Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:26:01     58s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[04/13 15:26:01     58s]          Bufs: CLKBUF_X1: 1 
[04/13 15:26:01     58s]          ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:26:01     58s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[04/13 15:26:01     58s]         skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
[04/13 15:26:01     58s]             min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:26:01     58s]             max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:26:01     58s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[04/13 15:26:01     58s]         skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
[04/13 15:26:01     58s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/13 15:26:01     58s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:26:01     58s]     Reconnecting optimized routes...
[04/13 15:26:01     58s]     Reset timing graph...
[04/13 15:26:01     58s] Ignoring AAE DB Resetting ...
[04/13 15:26:01     58s]     Reset timing graph done.
[04/13 15:26:01     58s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:26:01     58s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[04/13 15:26:01     58s]     Set dirty flag on 0 instances, 0 nets
[04/13 15:26:01     58s]   PostConditioning done.
[04/13 15:26:01     58s] Net route status summary:
[04/13 15:26:01     58s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/13 15:26:01     58s]   Non-clock:  1683 (unrouted=39, trialRouted=1644, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=39, (crossesIlmBoundary AND tooFewTerms=0)])
[04/13 15:26:01     58s]   Update timing and DAG stats after post-conditioning...
[04/13 15:26:01     58s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:26:01     58s]   Clock tree timing engine global stage delay update for delay_default:both.late...
[04/13 15:26:01     58s]   Initializing Timing Graph...
[04/13 15:26:01     58s]   Initializing Timing Graph done.
[04/13 15:26:01     58s] End AAE Lib Interpolated Model. (MEM=1850.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:26:01     58s]   Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:26:01     58s]   Clock DAG stats after post-conditioning:
[04/13 15:26:01     58s]     cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:26:01     58s]     cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:26:01     58s]     cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:26:01     58s]     sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:26:01     58s]     wire capacitance : top=0.000fF, trunk=4.689fF, leaf=23.968fF, total=28.658fF
[04/13 15:26:01     58s]     wire lengths     : top=0.000um, trunk=53.547um, leaf=232.750um, total=286.297um
[04/13 15:26:01     58s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
[04/13 15:26:01     58s]   Clock DAG net violations after post-conditioning: none
[04/13 15:26:01     58s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[04/13 15:26:01     58s]     Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:26:01     58s]     Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:26:01     58s]   Clock DAG library cell distribution after post-conditioning {count}:
[04/13 15:26:01     58s]      Bufs: CLKBUF_X1: 1 
[04/13 15:26:01     58s]      ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:26:01     58s]   Primary reporting skew groups after post-conditioning:
[04/13 15:26:01     58s]     skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
[04/13 15:26:01     58s]         min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:26:01     58s]         max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:26:01     58s]   Skew group summary after post-conditioning:
[04/13 15:26:01     58s]     skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
[04/13 15:26:01     58s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/13 15:26:01     58s]   Setting CTS place status to fixed for clock tree and sinks.
[04/13 15:26:01     58s]   numClockCells = 6, numClockCellsFixed = 6, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[04/13 15:26:01     58s]   Post-balance tidy up or trial balance steps...
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   Clock DAG stats at end of CTS:
[04/13 15:26:01     58s]   ==============================
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   ------------------------------------------------------------
[04/13 15:26:01     58s]   Cell type                     Count    Area      Capacitance
[04/13 15:26:01     58s]   ------------------------------------------------------------
[04/13 15:26:01     58s]   Buffers                         1       0.798       0.780
[04/13 15:26:01     58s]   Inverters                       0       0.000       0.000
[04/13 15:26:01     58s]   Integrated Clock Gates          3      19.684      18.737
[04/13 15:26:01     58s]   Non-Integrated Clock Gates      0       0.000       0.000
[04/13 15:26:01     58s]   Clock Logic                     0       0.000       0.000
[04/13 15:26:01     58s]   All                             4      20.482      19.517
[04/13 15:26:01     58s]   ------------------------------------------------------------
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   Clock DAG wire lengths at end of CTS:
[04/13 15:26:01     58s]   =====================================
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   --------------------
[04/13 15:26:01     58s]   Type     Wire Length
[04/13 15:26:01     58s]   --------------------
[04/13 15:26:01     58s]   Top          0.000
[04/13 15:26:01     58s]   Trunk       53.547
[04/13 15:26:01     58s]   Leaf       232.750
[04/13 15:26:01     58s]   Total      286.297
[04/13 15:26:01     58s]   --------------------
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   Clock DAG hp wire lengths at end of CTS:
[04/13 15:26:01     58s]   ========================================
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   -----------------------
[04/13 15:26:01     58s]   Type     hp Wire Length
[04/13 15:26:01     58s]   -----------------------
[04/13 15:26:01     58s]   Top           0.000
[04/13 15:26:01     58s]   Trunk         0.000
[04/13 15:26:01     58s]   Leaf        116.250
[04/13 15:26:01     58s]   Total       116.250
[04/13 15:26:01     58s]   -----------------------
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   Clock DAG capacitances at end of CTS:
[04/13 15:26:01     58s]   =====================================
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   ------------------------------------
[04/13 15:26:01     58s]   Type     Gate      Wire      Total
[04/13 15:26:01     58s]   ------------------------------------
[04/13 15:26:01     58s]   Top       0.000     0.000      0.000
[04/13 15:26:01     58s]   Trunk    19.517     4.689     24.206
[04/13 15:26:01     58s]   Leaf     67.406    23.968     91.374
[04/13 15:26:01     58s]   Total    86.923    28.658    115.581
[04/13 15:26:01     58s]   ------------------------------------
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   Clock DAG sink capacitances at end of CTS:
[04/13 15:26:01     58s]   ==========================================
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   ---------------------------------------------------------
[04/13 15:26:01     58s]   Count    Total     Average    Std. Dev.    Min      Max
[04/13 15:26:01     58s]   ---------------------------------------------------------
[04/13 15:26:01     58s]    71      67.406     0.949       0.002      0.930    0.950
[04/13 15:26:01     58s]   ---------------------------------------------------------
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   Clock DAG net violations at end of CTS:
[04/13 15:26:01     58s]   =======================================
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   None
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   Clock DAG primary half-corner transition distribution at end of CTS:
[04/13 15:26:01     58s]   ====================================================================
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[04/13 15:26:01     58s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]   Trunk       0.038       1       0.031       0.000      0.031    0.031    {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}         -
[04/13 15:26:01     58s]   Leaf        0.038       4       0.013       0.004      0.008    0.016    {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}         -
[04/13 15:26:01     58s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   Clock DAG library cell distribution at end of CTS:
[04/13 15:26:01     58s]   ==================================================
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   ----------------------------------------------
[04/13 15:26:01     58s]   Name             Type      Inst     Inst Area 
[04/13 15:26:01     58s]                              Count    (um^2)
[04/13 15:26:01     58s]   ----------------------------------------------
[04/13 15:26:01     58s]   CLKBUF_X1        buffer      1         0.798
[04/13 15:26:01     58s]   CLKGATETST_X8    icg         2        15.428
[04/13 15:26:01     58s]   CLKGATETST_X2    icg         1         4.256
[04/13 15:26:01     58s]   ----------------------------------------------
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   Primary reporting skew groups summary at end of CTS:
[04/13 15:26:01     58s]   ====================================================
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]   Half-corner                Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/13 15:26:01     58s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]   delay_default:both.late    ideal_clock/constraints_default    0.037     0.046     0.009       0.040         0.002           0.001           0.045        0.002     100% {0.037, 0.046}
[04/13 15:26:01     58s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   Skew group summary at end of CTS:
[04/13 15:26:01     58s]   =================================
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]   Half-corner                Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/13 15:26:01     58s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]   delay_default:both.late    ideal_clock/constraints_default    0.037     0.046     0.009       0.040         0.002           0.001           0.045        0.002     100% {0.037, 0.046}
[04/13 15:26:01     58s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   Found a total of 0 clock tree pins with a slew violation.
[04/13 15:26:01     58s]   
[04/13 15:26:01     58s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/13 15:26:01     58s] Synthesizing clock trees done.
[04/13 15:26:01     58s] Tidy Up And Update Timing...
[04/13 15:26:01     58s] External - Set all clocks to propagated mode...
[04/13 15:26:01     58s] Innovus updating I/O latencies
[04/13 15:26:01     58s] #################################################################################
[04/13 15:26:01     58s] # Design Stage: PreRoute
[04/13 15:26:01     58s] # Design Name: ProcDpathAluWrapper
[04/13 15:26:01     58s] # Design Mode: 45nm
[04/13 15:26:01     58s] # Analysis Mode: MMMC OCV 
[04/13 15:26:01     58s] # Parasitics Mode: No SPEF/RCDB 
[04/13 15:26:01     58s] # Signoff Settings: SI Off 
[04/13 15:26:01     58s] #################################################################################
[04/13 15:26:01     58s] Calculate early delays in OCV mode...
[04/13 15:26:01     58s] Calculate late delays in OCV mode...
[04/13 15:26:01     58s] Topological Sorting (REAL = 0:00:00.0, MEM = 1870.6M, InitMEM = 1870.6M)
[04/13 15:26:01     58s] Start delay calculation (fullDC) (1 T). (MEM=1870.6)
[04/13 15:26:01     58s] End AAE Lib Interpolated Model. (MEM=1890.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:26:01     58s] Total number of fetched objects 1723
[04/13 15:26:01     58s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:26:01     58s] End delay calculation. (MEM=1939.03 CPU=0:00:00.0 REAL=0:00:00.0)
[04/13 15:26:01     58s] End delay calculation (fullDC). (MEM=1939.03 CPU=0:00:00.1 REAL=0:00:00.0)
[04/13 15:26:01     58s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1939.0M) ***
[04/13 15:26:01     58s] Setting all clocks to propagated mode.
[04/13 15:26:01     58s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/13 15:26:01     58s] Clock DAG stats after update timingGraph:
[04/13 15:26:01     58s]   cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
[04/13 15:26:01     58s]   cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
[04/13 15:26:01     58s]   cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
[04/13 15:26:01     58s]   sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
[04/13 15:26:01     58s]   wire capacitance : top=0.000fF, trunk=4.689fF, leaf=23.968fF, total=28.658fF
[04/13 15:26:01     58s]   wire lengths     : top=0.000um, trunk=53.547um, leaf=232.750um, total=286.297um
[04/13 15:26:01     58s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
[04/13 15:26:01     58s] Clock DAG net violations after update timingGraph: none
[04/13 15:26:01     58s] Clock DAG primary half-corner transition distribution after update timingGraph:
[04/13 15:26:01     58s]   Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:26:01     58s]   Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
[04/13 15:26:01     58s] Clock DAG library cell distribution after update timingGraph {count}:
[04/13 15:26:01     58s]    Bufs: CLKBUF_X1: 1 
[04/13 15:26:01     58s]    ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
[04/13 15:26:01     58s] Primary reporting skew groups after update timingGraph:
[04/13 15:26:01     58s]   skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
[04/13 15:26:01     58s]       min path sink: v/val_reg/q_reg_0_/CK
[04/13 15:26:01     58s]       max path sink: v/in1_reg/q_reg_20_/CK
[04/13 15:26:01     58s] Skew group summary after update timingGraph:
[04/13 15:26:01     58s]   skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
[04/13 15:26:01     58s] Logging CTS constraint violations...
[04/13 15:26:01     58s]   No violations found.
[04/13 15:26:01     58s] Logging CTS constraint violations done.
[04/13 15:26:01     58s] Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/13 15:26:01     58s] Runtime done. (took cpu=0:00:04.6 real=0:00:04.6)
[04/13 15:26:01     58s] Runtime Report Coverage % = 99.6
[04/13 15:26:01     58s] Runtime Summary
[04/13 15:26:01     58s] ===============
[04/13 15:26:01     58s] Clock Runtime:  (34%) Core CTS           1.58 (Init 0.65, Construction 0.19, Implementation 0.31, eGRPC 0.20, PostConditioning 0.07, Other 0.16)
[04/13 15:26:01     58s] Clock Runtime:  (43%) CTS services       1.96 (RefinePlace 0.15, EarlyGlobalClock 0.13, NanoRoute 1.28, ExtractRC 0.40, TimingAnalysis 0.00)
[04/13 15:26:01     58s] Clock Runtime:  (21%) Other CTS          0.99 (Init 0.40, CongRepair/EGR-DP 0.22, TimingUpdate 0.37, Other 0.00)
[04/13 15:26:01     58s] Clock Runtime: (100%) Total              4.53
[04/13 15:26:01     58s] 
[04/13 15:26:01     58s] 
[04/13 15:26:01     58s] Runtime Summary:
[04/13 15:26:01     58s] ================
[04/13 15:26:01     58s] 
[04/13 15:26:01     58s] ----------------------------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s] wall  % time  children  called  name
[04/13 15:26:01     58s] ----------------------------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s] 4.55  100.00    4.55      0       
[04/13 15:26:01     58s] 4.55  100.00    4.53      1     Runtime
[04/13 15:26:01     58s] 0.02    0.49    0.02      1     CCOpt::Phase::Initialization
[04/13 15:26:01     58s] 0.02    0.49    0.02      1       Check Prerequisites
[04/13 15:26:01     58s] 0.02    0.48    0.00      1         Leaving CCOpt scope - CheckPlace
[04/13 15:26:01     58s] 0.97   21.32    0.91      1     CCOpt::Phase::PreparingToBalance
[04/13 15:26:01     58s] 0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[04/13 15:26:01     58s] 0.26    5.62    0.00      1       Leaving CCOpt scope - Initializing activity data
[04/13 15:26:01     58s] 0.12    2.70    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[04/13 15:26:01     58s] 0.03    0.72    0.00      1       Legalization setup
[04/13 15:26:01     58s] 0.50   10.91    0.00      1       Validating CTS configuration
[04/13 15:26:01     58s] 0.00    0.00    0.00      1         Checking module port directions
[04/13 15:26:01     58s] 0.05    1.21    0.00      1     Preparing To Balance
[04/13 15:26:01     58s] 0.65   14.36    0.65      1     CCOpt::Phase::Construction
[04/13 15:26:01     58s] 0.57   12.49    0.57      1       Stage::Clustering
[04/13 15:26:01     58s] 0.17    3.64    0.16      1         Clustering
[04/13 15:26:01     58s] 0.00    0.02    0.00      1           Initialize for clustering
[04/13 15:26:01     58s] 0.07    1.46    0.00      1           Bottom-up phase
[04/13 15:26:01     58s] 0.09    1.98    0.08      1           Legalizing clock trees
[04/13 15:26:01     58s] 0.07    1.56    0.00      1             Leaving CCOpt scope - ClockRefiner
[04/13 15:26:01     58s] 0.01    0.11    0.00      1             Clock tree timing engine global stage delay update for delay_default:both.late
[04/13 15:26:01     58s] 0.40    8.83    0.40      1         CongRepair After Initial Clustering
[04/13 15:26:01     58s] 0.26    5.61    0.23      1           Leaving CCOpt scope - Early Global Route
[04/13 15:26:01     58s] 0.11    2.39    0.00      1             Early Global Route - eGR only step
[04/13 15:26:01     58s] 0.12    2.66    0.00      1             Congestion Repair
[04/13 15:26:01     58s] 0.13    2.96    0.00      1           Leaving CCOpt scope - extractRC
[04/13 15:26:01     58s] 0.01    0.12    0.00      1           Clock tree timing engine global stage delay update for delay_default:both.late
[04/13 15:26:01     58s] 0.01    0.17    0.01      1       Stage::DRV Fixing
[04/13 15:26:01     58s] 0.00    0.07    0.00      1         Fixing clock tree slew time and max cap violations
[04/13 15:26:01     58s] 0.00    0.09    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[04/13 15:26:01     58s] 0.08    1.70    0.08      1       Stage::Insertion Delay Reduction
[04/13 15:26:01     58s] 0.00    0.05    0.00      1         Removing unnecessary root buffering
[04/13 15:26:01     58s] 0.00    0.05    0.00      1         Removing unconstrained drivers
[04/13 15:26:01     58s] 0.02    0.54    0.00      1         Reducing insertion delay 1
[04/13 15:26:01     58s] 0.00    0.05    0.00      1         Removing longest path buffering
[04/13 15:26:01     58s] 0.05    0.99    0.00      1         Reducing insertion delay 2
[04/13 15:26:01     58s] 0.33    7.34    0.33      1     CCOpt::Phase::Implementation
[04/13 15:26:01     58s] 0.04    0.83    0.04      1       Stage::Reducing Power
[04/13 15:26:01     58s] 0.00    0.05    0.00      1         Improving clock tree routing
[04/13 15:26:01     58s] 0.03    0.69    0.00      1         Reducing clock tree power 1
[04/13 15:26:01     58s] 0.00    0.02    0.00      2           Legalizing clock trees
[04/13 15:26:01     58s] 0.00    0.08    0.00      1         Reducing clock tree power 2
[04/13 15:26:01     58s] 0.06    1.35    0.06      1       Stage::Balancing
[04/13 15:26:01     58s] 0.04    0.83    0.04      1         Approximately balancing fragments step
[04/13 15:26:01     58s] 0.01    0.33    0.00      1           Resolve constraints - Approximately balancing fragments
[04/13 15:26:01     58s] 0.00    0.06    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[04/13 15:26:01     58s] 0.00    0.06    0.00      1           Moving gates to improve sub-tree skew
[04/13 15:26:01     58s] 0.01    0.25    0.00      1           Approximately balancing fragments bottom up
[04/13 15:26:01     58s] 0.00    0.07    0.00      1           Approximately balancing fragments, wire and cell delays
[04/13 15:26:01     58s] 0.00    0.07    0.00      1         Improving fragments clock skew
[04/13 15:26:01     58s] 0.01    0.23    0.01      1         Approximately balancing step
[04/13 15:26:01     58s] 0.01    0.12    0.00      1           Resolve constraints - Approximately balancing
[04/13 15:26:01     58s] 0.00    0.06    0.00      1           Approximately balancing, wire and cell delays
[04/13 15:26:01     58s] 0.00    0.06    0.00      1         Fixing clock tree overload
[04/13 15:26:01     58s] 0.00    0.07    0.00      1         Approximately balancing paths
[04/13 15:26:01     58s] 0.21    4.53    0.20      1       Stage::Polishing
[04/13 15:26:01     58s] 0.01    0.16    0.00      1         Merging balancing drivers for power
[04/13 15:26:01     58s] 0.00    0.08    0.00      1           Clock tree timing engine global stage delay update for delay_default:both.late
[04/13 15:26:01     58s] 0.00    0.08    0.00      1         Improving clock skew
[04/13 15:26:01     58s] 0.13    2.90    0.12      1         Moving gates to reduce wire capacitance
[04/13 15:26:01     58s] 0.00    0.10    0.00      2           Artificially removing short and long paths
[04/13 15:26:01     58s] 0.01    0.15    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[04/13 15:26:01     58s] 0.00    0.01    0.00      1             Legalizing clock trees
[04/13 15:26:01     58s] 0.06    1.23    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[04/13 15:26:01     58s] 0.00    0.02    0.00      1             Legalizing clock trees
[04/13 15:26:01     58s] 0.02    0.35    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[04/13 15:26:01     58s] 0.00    0.06    0.00      1             Legalizing clock trees
[04/13 15:26:01     58s] 0.04    0.89    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[04/13 15:26:01     58s] 0.00    0.02    0.00      1             Legalizing clock trees
[04/13 15:26:01     58s] 0.02    0.47    0.00      1         Reducing clock tree power 3
[04/13 15:26:01     58s] 0.00    0.02    0.00      1           Artificially removing short and long paths
[04/13 15:26:01     58s] 0.00    0.01    0.00      1           Legalizing clock trees
[04/13 15:26:01     58s] 0.00    0.08    0.00      1         Improving insertion delay
[04/13 15:26:01     58s] 0.04    0.81    0.02      1         Wire Opt OverFix
[04/13 15:26:01     58s] 0.01    0.29    0.01      1           Wire Reduction extra effort
[04/13 15:26:01     58s] 0.00    0.02    0.00      1             Artificially removing short and long paths
[04/13 15:26:01     58s] 0.00    0.00    0.00      1             Global shorten wires A0
[04/13 15:26:01     58s] 0.00    0.08    0.00      2             Move For Wirelength - core
[04/13 15:26:01     58s] 0.00    0.00    0.00      1             Global shorten wires A1
[04/13 15:26:01     58s] 0.00    0.05    0.00      1             Global shorten wires B
[04/13 15:26:01     58s] 0.00    0.05    0.00      1             Move For Wirelength - branch
[04/13 15:26:01     58s] 0.00    0.10    0.00      1           Optimizing orientation
[04/13 15:26:01     58s] 0.00    0.10    0.00      1             FlipOpt
[04/13 15:26:01     58s] 0.03    0.62    0.02      1       Stage::Updating netlist
[04/13 15:26:01     58s] 0.02    0.44    0.00      1         Leaving CCOpt scope - ClockRefiner
[04/13 15:26:01     58s] 0.39    8.56    0.36      1     CCOpt::Phase::eGRPC
[04/13 15:26:01     58s] 0.12    2.67    0.12      1       Leaving CCOpt scope - Routing Tools
[04/13 15:26:01     58s] 0.12    2.58    0.00      1         Early Global Route - eGR only step
[04/13 15:26:01     58s] 0.13    2.82    0.00      1       Leaving CCOpt scope - extractRC
[04/13 15:26:01     58s] 0.01    0.13    0.01      1       Reset bufferability constraints
[04/13 15:26:01     58s] 0.01    0.13    0.00      1         Clock tree timing engine global stage delay update for delay_default:both.late
[04/13 15:26:01     58s] 0.00    0.09    0.00      1       eGRPC Moving buffers
[04/13 15:26:01     58s] 0.00    0.01    0.00      1         Violation analysis
[04/13 15:26:01     58s] 0.03    0.72    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[04/13 15:26:01     58s] 0.00    0.01    0.00      1         Artificially removing long paths
[04/13 15:26:01     58s] 0.00    0.10    0.00      1       eGRPC Fixing DRVs
[04/13 15:26:01     58s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[04/13 15:26:01     58s] 0.00    0.11    0.00      1       Violation analysis
[04/13 15:26:01     58s] 0.06    1.30    0.00      1       Leaving CCOpt scope - ClockRefiner
[04/13 15:26:01     58s] 1.66   36.48    1.65      1     CCOpt::Phase::Routing
[04/13 15:26:01     58s] 1.51   33.22    1.49      1       Leaving CCOpt scope - Routing Tools
[04/13 15:26:01     58s] 0.11    2.45    0.00      1         Early Global Route - eGR->Nr High Frequency step
[04/13 15:26:01     58s] 1.28   28.06    0.00      1         NanoRoute
[04/13 15:26:01     58s] 0.10    2.26    0.00      1         Route Remaining Unrouted Nets
[04/13 15:26:01     58s] 0.14    2.97    0.00      1       Leaving CCOpt scope - extractRC
[04/13 15:26:01     58s] 0.01    0.15    0.00      1       Clock tree timing engine global stage delay update for delay_default:both.late
[04/13 15:26:01     58s] 0.07    1.53    0.03      1     CCOpt::Phase::PostConditioning
[04/13 15:26:01     58s] 0.00    0.00    0.00      1       Reset bufferability constraints
[04/13 15:26:01     58s] 0.01    0.16    0.00      1       PostConditioning Upsizing To Fix DRVs
[04/13 15:26:01     58s] 0.01    0.14    0.00      1       Recomputing CTS skew targets
[04/13 15:26:01     58s] 0.00    0.10    0.00      1       PostConditioning Fixing DRVs
[04/13 15:26:01     58s] 0.00    0.09    0.00      1       Buffering to fix DRVs
[04/13 15:26:01     58s] 0.00    0.10    0.00      1       PostConditioning Fixing Skew by cell sizing
[04/13 15:26:01     58s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[04/13 15:26:01     58s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[04/13 15:26:01     58s] 0.01    0.14    0.00      1       Clock tree timing engine global stage delay update for delay_default:both.late
[04/13 15:26:01     58s] 0.01    0.12    0.00      1     Post-balance tidy up or trial balance steps
[04/13 15:26:01     58s] 0.37    8.19    0.37      1     Tidy Up And Update Timing
[04/13 15:26:01     58s] 0.37    8.08    0.00      1       External - Set all clocks to propagated mode
[04/13 15:26:01     58s] ----------------------------------------------------------------------------------------------------------------------
[04/13 15:26:01     58s] 
[04/13 15:26:01     58s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/13 15:26:01     58s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1911.8M
[04/13 15:26:01     58s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:1911.8M
[04/13 15:26:01     58s] Synthesizing clock trees with CCOpt done.
[04/13 15:26:01     58s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/13 15:26:01     58s] Type 'man IMPSP-9025' for more detail.
[04/13 15:26:01     58s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1072.9M, totSessionCpu=0:00:59 **
[04/13 15:26:01     58s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/13 15:26:01     58s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:26:01     58s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:26:01     58s] Need call spDPlaceInit before registerPrioInstLoc.
[04/13 15:26:01     58s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:26:01     58s] *** InitOpt #2 [begin] : totSession cpu/real = 0:00:59.0/0:01:04.9 (0.9), mem = 1829.8M
[04/13 15:26:01     58s] GigaOpt running with 1 threads.
[04/13 15:26:01     58s] Info: 1 threads available for lower-level modules during optimization.
[04/13 15:26:01     58s] OPERPROF: Starting DPlace-Init at level 1, MEM:1829.8M
[04/13 15:26:01     58s] z: 2, totalTracks: 1
[04/13 15:26:01     58s] z: 4, totalTracks: 1
[04/13 15:26:01     58s] z: 6, totalTracks: 1
[04/13 15:26:01     58s] z: 8, totalTracks: 1
[04/13 15:26:01     58s] #spOpts: N=45 mergeVia=F 
[04/13 15:26:01     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1829.8M
[04/13 15:26:01     58s] OPERPROF:     Starting CMU at level 3, MEM:1829.8M
[04/13 15:26:01     58s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1829.8M
[04/13 15:26:01     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1829.8M
[04/13 15:26:01     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1829.8MB).
[04/13 15:26:01     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1829.8M
[04/13 15:26:01     58s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1829.8M
[04/13 15:26:01     58s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1829.8M
[04/13 15:26:01     58s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:26:01     58s] 
[04/13 15:26:01     58s] Creating Lib Analyzer ...
[04/13 15:26:01     58s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:26:02     59s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/13 15:26:02     59s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/13 15:26:02     59s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/13 15:26:02     59s] 
[04/13 15:26:02     59s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:26:02     59s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:59.2 mem=1829.8M
[04/13 15:26:02     59s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:59.2 mem=1829.8M
[04/13 15:26:02     59s] Creating Lib Analyzer, finished. 
[04/13 15:26:02     59s] Processing average sequential pin duty cycle 
[04/13 15:26:02     59s] Processing average sequential pin duty cycle 
[04/13 15:26:02     59s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1026.1M, totSessionCpu=0:00:59 **
[04/13 15:26:02     59s] *** optDesign -postCTS ***
[04/13 15:26:02     59s] DRC Margin: user margin 0.0; extra margin 0.2
[04/13 15:26:02     59s] Hold Target Slack: user slack 0
[04/13 15:26:02     59s] Setup Target Slack: user slack 0; extra slack 0.0
[04/13 15:26:02     59s] setUsefulSkewMode -ecoRoute false
[04/13 15:26:02     59s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[04/13 15:26:02     59s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1789.8M
[04/13 15:26:02     59s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1789.8M
[04/13 15:26:02     59s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1789.8M
[04/13 15:26:02     59s] All LLGs are deleted
[04/13 15:26:02     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1789.8M
[04/13 15:26:02     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1789.8M
[04/13 15:26:02     59s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1789.8M
[04/13 15:26:02     59s] Start to check current routing status for nets...
[04/13 15:26:02     59s] All nets are already routed correctly.
[04/13 15:26:02     59s] End to check current routing status for nets (mem=1789.8M)
[04/13 15:26:02     59s] Compute RC Scale Done ...
[04/13 15:26:02     59s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1899.1M
[04/13 15:26:02     59s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1899.1M
[04/13 15:26:02     59s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1899.1M
[04/13 15:26:02     59s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:1899.1M
[04/13 15:26:02     59s] Fast DP-INIT is on for default
[04/13 15:26:02     59s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.009, MEM:1899.1M
[04/13 15:26:02     59s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.010, MEM:1899.1M
[04/13 15:26:02     59s] Starting delay calculation for Setup views
[04/13 15:26:02     59s] #################################################################################
[04/13 15:26:02     59s] # Design Stage: PreRoute
[04/13 15:26:02     59s] # Design Name: ProcDpathAluWrapper
[04/13 15:26:02     59s] # Design Mode: 45nm
[04/13 15:26:02     59s] # Analysis Mode: MMMC OCV 
[04/13 15:26:02     59s] # Parasitics Mode: No SPEF/RCDB 
[04/13 15:26:02     59s] # Signoff Settings: SI Off 
[04/13 15:26:02     59s] #################################################################################
[04/13 15:26:02     59s] Calculate early delays in OCV mode...
[04/13 15:26:02     59s] Calculate late delays in OCV mode...
[04/13 15:26:02     59s] Topological Sorting (REAL = 0:00:00.0, MEM = 1897.1M, InitMEM = 1897.1M)
[04/13 15:26:02     59s] Start delay calculation (fullDC) (1 T). (MEM=1897.14)
[04/13 15:26:02     59s] End AAE Lib Interpolated Model. (MEM=1916.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:26:02     59s] Total number of fetched objects 1723
[04/13 15:26:02     59s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:26:02     59s] End delay calculation. (MEM=1916.87 CPU=0:00:00.3 REAL=0:00:00.0)
[04/13 15:26:02     59s] End delay calculation (fullDC). (MEM=1916.87 CPU=0:00:00.4 REAL=0:00:00.0)
[04/13 15:26:02     59s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1916.9M) ***
[04/13 15:26:03     60s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:00 mem=1916.9M)
[04/13 15:26:03     60s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.528  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |    -16     |     19 (19)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.339%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1111.8M, totSessionCpu=0:01:00 **
[04/13 15:26:03     60s] *** InitOpt #2 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:00.1/0:01:06.0 (0.9), mem = 1872.1M
[04/13 15:26:03     60s] 
[04/13 15:26:03     60s] =============================================================================================
[04/13 15:26:03     60s]  Step TAT Report for InitOpt #2                                                 20.12-s088_1
[04/13 15:26:03     60s] =============================================================================================
[04/13 15:26:03     60s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:26:03     60s] ---------------------------------------------------------------------------------------------
[04/13 15:26:03     60s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:03     60s] [ TimingUpdate           ]      1   0:00:00.0  (   4.4 % )     0:00:00.5 /  0:00:00.5    1.0
[04/13 15:26:03     60s] [ FullDelayCalc          ]      1   0:00:00.5  (  44.7 % )     0:00:00.5 /  0:00:00.5    1.0
[04/13 15:26:03     60s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.7 % )     0:00:00.6 /  0:00:00.6    1.0
[04/13 15:26:03     60s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:03     60s] [ DrvReport              ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.3
[04/13 15:26:03     60s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  20.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:26:03     60s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:03     60s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   9.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/13 15:26:03     60s] [ MISC                   ]          0:00:00.2  (  16.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:26:03     60s] ---------------------------------------------------------------------------------------------
[04/13 15:26:03     60s]  InitOpt #2 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/13 15:26:03     60s] ---------------------------------------------------------------------------------------------
[04/13 15:26:03     60s] 
[04/13 15:26:03     60s] ** INFO : this run is activating low effort ccoptDesign flow
[04/13 15:26:03     60s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:26:03     60s] ### Creating PhyDesignMc. totSessionCpu=0:01:00 mem=1872.1M
[04/13 15:26:03     60s] OPERPROF: Starting DPlace-Init at level 1, MEM:1872.1M
[04/13 15:26:03     60s] z: 2, totalTracks: 1
[04/13 15:26:03     60s] z: 4, totalTracks: 1
[04/13 15:26:03     60s] z: 6, totalTracks: 1
[04/13 15:26:03     60s] z: 8, totalTracks: 1
[04/13 15:26:03     60s] #spOpts: N=45 mergeVia=F 
[04/13 15:26:03     60s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1872.1M
[04/13 15:26:03     60s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1872.1M
[04/13 15:26:03     60s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1872.1MB).
[04/13 15:26:03     60s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1872.1M
[04/13 15:26:03     60s] TotalInstCnt at PhyDesignMc Initialization: 1,506
[04/13 15:26:03     60s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:00 mem=1872.1M
[04/13 15:26:03     60s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1872.1M
[04/13 15:26:03     60s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1872.1M
[04/13 15:26:03     60s] TotalInstCnt at PhyDesignMc Destruction: 1,506
[04/13 15:26:03     60s] 
[04/13 15:26:03     60s] Power view               = analysis_default
[04/13 15:26:03     60s] Number of VT partitions  = 0
[04/13 15:26:03     60s] Standard cells in design = 134
[04/13 15:26:03     60s] Instances in design      = 1506
[04/13 15:26:03     60s] 
[04/13 15:26:03     60s] Instance distribution across the VT partitions:
[04/13 15:26:03     60s] 
[04/13 15:26:03     60s] Reporting took 0 sec
[04/13 15:26:03     60s] #optDebug: fT-E <X 2 0 0 1>
[04/13 15:26:03     60s] *** Starting optimizing excluded clock nets MEM= 1872.1M) ***
[04/13 15:26:03     60s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1872.1M) ***
[04/13 15:26:03     60s] *** Starting optimizing excluded clock nets MEM= 1872.1M) ***
[04/13 15:26:03     60s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1872.1M) ***
[04/13 15:26:03     60s] Info: Done creating the CCOpt slew target map.
[04/13 15:26:03     60s] Begin: GigaOpt high fanout net optimization
[04/13 15:26:03     60s] GigaOpt HFN: use maxLocalDensity 1.2
[04/13 15:26:03     60s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/13 15:26:03     60s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:01:00.1/0:01:06.0 (0.9), mem = 1872.1M
[04/13 15:26:03     60s] Info: 5 nets with fixed/cover wires excluded.
[04/13 15:26:03     60s] Info: 5 clock nets excluded from IPO operation.
[04/13 15:26:03     60s] Processing average sequential pin duty cycle 
[04/13 15:26:03     60s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.60910.11
[04/13 15:26:03     60s] (I,S,L,T): analysis_default: NA, NA, 0.0463202, 0.0463202
[04/13 15:26:03     60s] (I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
[04/13 15:26:03     60s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:26:03     60s] ### Creating PhyDesignMc. totSessionCpu=0:01:00 mem=1864.9M
[04/13 15:26:03     60s] OPERPROF: Starting DPlace-Init at level 1, MEM:1864.9M
[04/13 15:26:03     60s] z: 2, totalTracks: 1
[04/13 15:26:03     60s] z: 4, totalTracks: 1
[04/13 15:26:03     60s] z: 6, totalTracks: 1
[04/13 15:26:03     60s] z: 8, totalTracks: 1
[04/13 15:26:03     60s] #spOpts: N=45 mergeVia=F 
[04/13 15:26:03     60s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1864.9M
[04/13 15:26:03     60s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1864.9M
[04/13 15:26:03     60s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1864.9MB).
[04/13 15:26:03     60s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.015, MEM:1864.9M
[04/13 15:26:03     60s] TotalInstCnt at PhyDesignMc Initialization: 1,506
[04/13 15:26:03     60s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:00 mem=1864.9M
[04/13 15:26:03     60s] ### Creating RouteCongInterface, started
[04/13 15:26:03     60s] ### Creating LA Mngr. totSessionCpu=0:01:00 mem=1864.9M
[04/13 15:26:03     60s] ### Creating LA Mngr, finished. totSessionCpu=0:01:00 mem=1864.9M
[04/13 15:26:03     60s] 
[04/13 15:26:03     60s] #optDebug:  {2, 1.000, 0.8500} {3, 0.456, 0.7819} {4, 0.456, 0.7819} {4, 0.456, 0.7819} {6, 0.048, 0.3590} {7, 0.048, 0.3590} 
[04/13 15:26:03     60s] 
[04/13 15:26:03     60s] #optDebug: {0, 1.000}
[04/13 15:26:03     60s] ### Creating RouteCongInterface, finished
[04/13 15:26:03     60s] {MG  {4 0 3.4 0.34068}  {6 0 7 0.696386} }
[04/13 15:26:03     60s] ### Creating LA Mngr. totSessionCpu=0:01:00 mem=1864.9M
[04/13 15:26:03     60s] ### Creating LA Mngr, finished. totSessionCpu=0:01:00 mem=1864.9M
[04/13 15:26:04     61s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/13 15:26:04     61s] Total-nets :: 1649, Stn-nets :: 0, ratio :: 0 %
[04/13 15:26:04     61s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1880.1M
[04/13 15:26:04     61s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1880.1M
[04/13 15:26:04     61s] TotalInstCnt at PhyDesignMc Destruction: 1,506
[04/13 15:26:04     61s] (I,S,L,T): analysis_default: NA, NA, 0.0463202, 0.0463202
[04/13 15:26:04     61s] (I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
[04/13 15:26:04     61s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.60910.11
[04/13 15:26:04     61s] *** DrvOpt #5 [finish] : cpu/real = 0:00:01.5/0:00:01.4 (1.0), totSession cpu/real = 0:01:01.6/0:01:07.5 (0.9), mem = 1864.9M
[04/13 15:26:04     61s] 
[04/13 15:26:04     61s] =============================================================================================
[04/13 15:26:04     61s]  Step TAT Report for DrvOpt #5                                                  20.12-s088_1
[04/13 15:26:04     61s] =============================================================================================
[04/13 15:26:04     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:26:04     61s] ---------------------------------------------------------------------------------------------
[04/13 15:26:04     61s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:04     61s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[04/13 15:26:04     61s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:04     61s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:04     61s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:04     61s] [ MISC                   ]          0:00:01.4  (  98.0 % )     0:00:01.4 /  0:00:01.4    1.0
[04/13 15:26:04     61s] ---------------------------------------------------------------------------------------------
[04/13 15:26:04     61s]  DrvOpt #5 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.5    1.0
[04/13 15:26:04     61s] ---------------------------------------------------------------------------------------------
[04/13 15:26:04     61s] 
[04/13 15:26:04     61s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/13 15:26:04     61s] End: GigaOpt high fanout net optimization
[04/13 15:26:04     61s] skipped the cell partition in DRV
[04/13 15:26:04     61s] Leakage Power Opt: re-selecting buf/inv list 
[04/13 15:26:04     61s] #InfoCS: Num dontuse cells 9, Num usable cells 148
[04/13 15:26:04     61s] optDesignOneStep: Power Flow
[04/13 15:26:04     61s] #InfoCS: Num dontuse cells 9, Num usable cells 148
[04/13 15:26:04     61s] Deleting Lib Analyzer.
[04/13 15:26:04     61s] Begin: GigaOpt Global Optimization
[04/13 15:26:04     61s] *info: use new DP (enabled)
[04/13 15:26:04     61s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[04/13 15:26:04     61s] Info: 5 nets with fixed/cover wires excluded.
[04/13 15:26:04     61s] Info: 5 clock nets excluded from IPO operation.
[04/13 15:26:04     61s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:01:01.6/0:01:07.5 (0.9), mem = 1864.9M
[04/13 15:26:04     61s] Processing average sequential pin duty cycle 
[04/13 15:26:04     61s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.60910.12
[04/13 15:26:04     61s] (I,S,L,T): analysis_default: NA, NA, 0.0463202, 0.0463202
[04/13 15:26:04     61s] (I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
[04/13 15:26:04     61s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:26:04     61s] ### Creating PhyDesignMc. totSessionCpu=0:01:02 mem=1864.9M
[04/13 15:26:04     61s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/13 15:26:04     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:1864.9M
[04/13 15:26:04     61s] z: 2, totalTracks: 1
[04/13 15:26:04     61s] z: 4, totalTracks: 1
[04/13 15:26:04     61s] z: 6, totalTracks: 1
[04/13 15:26:04     61s] z: 8, totalTracks: 1
[04/13 15:26:04     61s] #spOpts: N=45 mergeVia=F 
[04/13 15:26:04     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1864.9M
[04/13 15:26:04     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1864.9M
[04/13 15:26:04     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1864.9MB).
[04/13 15:26:04     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1864.9M
[04/13 15:26:04     61s] TotalInstCnt at PhyDesignMc Initialization: 1,506
[04/13 15:26:04     61s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:02 mem=1864.9M
[04/13 15:26:04     61s] ### Creating RouteCongInterface, started
[04/13 15:26:04     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:26:04     61s] 
[04/13 15:26:04     61s] Creating Lib Analyzer ...
[04/13 15:26:04     61s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:26:04     61s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/13 15:26:04     61s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/13 15:26:04     61s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/13 15:26:04     61s] 
[04/13 15:26:04     61s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:26:04     61s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:02 mem=1864.9M
[04/13 15:26:04     61s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:02 mem=1864.9M
[04/13 15:26:04     61s] Creating Lib Analyzer, finished. 
[04/13 15:26:04     61s] 
[04/13 15:26:04     61s] #optDebug:  {2, 1.000, 0.8500} {3, 0.456, 0.8500} {4, 0.456, 0.8500} {4, 0.456, 0.8500} {6, 0.048, 0.4488} {7, 0.048, 0.4488} 
[04/13 15:26:04     61s] 
[04/13 15:26:04     61s] #optDebug: {0, 1.000}
[04/13 15:26:04     61s] ### Creating RouteCongInterface, finished
[04/13 15:26:04     61s] {MG  {4 0 3.4 0.34068}  {6 0 7 0.696386} }
[04/13 15:26:04     61s] ### Creating LA Mngr. totSessionCpu=0:01:02 mem=1864.9M
[04/13 15:26:04     61s] ### Creating LA Mngr, finished. totSessionCpu=0:01:02 mem=1864.9M
[04/13 15:26:07     64s] *info: 5 clock nets excluded
[04/13 15:26:07     64s] *info: 4 special nets excluded.
[04/13 15:26:08     64s] *info: 39 no-driver nets excluded.
[04/13 15:26:08     64s] *info: 5 nets with fixed/cover wires excluded.
[04/13 15:26:08     65s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1899.2M
[04/13 15:26:08     65s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1899.2M
[04/13 15:26:08     65s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[04/13 15:26:08     65s] +--------+--------+---------+------------+--------+----------------+-----------+----------------------------------+
[04/13 15:26:08     65s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   | Pathgroup |            End Point             |
[04/13 15:26:08     65s] +--------+--------+---------+------------+--------+----------------+-----------+----------------------------------+
[04/13 15:26:08     65s] |   0.000|   0.000|   68.34%|   0:00:00.0| 1899.2M|analysis_default|         NA| NA                               |
[04/13 15:26:08     65s] +--------+--------+---------+------------+--------+----------------+-----------+----------------------------------+
[04/13 15:26:08     65s] 
[04/13 15:26:08     65s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1899.2M) ***
[04/13 15:26:08     65s] 
[04/13 15:26:08     65s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1899.2M) ***
[04/13 15:26:08     65s] Bottom Preferred Layer:
[04/13 15:26:08     65s] +---------------+------------+----------+
[04/13 15:26:08     65s] |     Layer     |    CLK     |   Rule   |
[04/13 15:26:08     65s] +---------------+------------+----------+
[04/13 15:26:08     65s] | metal3 (z=3)  |          5 | default  |
[04/13 15:26:08     65s] +---------------+------------+----------+
[04/13 15:26:08     65s] Via Pillar Rule:
[04/13 15:26:08     65s]     None
[04/13 15:26:08     65s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/13 15:26:08     65s] Total-nets :: 1649, Stn-nets :: 0, ratio :: 0 %
[04/13 15:26:08     65s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1880.1M
[04/13 15:26:08     65s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1880.1M
[04/13 15:26:08     65s] TotalInstCnt at PhyDesignMc Destruction: 1,506
[04/13 15:26:08     65s] (I,S,L,T): analysis_default: NA, NA, 0.0463202, 0.0463202
[04/13 15:26:08     65s] (I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
[04/13 15:26:08     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.60910.12
[04/13 15:26:08     65s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:01:05.9/0:01:11.8 (0.9), mem = 1864.9M
[04/13 15:26:08     65s] 
[04/13 15:26:08     65s] =============================================================================================
[04/13 15:26:08     65s]  Step TAT Report for GlobalOpt #2                                               20.12-s088_1
[04/13 15:26:08     65s] =============================================================================================
[04/13 15:26:08     65s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:26:08     65s] ---------------------------------------------------------------------------------------------
[04/13 15:26:08     65s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[04/13 15:26:08     65s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:26:08     65s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:08     65s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[04/13 15:26:08     65s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:26:08     65s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:08     65s] [ TransformInit          ]      1   0:00:03.9  (  91.8 % )     0:00:03.9 /  0:00:03.9    1.0
[04/13 15:26:08     65s] [ MISC                   ]          0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/13 15:26:08     65s] ---------------------------------------------------------------------------------------------
[04/13 15:26:08     65s]  GlobalOpt #2 TOTAL                 0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.3    1.0
[04/13 15:26:08     65s] ---------------------------------------------------------------------------------------------
[04/13 15:26:08     65s] 
[04/13 15:26:08     65s] End: GigaOpt Global Optimization
[04/13 15:26:08     65s] Leakage Power Opt: resetting the buf/inv selection
[04/13 15:26:08     65s] *** Timing Is met
[04/13 15:26:08     65s] *** Check timing (0:00:00.0)
[04/13 15:26:08     65s] #InfoCS: Num dontuse cells 9, Num usable cells 148
[04/13 15:26:08     65s] optDesignOneStep: Power Flow
[04/13 15:26:08     65s] #InfoCS: Num dontuse cells 9, Num usable cells 148
[04/13 15:26:08     65s] Deleting Lib Analyzer.
[04/13 15:26:08     65s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -noLeakageDegrade -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/13 15:26:08     65s] Info: 5 nets with fixed/cover wires excluded.
[04/13 15:26:08     65s] Info: 5 clock nets excluded from IPO operation.
[04/13 15:26:08     65s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=1862.9M
[04/13 15:26:08     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=1862.9M
[04/13 15:26:08     65s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/13 15:26:08     65s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1862.9M
[04/13 15:26:08     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1862.9M
[04/13 15:26:08     65s] skipped the cell partition in DRV
[04/13 15:26:08     65s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:26:08     65s] #InfoCS: Num dontuse cells 9, Num usable cells 148
[04/13 15:26:08     65s] optDesignOneStep: Power Flow
[04/13 15:26:08     65s] #InfoCS: Num dontuse cells 9, Num usable cells 148
[04/13 15:26:08     65s] Begin: GigaOpt Optimization in WNS mode
[04/13 15:26:08     65s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[04/13 15:26:08     65s] Info: 5 nets with fixed/cover wires excluded.
[04/13 15:26:08     65s] Info: 5 clock nets excluded from IPO operation.
[04/13 15:26:08     65s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:01:06.0/0:01:11.9 (0.9), mem = 1860.9M
[04/13 15:26:08     65s] Processing average sequential pin duty cycle 
[04/13 15:26:08     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.60910.13
[04/13 15:26:08     65s] (I,S,L,T): analysis_default: NA, NA, 0.0463202, 0.0463202
[04/13 15:26:08     65s] (I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
[04/13 15:26:08     65s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:26:08     65s] ### Creating PhyDesignMc. totSessionCpu=0:01:06 mem=1860.9M
[04/13 15:26:08     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:1860.9M
[04/13 15:26:08     65s] z: 2, totalTracks: 1
[04/13 15:26:08     65s] z: 4, totalTracks: 1
[04/13 15:26:08     65s] z: 6, totalTracks: 1
[04/13 15:26:08     65s] z: 8, totalTracks: 1
[04/13 15:26:08     65s] #spOpts: N=45 mergeVia=F 
[04/13 15:26:08     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1860.9M
[04/13 15:26:08     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1860.9M
[04/13 15:26:08     65s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1860.9MB).
[04/13 15:26:08     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.007, MEM:1860.9M
[04/13 15:26:08     65s] TotalInstCnt at PhyDesignMc Initialization: 1,506
[04/13 15:26:08     65s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:06 mem=1860.9M
[04/13 15:26:08     65s] ### Creating RouteCongInterface, started
[04/13 15:26:08     65s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:26:08     65s] 
[04/13 15:26:08     65s] Creating Lib Analyzer ...
[04/13 15:26:08     65s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:26:09     66s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/13 15:26:09     66s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/13 15:26:09     66s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/13 15:26:09     66s] 
[04/13 15:26:09     66s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:26:09     66s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:06 mem=1864.9M
[04/13 15:26:09     66s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:06 mem=1864.9M
[04/13 15:26:09     66s] Creating Lib Analyzer, finished. 
[04/13 15:26:09     66s] 
[04/13 15:26:09     66s] #optDebug:  {2, 1.000, 0.8500} {3, 0.456, 0.8500} {4, 0.456, 0.8500} {4, 0.456, 0.8500} {6, 0.048, 0.8500} {7, 0.048, 0.8500} 
[04/13 15:26:09     66s] 
[04/13 15:26:09     66s] #optDebug: {0, 1.000}
[04/13 15:26:09     66s] ### Creating RouteCongInterface, finished
[04/13 15:26:09     66s] {MG  {4 0 3.4 0.34068}  {6 0 7 0.696386} }
[04/13 15:26:09     66s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=1864.9M
[04/13 15:26:09     66s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=1864.9M
[04/13 15:26:12     69s] *info: 5 clock nets excluded
[04/13 15:26:12     69s] *info: 4 special nets excluded.
[04/13 15:26:12     69s] *info: 39 no-driver nets excluded.
[04/13 15:26:12     69s] *info: 5 nets with fixed/cover wires excluded.
[04/13 15:26:13     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.60910.1
[04/13 15:26:13     70s] PathGroup :  In2Out  TargetSlack : 0.0101 
[04/13 15:26:13     70s] PathGroup :  In2Reg  TargetSlack : 0.0101 
[04/13 15:26:13     70s] PathGroup :  Reg2ClkGate  TargetSlack : 0.0101 
[04/13 15:26:13     70s] PathGroup :  Reg2Out  TargetSlack : 0.0101 
[04/13 15:26:13     70s] PathGroup :  Reg2Reg  TargetSlack : 0.0101 
[04/13 15:26:13     70s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 68.34
[04/13 15:26:13     70s] OptDebug: End of Setup Fixing:
+--------------------------------+-----+-----+
|Path Group                      |  WNS|  TNS|
+--------------------------------+-----+-----+
|In2Out In2Reg R..Reg2Out default|0.527|0.000|
|Reg2Reg                         |2.718|0.000|
|HEPG                            |2.718|0.000|
|All Paths                       |0.527|0.000|
+--------------------------------+-----+-----+

[04/13 15:26:13     70s] Bottom Preferred Layer:
[04/13 15:26:13     70s] +---------------+------------+----------+
[04/13 15:26:13     70s] |     Layer     |    CLK     |   Rule   |
[04/13 15:26:13     70s] +---------------+------------+----------+
[04/13 15:26:13     70s] | metal3 (z=3)  |          5 | default  |
[04/13 15:26:13     70s] +---------------+------------+----------+
[04/13 15:26:13     70s] Via Pillar Rule:
[04/13 15:26:13     70s]     None
[04/13 15:26:13     70s] 
[04/13 15:26:13     70s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1899.2M) ***
[04/13 15:26:13     70s] 
[04/13 15:26:13     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.60910.1
[04/13 15:26:13     70s] Total-nets :: 1649, Stn-nets :: 0, ratio :: 0 %
[04/13 15:26:13     70s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1880.1M
[04/13 15:26:13     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.009, MEM:1880.1M
[04/13 15:26:13     70s] TotalInstCnt at PhyDesignMc Destruction: 1,506
[04/13 15:26:13     70s] (I,S,L,T): analysis_default: NA, NA, 0.0463202, 0.0463202
[04/13 15:26:13     70s] (I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
[04/13 15:26:13     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.60910.13
[04/13 15:26:13     70s] *** WnsOpt #1 [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:01:10.3/0:01:16.2 (0.9), mem = 1864.9M
[04/13 15:26:13     70s] 
[04/13 15:26:13     70s] =============================================================================================
[04/13 15:26:13     70s]  Step TAT Report for WnsOpt #1                                                  20.12-s088_1
[04/13 15:26:13     70s] =============================================================================================
[04/13 15:26:13     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:26:13     70s] ---------------------------------------------------------------------------------------------
[04/13 15:26:13     70s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[04/13 15:26:13     70s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:26:13     70s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:13     70s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/13 15:26:13     70s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.3    1.0
[04/13 15:26:13     70s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:13     70s] [ TransformInit          ]      1   0:00:03.9  (  89.7 % )     0:00:03.9 /  0:00:03.9    1.0
[04/13 15:26:13     70s] [ MISC                   ]          0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.1
[04/13 15:26:13     70s] ---------------------------------------------------------------------------------------------
[04/13 15:26:13     70s]  WnsOpt #1 TOTAL                    0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.3    1.0
[04/13 15:26:13     70s] ---------------------------------------------------------------------------------------------
[04/13 15:26:13     70s] 
[04/13 15:26:13     70s] End: GigaOpt Optimization in WNS mode
[04/13 15:26:13     70s] #InfoCS: Num dontuse cells 9, Num usable cells 148
[04/13 15:26:13     70s] optDesignOneStep: Power Flow
[04/13 15:26:13     70s] #InfoCS: Num dontuse cells 9, Num usable cells 148
[04/13 15:26:13     70s] Deleting Lib Analyzer.
[04/13 15:26:13     70s] GigaOpt: target slack met, skip TNS optimization
[04/13 15:26:13     70s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -postCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/13 15:26:13     70s] Info: 5 nets with fixed/cover wires excluded.
[04/13 15:26:13     70s] Info: 5 clock nets excluded from IPO operation.
[04/13 15:26:13     70s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=1860.9M
[04/13 15:26:13     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=1860.9M
[04/13 15:26:13     70s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/13 15:26:13     70s] Processing average sequential pin duty cycle 
[04/13 15:26:13     70s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:26:13     70s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=1895.2M
[04/13 15:26:13     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:1895.2M
[04/13 15:26:13     70s] z: 2, totalTracks: 1
[04/13 15:26:13     70s] z: 4, totalTracks: 1
[04/13 15:26:13     70s] z: 6, totalTracks: 1
[04/13 15:26:13     70s] z: 8, totalTracks: 1
[04/13 15:26:13     70s] #spOpts: N=45 mergeVia=F 
[04/13 15:26:13     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1895.2M
[04/13 15:26:13     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1895.2M
[04/13 15:26:13     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1895.2MB).
[04/13 15:26:13     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.006, MEM:1895.2M
[04/13 15:26:13     70s] TotalInstCnt at PhyDesignMc Initialization: 1,506
[04/13 15:26:13     70s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=1895.2M
[04/13 15:26:13     70s] Begin: Area Reclaim Optimization
[04/13 15:26:13     70s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:01:10.3/0:01:16.3 (0.9), mem = 1895.2M
[04/13 15:26:13     70s] 
[04/13 15:26:13     70s] Creating Lib Analyzer ...
[04/13 15:26:13     70s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:26:13     70s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/13 15:26:13     70s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/13 15:26:13     70s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/13 15:26:13     70s] 
[04/13 15:26:13     70s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:26:13     70s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:11 mem=1899.2M
[04/13 15:26:13     70s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:11 mem=1899.2M
[04/13 15:26:13     70s] Creating Lib Analyzer, finished. 
[04/13 15:26:13     70s] Processing average sequential pin duty cycle 
[04/13 15:26:13     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.60910.14
[04/13 15:26:13     70s] (I,S,L,T): analysis_default: NA, NA, 0.0463202, 0.0463202
[04/13 15:26:13     70s] (I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
[04/13 15:26:13     70s] ### Creating RouteCongInterface, started
[04/13 15:26:13     70s] 
[04/13 15:26:13     70s] #optDebug:  {2, 1.000, 0.8500} {3, 0.456, 0.8500} {4, 0.456, 0.8500} {4, 0.456, 0.8500} {6, 0.048, 0.4488} {7, 0.048, 0.4488} 
[04/13 15:26:13     70s] 
[04/13 15:26:13     70s] #optDebug: {0, 1.000}
[04/13 15:26:13     70s] ### Creating RouteCongInterface, finished
[04/13 15:26:13     70s] ### Creating LA Mngr. totSessionCpu=0:01:11 mem=1899.2M
[04/13 15:26:13     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:11 mem=1899.2M
[04/13 15:26:13     70s] Usable buffer cells for single buffer setup transform:
[04/13 15:26:13     70s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[04/13 15:26:13     70s] Number of usable buffer cells above: 9
[04/13 15:26:14     71s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1899.2M
[04/13 15:26:14     71s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1899.2M
[04/13 15:26:14     71s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 68.34
[04/13 15:26:14     71s] +---------+---------+--------+--------+------------+--------+
[04/13 15:26:14     71s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/13 15:26:14     71s] +---------+---------+--------+--------+------------+--------+
[04/13 15:26:14     71s] |   68.34%|        -|   0.020|   0.000|   0:00:00.0| 1899.2M|
[04/13 15:26:14     71s] |   68.34%|        0|   0.020|   0.000|   0:00:00.0| 1920.8M|
[04/13 15:26:14     71s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[04/13 15:26:14     71s] |   68.34%|        0|   0.020|   0.000|   0:00:00.0| 1920.8M|
[04/13 15:26:14     71s] |   68.34%|        0|   0.020|   0.000|   0:00:00.0| 1920.8M|
[04/13 15:26:14     71s] |   68.33%|        1|   0.020|   0.000|   0:00:00.0| 1944.9M|
[04/13 15:26:14     71s] |   68.33%|        0|   0.020|   0.000|   0:00:00.0| 1944.9M|
[04/13 15:26:14     71s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[04/13 15:26:14     71s] |   68.33%|        0|   0.020|   0.000|   0:00:00.0| 1944.9M|
[04/13 15:26:14     71s] +---------+---------+--------+--------+------------+--------+
[04/13 15:26:14     71s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 68.33
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[04/13 15:26:14     71s] --------------------------------------------------------------
[04/13 15:26:14     71s] |                                   | Total     | Sequential |
[04/13 15:26:14     71s] --------------------------------------------------------------
[04/13 15:26:14     71s] | Num insts resized                 |       1  |       0    |
[04/13 15:26:14     71s] | Num insts undone                  |       0  |       0    |
[04/13 15:26:14     71s] | Num insts Downsized               |       1  |       0    |
[04/13 15:26:14     71s] | Num insts Samesized               |       0  |       0    |
[04/13 15:26:14     71s] | Num insts Upsized                 |       0  |       0    |
[04/13 15:26:14     71s] | Num multiple commits+uncommits    |       0  |       -    |
[04/13 15:26:14     71s] --------------------------------------------------------------
[04/13 15:26:14     71s] Bottom Preferred Layer:
[04/13 15:26:14     71s] +---------------+------------+----------+
[04/13 15:26:14     71s] |     Layer     |    CLK     |   Rule   |
[04/13 15:26:14     71s] +---------------+------------+----------+
[04/13 15:26:14     71s] | metal3 (z=3)  |          5 | default  |
[04/13 15:26:14     71s] +---------------+------------+----------+
[04/13 15:26:14     71s] Via Pillar Rule:
[04/13 15:26:14     71s]     None
[04/13 15:26:14     71s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
[04/13 15:26:14     71s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1944.9M
[04/13 15:26:14     71s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1944.9M
[04/13 15:26:14     71s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1944.9M
[04/13 15:26:14     71s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1944.9M
[04/13 15:26:14     71s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1944.9M
[04/13 15:26:14     71s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.004, MEM:1944.9M
[04/13 15:26:14     71s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1944.9M
[04/13 15:26:14     71s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1944.9M
[04/13 15:26:14     71s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.007, MEM:1944.9M
[04/13 15:26:14     71s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.007, MEM:1944.9M
[04/13 15:26:14     71s] TDRefine: refinePlace mode spiral search
[04/13 15:26:14     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.60910.10
[04/13 15:26:14     71s] OPERPROF: Starting RefinePlace at level 1, MEM:1944.9M
[04/13 15:26:14     71s] *** Starting refinePlace (0:01:12 mem=1944.9M) ***
[04/13 15:26:14     71s] Total net bbox length = 1.867e+04 (1.056e+04 8.111e+03) (ext = 4.776e+03)
[04/13 15:26:14     71s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:26:14     71s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1944.9M
[04/13 15:26:14     71s] Starting refinePlace ...
[04/13 15:26:14     71s] One DDP V2 for no tweak run.
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/13 15:26:14     71s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:26:14     71s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1944.9MB) @(0:01:12 - 0:01:12).
[04/13 15:26:14     71s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:26:14     71s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1944.9MB
[04/13 15:26:14     71s] Statistics of distance of Instance movement in refine placement:
[04/13 15:26:14     71s]   maximum (X+Y) =         0.00 um
[04/13 15:26:14     71s]   mean    (X+Y) =         0.00 um
[04/13 15:26:14     71s] Summary Report:
[04/13 15:26:14     71s] Instances move: 0 (out of 1502 movable)
[04/13 15:26:14     71s] Instances flipped: 0
[04/13 15:26:14     71s] Mean displacement: 0.00 um
[04/13 15:26:14     71s] Max displacement: 0.00 um 
[04/13 15:26:14     71s] Total instances moved : 0
[04/13 15:26:14     71s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.030, MEM:1944.9M
[04/13 15:26:14     71s] Total net bbox length = 1.867e+04 (1.056e+04 8.111e+03) (ext = 4.776e+03)
[04/13 15:26:14     71s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1944.9MB
[04/13 15:26:14     71s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1944.9MB) @(0:01:12 - 0:01:12).
[04/13 15:26:14     71s] *** Finished refinePlace (0:01:12 mem=1944.9M) ***
[04/13 15:26:14     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.60910.10
[04/13 15:26:14     71s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.035, MEM:1944.9M
[04/13 15:26:14     71s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1944.9M
[04/13 15:26:14     71s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1944.9M
[04/13 15:26:14     71s] *** maximum move = 0.00 um ***
[04/13 15:26:14     71s] *** Finished re-routing un-routed nets (1944.9M) ***
[04/13 15:26:14     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:1944.9M
[04/13 15:26:14     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1944.9M
[04/13 15:26:14     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1944.9M
[04/13 15:26:14     71s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1944.9M
[04/13 15:26:14     71s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1944.9M
[04/13 15:26:14     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.006, MEM:1944.9M
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1944.9M) ***
[04/13 15:26:14     71s] (I,S,L,T): analysis_default: NA, NA, 0.0463187, 0.0463187
[04/13 15:26:14     71s] (I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
[04/13 15:26:14     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.60910.14
[04/13 15:26:14     71s] *** AreaOpt #3 [finish] : cpu/real = 0:00:01.4/0:00:01.3 (1.0), totSession cpu/real = 0:01:11.7/0:01:17.6 (0.9), mem = 1944.9M
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] =============================================================================================
[04/13 15:26:14     71s]  Step TAT Report for AreaOpt #3                                                 20.12-s088_1
[04/13 15:26:14     71s] =============================================================================================
[04/13 15:26:14     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:26:14     71s] ---------------------------------------------------------------------------------------------
[04/13 15:26:14     71s] [ RefinePlace            ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/13 15:26:14     71s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:14     71s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  14.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:26:14     71s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:14     71s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:14     71s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:14     71s] [ OptSingleIteration     ]      6   0:00:00.1  (   6.0 % )     0:00:00.4 /  0:00:00.3    1.0
[04/13 15:26:14     71s] [ OptGetWeight           ]    208   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.6
[04/13 15:26:14     71s] [ OptEval                ]    208   0:00:00.2  (  16.7 % )     0:00:00.2 /  0:00:00.2    0.9
[04/13 15:26:14     71s] [ OptCommit              ]    208   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[04/13 15:26:14     71s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:14     71s] [ PostCommitDelayUpdate  ]    208   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.4
[04/13 15:26:14     71s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:14     71s] [ MISC                   ]          0:00:00.7  (  51.6 % )     0:00:00.7 /  0:00:00.7    1.0
[04/13 15:26:14     71s] ---------------------------------------------------------------------------------------------
[04/13 15:26:14     71s]  AreaOpt #3 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.4    1.0
[04/13 15:26:14     71s] ---------------------------------------------------------------------------------------------
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1925.8M
[04/13 15:26:14     71s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:1925.8M
[04/13 15:26:14     71s] TotalInstCnt at PhyDesignMc Destruction: 1,506
[04/13 15:26:14     71s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1884.81M, totSessionCpu=0:01:12).
[04/13 15:26:14     71s] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1121.6M, totSessionCpu=0:01:12 **
[04/13 15:26:14     71s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1884.8M
[04/13 15:26:14     71s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.004, MEM:1884.8M
[04/13 15:26:14     71s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.528  |  0.000  |  2.677  |  2.585  |   N/A   |  0.528  |  2.718  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |
|          All Paths:|   111   |    0    |    1    |   74    |   N/A   |   36    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |    -16     |     19 (19)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.331%
Routing Overflow: 0.00% H and 0.14% V
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -skipLowEffort -noRecovery -postCTS -leakage -nativePathGroupFlow -noRouting
[04/13 15:26:14     71s] Info: 5 nets with fixed/cover wires excluded.
[04/13 15:26:14     71s] Info: 5 clock nets excluded from IPO operation.
[04/13 15:26:14     71s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=1894.8M
[04/13 15:26:14     71s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=1894.8M
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] Begin: Leakage Power Optimization
[04/13 15:26:14     71s] Processing average sequential pin duty cycle 
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] Begin Power Analysis
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s]              0V	    VGND
[04/13 15:26:14     71s]              0V	    VSS
[04/13 15:26:14     71s]              0V	    VPWR
[04/13 15:26:14     71s]            1.1V	    VDD
[04/13 15:26:14     71s] Begin Processing Timing Library for Power Calculation
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] Begin Processing Timing Library for Power Calculation
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] Begin Processing Power Net/Grid for Power Calculation
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1121.81MB/3018.16MB/1121.81MB)
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] Begin Processing Timing Window Data for Power Calculation
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1121.81MB/3018.16MB/1121.81MB)
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] Begin Processing User Attributes
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1121.81MB/3018.16MB/1121.81MB)
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] Begin Processing Signal Activity
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1121.81MB/3018.16MB/1121.81MB)
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] Begin Power Computation
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s]       ----------------------------------------------------------
[04/13 15:26:14     71s]       # of cell(s) missing both power/leakage table: 0
[04/13 15:26:14     71s]       # of cell(s) missing power table: 1
[04/13 15:26:14     71s]       # of cell(s) missing leakage table: 1
[04/13 15:26:14     71s]       # of MSMV cell(s) missing power_level: 0
[04/13 15:26:14     71s]       ----------------------------------------------------------
[04/13 15:26:14     71s] CellName                                  Missing Table(s)
[04/13 15:26:14     71s] LOGIC0_X1                                 internal power, leakge power, 
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1121.81MB/3018.16MB/1121.81MB)
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] Begin Processing User Attributes
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1121.81MB/3018.16MB/1121.81MB)
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1121.81MB/3018.16MB/1121.81MB)
[04/13 15:26:14     71s] 
[04/13 15:26:14     71s] *



[04/13 15:26:14     71s] Total Power
[04/13 15:26:14     71s] -----------------------------------------------------------------------------------------
[04/13 15:26:14     71s] Total Leakage Power:         0.04971202
[04/13 15:26:14     71s] -----------------------------------------------------------------------------------------
[04/13 15:26:14     71s] Processing average sequential pin duty cycle 
[04/13 15:26:14     71s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:26:14     71s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=1913.9M
[04/13 15:26:14     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:1913.9M
[04/13 15:26:14     71s] z: 2, totalTracks: 1
[04/13 15:26:14     71s] z: 4, totalTracks: 1
[04/13 15:26:14     71s] z: 6, totalTracks: 1
[04/13 15:26:14     71s] z: 8, totalTracks: 1
[04/13 15:26:14     71s] #spOpts: N=45 mergeVia=F 
[04/13 15:26:15     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1913.9M
[04/13 15:26:15     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1913.9M
[04/13 15:26:15     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1913.9MB).
[04/13 15:26:15     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.007, MEM:1913.9M
[04/13 15:26:15     71s] TotalInstCnt at PhyDesignMc Initialization: 1,506
[04/13 15:26:15     71s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=1913.9M
[04/13 15:26:15     71s] OptDebug: Start of Power Reclaim:
+--------------------------------+-----+-----+
|Path Group                      |  WNS|  TNS|
+--------------------------------+-----+-----+
|In2Out In2Reg R..Reg2Out default|0.527|0.000|
|Reg2Reg                         |2.718|0.000|
|HEPG                            |2.718|0.000|
|All Paths                       |0.527|0.000|
+--------------------------------+-----+-----+

[04/13 15:26:15     72s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1913.9M
[04/13 15:26:15     72s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1913.9M
[04/13 15:26:15     72s] 
[04/13 15:26:15     72s] Phase 1 finished in (cpu = 0:00:00.1) (real = 0:00:00.0) **
[04/13 15:26:15     72s] 
[04/13 15:26:15     72s] =============================================================================================
[04/13 15:26:15     72s]  Step TAT Report for PowerOpt #3                                                20.12-s088_1
[04/13 15:26:15     72s] =============================================================================================
[04/13 15:26:15     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:26:15     72s] ---------------------------------------------------------------------------------------------
[04/13 15:26:15     72s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:15     72s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:15     72s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.4
[04/13 15:26:15     72s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:15     72s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.9
[04/13 15:26:15     72s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/13 15:26:15     72s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:15     72s] [ OptEval                ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.0
[04/13 15:26:15     72s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:15     72s] [ DrvFindVioNets         ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/13 15:26:15     72s] [ MISC                   ]          0:00:00.8  (  88.8 % )     0:00:00.8 /  0:00:00.8    1.0
[04/13 15:26:15     72s] ---------------------------------------------------------------------------------------------
[04/13 15:26:15     72s]  PowerOpt #3 TOTAL                  0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[04/13 15:26:15     72s] ---------------------------------------------------------------------------------------------
[04/13 15:26:15     72s] 
[04/13 15:26:15     72s] Finished Timing Update in (cpu = 0:00:00.9) (real = 0:00:00.0) **
[04/13 15:26:15     72s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1913.9M
[04/13 15:26:15     72s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:1913.9M
[04/13 15:26:15     72s] TotalInstCnt at PhyDesignMc Destruction: 1,506
[04/13 15:26:15     72s] OptDebug: End of Power Reclaim:
+--------------------------------+-----+-----+
|Path Group                      |  WNS|  TNS|
+--------------------------------+-----+-----+
|In2Out In2Reg R..Reg2Out default|0.527|0.000|
|Reg2Reg                         |2.718|0.000|
|HEPG                            |2.718|0.000|
|All Paths                       |0.527|0.000|
+--------------------------------+-----+-----+

[04/13 15:26:15     72s] End: Leakage Power Optimization (cpu=0:00:01, real=0:00:00, mem=1884.90M, totSessionCpu=0:01:13).
[04/13 15:26:15     72s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1122.4M, totSessionCpu=0:01:13 **
[04/13 15:26:15     72s] Starting local wire reclaim
[04/13 15:26:15     72s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1884.9M
[04/13 15:26:15     72s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1884.9M
[04/13 15:26:15     72s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1884.9M
[04/13 15:26:15     72s] z: 2, totalTracks: 1
[04/13 15:26:15     72s] z: 4, totalTracks: 1
[04/13 15:26:15     72s] z: 6, totalTracks: 1
[04/13 15:26:15     72s] z: 8, totalTracks: 1
[04/13 15:26:15     72s] #spOpts: N=45 
[04/13 15:26:15     72s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1884.9M
[04/13 15:26:15     72s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.004, MEM:1884.9M
[04/13 15:26:15     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1884.9MB).
[04/13 15:26:15     72s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.000, REAL:0.007, MEM:1884.9M
[04/13 15:26:15     72s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.000, REAL:0.007, MEM:1884.9M
[04/13 15:26:15     72s] TDRefine: refinePlace mode spiral search
[04/13 15:26:15     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.60910.11
[04/13 15:26:15     72s] OPERPROF:   Starting RefinePlace at level 2, MEM:1884.9M
[04/13 15:26:15     72s] *** Starting refinePlace (0:01:13 mem=1884.9M) ***
[04/13 15:26:15     72s] Total net bbox length = 1.867e+04 (1.056e+04 8.111e+03) (ext = 4.776e+03)
[04/13 15:26:15     72s] PSP --- number of iterations to run: 1
[04/13 15:26:15     72s] PSP --- density mode:                1
[04/13 15:26:15     72s] PSP --- target bin density:          0.990
[04/13 15:26:15     72s] PSP --- target pin density:          1.000
[04/13 15:26:15     72s] PSP --- delta density:               0.99
[04/13 15:26:15     72s] PSP --- legalization is on:          false
[04/13 15:26:15     72s] (E)       Unable to read padding from DB because client is not registered or required parm is not set
[04/13 15:26:15     72s] (I)       Started Loading DB ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Import place data ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read instances and placement ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Number of ignored instance 0
[04/13 15:26:15     72s] (I)       Number of inbound cells 0
[04/13 15:26:15     72s] (I)       Number of opened ILM blockages 0
[04/13 15:26:15     72s] (I)       numMoveCells=1502, numMacros=0  numPads=111  numMultiRowHeightInsts=0
[04/13 15:26:15     72s] (I)       cell height: 2800, count: 1502
[04/13 15:26:15     72s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read nets ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Number of nets = 1649 ( 0 ignored )
[04/13 15:26:15     72s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Read rows... (mem=1884.9M)
[04/13 15:26:15     72s] (I)       Default row height: 2800.
[04/13 15:26:15     72s] (I)       Read 40 std rows and 0 non-std rows
[04/13 15:26:15     72s] (I)       Done Read rows (cpu=0.000s, mem=1884.9M)
[04/13 15:26:15     72s] (I)       Identified Clock instances: Flop 71, Clock buffer/inverter 1, Gate 3, Logic 0
[04/13 15:26:15     72s] (I)       Read module constraints... (mem=1884.9M)
[04/13 15:26:15     72s] (I)       Done Read module constraints (cpu=0.000s, mem=1884.9M)
[04/13 15:26:15     72s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Import route data (1T) ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Use row-based GCell size
[04/13 15:26:15     72s] (I)       Use row-based GCell align
[04/13 15:26:15     72s] (I)       GCell unit size   : 2800
[04/13 15:26:15     72s] (I)       GCell multiplier  : 1
[04/13 15:26:15     72s] (I)       GCell row height  : 2800
[04/13 15:26:15     72s] (I)       Actual row height : 2800
[04/13 15:26:15     72s] (I)       GCell align ref   : 74860 75040
[04/13 15:26:15     72s] [PSP]    Track table information for default rule: 
[04/13 15:26:15     72s] [PSP]    metal1 has no routable track
[04/13 15:26:15     72s] [PSP]    metal2 has single uniform track structure
[04/13 15:26:15     72s] [PSP]    metal3 has single uniform track structure
[04/13 15:26:15     72s] [PSP]    metal4 has single uniform track structure
[04/13 15:26:15     72s] [PSP]    metal5 has single uniform track structure
[04/13 15:26:15     72s] [PSP]    metal6 has single uniform track structure
[04/13 15:26:15     72s] [PSP]    metal7 has single uniform track structure
[04/13 15:26:15     72s] (I)       ===========================================================================
[04/13 15:26:15     72s] (I)       == Report All Rule Vias ==
[04/13 15:26:15     72s] (I)       ===========================================================================
[04/13 15:26:15     72s] (I)        Via Rule : (Default)
[04/13 15:26:15     72s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/13 15:26:15     72s] (I)       ---------------------------------------------------------------------------
[04/13 15:26:15     72s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/13 15:26:15     72s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/13 15:26:15     72s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/13 15:26:15     72s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/13 15:26:15     72s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/13 15:26:15     72s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/13 15:26:15     72s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/13 15:26:15     72s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/13 15:26:15     72s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/13 15:26:15     72s] (I)       ===========================================================================
[04/13 15:26:15     72s] (I)       Started Read blackboxes ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/13 15:26:15     72s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read prerouted ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] [PSP]    Num Prerouted Nets = 5  Num Prerouted Wires = 268
[04/13 15:26:15     72s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read nets ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] [PSP]    Read numTotalNets=1649  numIgnoredNets=5
[04/13 15:26:15     72s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Set up via pillars ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       early_global_route_priority property id does not exist.
[04/13 15:26:15     72s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read blockages ( Layer 2) ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read routing blockages ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read instance blockages ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read boundary cut boxes ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read PG blockages ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] [PSP]    Read 410 PG shapes
[04/13 15:26:15     72s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] [PSP]    Blockages on Layer 2 : #Route 0 #Inst 0 #PG 410 #Halo 0 #Bound 0
[04/13 15:26:15     72s] (I)       Finished Read blockages ( Layer 2) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Model blockages into capacity for layer 2
[04/13 15:26:15     72s] (I)       Num Blocks=410  Num Prerouted Wires=141  Num CS=0
[04/13 15:26:15     72s] (I)       Layer 1 (V) : #blockages 410 : #preroutes 141
[04/13 15:26:15     72s] (I)       Started Read blockages ( Layer 3) ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read routing blockages ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read instance blockages ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read boundary cut boxes ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read PG blockages ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] [PSP]    Read 410 PG shapes
[04/13 15:26:15     72s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] [PSP]    Blockages on Layer 3 : #Route 0 #Inst 0 #PG 410 #Halo 0 #Bound 0
[04/13 15:26:15     72s] (I)       Finished Read blockages ( Layer 3) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Model blockages into capacity for layer 3
[04/13 15:26:15     72s] (I)       Num Blocks=410  Num Prerouted Wires=114  Num CS=0
[04/13 15:26:15     72s] (I)       Layer 2 (H) : #blockages 410 : #preroutes 114
[04/13 15:26:15     72s] (I)       Started Read blockages ( Layer 4) ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read routing blockages ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read instance blockages ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read boundary cut boxes ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read PG blockages ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] [PSP]    Read 410 PG shapes
[04/13 15:26:15     72s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] [PSP]    Blockages on Layer 4 : #Route 0 #Inst 0 #PG 410 #Halo 0 #Bound 0
[04/13 15:26:15     72s] (I)       Finished Read blockages ( Layer 4) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Model blockages into capacity for layer 4
[04/13 15:26:15     72s] (I)       Num Blocks=410  Num Prerouted Wires=12  Num CS=0
[04/13 15:26:15     72s] (I)       Layer 3 (V) : #blockages 410 : #preroutes 12
[04/13 15:26:15     72s] (I)       Started Read blockages ( Layer 5) ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read routing blockages ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read instance blockages ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read boundary cut boxes ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read PG blockages ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] [PSP]    Read 410 PG shapes
[04/13 15:26:15     72s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] [PSP]    Blockages on Layer 5 : #Route 0 #Inst 0 #PG 410 #Halo 0 #Bound 0
[04/13 15:26:15     72s] (I)       Finished Read blockages ( Layer 5) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Model blockages into capacity for layer 5
[04/13 15:26:15     72s] (I)       Num Blocks=410  Num Prerouted Wires=1  Num CS=0
[04/13 15:26:15     72s] (I)       Layer 4 (H) : #blockages 410 : #preroutes 1
[04/13 15:26:15     72s] (I)       Started Read blockages ( Layer 6) ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read routing blockages ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read instance blockages ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read boundary cut boxes ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read PG blockages ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] [PSP]    Read 317 PG shapes
[04/13 15:26:15     72s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] [PSP]    Blockages on Layer 6 : #Route 0 #Inst 0 #PG 317 #Halo 0 #Bound 0
[04/13 15:26:15     72s] (I)       Finished Read blockages ( Layer 6) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Model blockages into capacity for layer 6
[04/13 15:26:15     72s] (I)       Num Blocks=317  Num Prerouted Wires=0  Num CS=0
[04/13 15:26:15     72s] (I)       Layer 5 (V) : #blockages 317 : #preroutes 0
[04/13 15:26:15     72s] (I)       Started Read blockages ( Layer 7) ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read routing blockages ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read instance blockages ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read boundary cut boxes ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Started Read PG blockages ( Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] [PSP]    Read 112 PG shapes
[04/13 15:26:15     72s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] [PSP]    Blockages on Layer 7 : #Route 0 #Inst 0 #PG 112 #Halo 0 #Bound 0
[04/13 15:26:15     72s] (I)       Finished Read blockages ( Layer 7) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       Model blockages into capacity for layer 7
[04/13 15:26:15     72s] (I)       Num Blocks=112  Num Prerouted Wires=0  Num CS=0
[04/13 15:26:15     72s] (I)       Layer 6 (H) : #blockages 112 : #preroutes 0
[04/13 15:26:15     72s] (I)       -- layer congestion ratio --
[04/13 15:26:15     72s] (I)       Layer 1 : 0.100000
[04/13 15:26:15     72s] (I)       Layer 2 : 0.700000
[04/13 15:26:15     72s] (I)       Layer 3 : 0.700000
[04/13 15:26:15     72s] (I)       Layer 4 : 0.700000
[04/13 15:26:15     72s] (I)       Layer 5 : 0.700000
[04/13 15:26:15     72s] (I)       Layer 6 : 0.700000
[04/13 15:26:15     72s] (I)       Layer 7 : 0.700000
[04/13 15:26:15     72s] (I)       ----------------------------
[04/13 15:26:15     72s] (I)       Number of ignored nets                =      5
[04/13 15:26:15     72s] (I)       Number of connected nets              =      0
[04/13 15:26:15     72s] (I)       Number of fixed nets                  =      5.  Ignored: Yes
[04/13 15:26:15     72s] (I)       Number of clock nets                  =      5.  Ignored: No
[04/13 15:26:15     72s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/13 15:26:15     72s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/13 15:26:15     72s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/13 15:26:15     72s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/13 15:26:15     72s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/13 15:26:15     72s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/13 15:26:15     72s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/13 15:26:15     72s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       total 2D Cap : 260272 = (136203 H, 124069 V)
[04/13 15:26:15     72s] (I)       Finished Loading DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1884.90 MB )
[04/13 15:26:15     72s] (I)       PSP Initialization... (mem=1884.9M)
[04/13 15:26:15     72s] (I)       Initialize bin map... (mem=1884.9M)
[04/13 15:26:15     72s] [PSP]    Bin does not aligned to site. Bin width = 29.5 sites.
[04/13 15:26:15     72s] (I)       Initialize bin information with width=11200 height=11200
[04/13 15:26:15     72s] [PSP]    Bin does not aligned to site. Bin width = 7.4 sites.
[04/13 15:26:15     72s] (I)       Initialize bin information with width=2800 height=2800
[04/13 15:26:15     72s] (I)       Done Initialize bin map (cpu=0.000s, mem=1886.7M)
[04/13 15:26:15     72s] (I)       Initialize row information... (mem=1886.7M)
[04/13 15:26:15     72s] (I)       Done Initialize row information (cpu=0.000s, mem=1886.7M)
[04/13 15:26:15     72s] (I)       --------------------------------------------------------
[04/13 15:26:15     72s] (I)       num bins           :  576  (24 x 24)
[04/13 15:26:15     72s] (I)       num regions        :  8742  (94 x 93)
[04/13 15:26:15     72s] (I)       num subrows        :  40 
[04/13 15:26:15     72s] (I)       target density     :  0.99000
[04/13 15:26:15     72s] (I)       target Pin Density :  1.00000 (EstLB: 1.17817)
[04/13 15:26:15     72s] (I)       design util        :  0.581879 (np: 0.000000, p: 0.000000 ) ( 7.3799E+09/1.2683E+10 ) ( cellArea/freeArea )
[04/13 15:26:15     72s] (I)       --------------------------------------------------------
[04/13 15:26:15     72s] 
[04/13 15:26:15     72s] (I)       Move cells to the nearest subrows... (mem=1886.7M)
[04/13 15:26:15     72s] (I)       #cells out of design: 0, #cells on top of macro: 0
[04/13 15:26:15     72s] (I)       Total movement = 0.00 (sites)  Max movement = 0.00 (sites) 
[04/13 15:26:15     72s] (I)       Done Move cells to the nearest subrows (cpu=0.010s, mem=1886.7M)
[04/13 15:26:15     72s] (I)       #Movable instances: 1431
[04/13 15:26:15     72s] (I)       Setting bin densities against target density: 0.99
[04/13 15:26:15     72s] (I)       After MatchCellsToNeareast Rows
[04/13 15:26:15     72s] (I)       --------------------------------------------------------
[04/13 15:26:15     72s] (I)       Total HPWL            :  18674.55  (imp: 0.00%)
[04/13 15:26:15     72s] (I)       Critical HPWL         :  0.00  (imp: 100.00%)
[04/13 15:26:15     72s] (I)       Total Weighted HPWL   :  18674.55  (imp: 0.00%)
[04/13 15:26:15     72s] (I)       Total MST             :  0.00  (imp: 0.00%)
[04/13 15:26:15     72s] (I)       Critical MST          :  0.00  (imp: 0.00%)
[04/13 15:26:15     72s] (I)       Total Weighted MST    :  0.00  (imp: 0.00%)
[04/13 15:26:15     72s] (I)       SubRow Violations     :  0
[04/13 15:26:15     72s] (I)       LocalRow Violations   :  0
[04/13 15:26:15     72s] (I)       Bin Density Viol      :  0 (0)
[04/13 15:26:15     72s] (I)       SBin Density Viol     :  248 (2.46571)
[04/13 15:26:15     72s] (I)       Max Bin Density       :  0.93482
[04/13 15:26:15     72s] (I)       Max SBin Density      :  1.00000
[04/13 15:26:15     72s] (I)       Max Bin Pin Density   :  0.72946
[04/13 15:26:15     72s] (I)       Max SBin Pin Density  :  1.22143
[04/13 15:26:15     72s] (I)       Movement max_avg_vio  :  0.00 (rows)  0.00 (rows)  0 (numCells)
[04/13 15:26:15     72s] (I)       Max Pair Pin Ratio    :  1.000
[04/13 15:26:15     72s] (I)       Max/Avg/Total Overflow:  00 / 0.000 / 0
[04/13 15:26:15     72s] (I)       ABU_x_y_1_2_5_10_20   :  0.9348  0.9348  0.9348  0.9250  0.9082  0.8772  0.8287  
[04/13 15:26:15     72s] (I)       NOB_X_C_1_2_5_10_20   :       1       1       1       1       2       7      10  
[04/13 15:26:15     72s] (I)       NCB_X_C_1_2_5_10_20   :       0       0       0      25      25      29      42  
[04/13 15:26:15     72s] (I)       ASU_X_C_1_2_5_10_20   :  1.0000  1.0000  1.0000  1.0000  1.0000  1.0000  0.9782  
[04/13 15:26:15     72s] (I)       NOS_X_C_1_2_5_10_20   :     239     239     239     239     239     239     250  
[04/13 15:26:15     72s] (I)       NCS_X_C_1_2_5_10_20   :       0       0       0       0       0       0     156  
[04/13 15:26:15     72s] (I)       APU_1_2_5_10_20       :  0.7295  0.7167  0.7057  0.6863  0.6635  
[04/13 15:26:15     72s] (I)       ASPU_1_2_5_10_20      :  1.0942  1.0221  0.9651  0.8892  0.8201  
[04/13 15:26:15     72s] (I)       LRPin_1_2_5_10_20     :  0.0000  0.0000  0.0000  0.0000  0.0000  
[04/13 15:26:15     72s] (I)       PPR_1_2_5_10_20       :  1.0000  1.0000  1.0000  0.9787  0.9239  
[04/13 15:26:15     72s] (I)       PSH_0_1_2_3_4_5_6_7   :  0.1300  0.2119  0.3355  0.1645  0.0776  0.0381  0.0158  0.0259  
[04/13 15:26:15     72s] (I)       MOV_005_01_02_05_1    :  0.00  0.00  0.00  0.00  0.00  (rows)
[04/13 15:26:15     72s] (I)       CTM_1_2_5_10_20       :  0.00  0.00  0.00  0.00  0.00  (rows)
[04/13 15:26:15     72s] (I)       OVE_1_2_5_10_20       :  -0.0552  -0.0650  -0.0818  -0.1128  -0.1613  
[04/13 15:26:15     72s] (I)       Overlapping Area      :  siteCount=0 (imp: 100.00%)
[04/13 15:26:15     72s] (I)       Site Overlap Cost     :  0 (imp: 100.00%)
[04/13 15:26:15     72s] (I)       Cells Out of Design   :  0
[04/13 15:26:15     72s] (I)       Cells On Top of Macros:  0
[04/13 15:26:15     72s] (I)       --------------------------------------------------------
[04/13 15:26:15     72s] 
[04/13 15:26:15     72s] (I)       Done PSP Initialization (cpu=0.010s, mem=1886.7M)
[04/13 15:26:15     72s] (I)       updateMST is skipped because MST is not built.
[04/13 15:26:15     72s] (I)       Initial Overlap: siteCount 0 (imp 100.00) cost 0 (imp 100.00)
[04/13 15:26:15     72s] (I)       Initial Wirelength: hpwl 0.019M (imp 0.00) mst 0.000M (imp 100.00) whpwl 0.019M (imp 0.00) wmst 0.000M (imp 100.00)
[04/13 15:26:15     72s] (I)       Initial Density: Bin T1 93.48% T10 93.48% T100 93.48% 1% 93.48%, Sbin T1 100.00% T10 100.00% T100 100.00% 1% 100.00%
[04/13 15:26:15     72s] (I)       Initial Pin Density: Bin T1 72.95% T10 72.95% T100 72.95% 1% 72.95%, Sbin T1 122.14% T10 122.14% T100 107.82% 1% 109.42%
[04/13 15:26:15     72s] (I)       Initial Movement: #Inst: 0, max 0.00um T10 0.00um T100 0.00um 1% 0.00um 2% 0.00um 10%: 0.00um avg 0.00um
[04/13 15:26:15     72s] (I)       Initial Local Spacing: S0 13.0%, S1 21.2%, S2 33.5%, S3 16.5%, S4 7.8%, S5 3.8%, S6 1.6%, S7 2.6%
[04/13 15:26:15     72s] (I)       --------  Report Histogram BinDensity  --------
[04/13 15:26:15     72s] (I)       Total number of data: 576
[04/13 15:26:15     72s] (I)       [0.00-0.10) 3 (2.48%)
[04/13 15:26:15     72s] (I)       [0.10-0.20) 0 (0.00%)
[04/13 15:26:15     72s] (I)       [0.20-0.30) 1 (0.83%)
[04/13 15:26:15     72s] (I)       [0.30-0.40) 1 (0.83%)
[04/13 15:26:15     72s] (I)       [0.40-0.50) 4 (3.31%)
[04/13 15:26:15     72s] (I)       [0.50-0.60) 11 (9.09%)
[04/13 15:26:15     72s] (I)       [0.60-0.70) 54 (44.63%)
[04/13 15:26:15     72s] (I)       [0.70-0.80) 32 (26.45%)
[04/13 15:26:15     72s] (I)       [0.80-0.90) 13 (10.74%)
[04/13 15:26:15     72s] (I)       [0.90-1.00] 2 (1.65%)
[04/13 15:26:15     72s] (I)       --------------------------------------------------------
[04/13 15:26:15     72s] 
[04/13 15:26:15     72s] (I)       --------  Report Histogram SbinDensity  --------
[04/13 15:26:15     72s] (I)       Total number of data: 8742
[04/13 15:26:15     72s] (I)       [0.00-0.10) 81 (5.81%)
[04/13 15:26:15     72s] (I)       [0.10-0.20) 15 (1.08%)
[04/13 15:26:15     72s] (I)       [0.20-0.30) 20 (1.43%)
[04/13 15:26:15     72s] (I)       [0.30-0.40) 47 (3.37%)
[04/13 15:26:15     72s] (I)       [0.40-0.50) 134 (9.61%)
[04/13 15:26:15     72s] (I)       [0.50-0.60) 248 (17.79%)
[04/13 15:26:15     72s] (I)       [0.60-0.70) 229 (16.43%)
[04/13 15:26:15     72s] (I)       [0.70-0.80) 328 (23.53%)
[04/13 15:26:15     72s] (I)       [0.80-0.90) 239 (17.14%)
[04/13 15:26:15     72s] (I)       [0.90-1.00] 53 (3.80%)
[04/13 15:26:15     72s] (I)       --------------------------------------------------------
[04/13 15:26:15     72s] 
[04/13 15:26:15     72s] (I)       CONGESTION improvement... (mem=1886.7M)
[04/13 15:26:15     72s] (I)       Initial Memory usage = 1153 MB
[04/13 15:26:15     72s] (I)       targetCongestionRatioH=0.91  targetCongestionRatioV=0.89
[04/13 15:26:15     72s] (I)       Ndr track 0 does not exist
[04/13 15:26:15     72s] (I)       Ndr track 0 does not exist
[04/13 15:26:15     72s] (I)       ---------------------Grid Graph Info--------------------
[04/13 15:26:15     72s] (I)       Routing area        : (0, 0) - (262960, 262080)
[04/13 15:26:15     72s] (I)       Core area           : (74860, 75040) - (188100, 187040)
[04/13 15:26:15     72s] (I)       Site width          :   380  (dbu)
[04/13 15:26:15     72s] (I)       Row height          :  2800  (dbu)
[04/13 15:26:15     72s] (I)       GCell row height    :  2800  (dbu)
[04/13 15:26:15     72s] (I)       GCell width         :  2800  (dbu)
[04/13 15:26:15     72s] (I)       GCell height        :  2800  (dbu)
[04/13 15:26:15     72s] (I)       Grid                :    94    93     7
[04/13 15:26:15     72s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[04/13 15:26:15     72s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0
[04/13 15:26:15     72s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800
[04/13 15:26:15     72s] (I)       Default wire width  :   140   140   140   280   280   280   800
[04/13 15:26:15     72s] (I)       Default wire space  :   130   140   140   280   280   280   800
[04/13 15:26:15     72s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600
[04/13 15:26:15     72s] (I)       Default pitch size  :   270   380   280   560   560   560  1680
[04/13 15:26:15     72s] (I)       First track coord   :     0   190   140   570   700   570  1260
[04/13 15:26:15     72s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67
[04/13 15:26:15     72s] (I)       Total num of tracks :     0   692   936   469   467   469   156
[04/13 15:26:15     72s] (I)       Num of masks        :     1     1     1     1     1     1     1
[04/13 15:26:15     72s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[04/13 15:26:15     72s] (I)       --------------------------------------------------------
[04/13 15:26:15     72s] 
[04/13 15:26:15     72s] [PSP]    ============ Routing rule table ============
[04/13 15:26:15     72s] [PSP]    Rule id: 0  Nets: 0 
[04/13 15:26:15     72s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/13 15:26:15     72s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200
[04/13 15:26:15     72s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[04/13 15:26:15     72s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:26:15     72s] [PSP]    Rule id: 1  Nets: 1644 
[04/13 15:26:15     72s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/13 15:26:15     72s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680
[04/13 15:26:15     72s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:26:15     72s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:26:15     72s] [PSP]    ========================================
[04/13 15:26:15     72s] [PSP]    
[04/13 15:26:15     72s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/13 15:26:15     72s] (I)       blocked tracks on layer2 : = 4140 / 64356 (6.43%)
[04/13 15:26:15     72s] (I)       blocked tracks on layer3 : = 820 / 87984 (0.93%)
[04/13 15:26:15     72s] (I)       blocked tracks on layer4 : = 2870 / 43617 (6.58%)
[04/13 15:26:15     72s] (I)       blocked tracks on layer5 : = 820 / 43898 (1.87%)
[04/13 15:26:15     72s] (I)       blocked tracks on layer6 : = 24696 / 43617 (56.62%)
[04/13 15:26:15     72s] (I)       blocked tracks on layer7 : = 8733 / 14664 (59.55%)
[04/13 15:26:15     72s] (I)       eGR overflow: 0.00% H + 0.00% V
[04/13 15:26:15     72s] 
[04/13 15:26:15     72s] (I)       2d totalOF=0 3d totalOF=6
[04/13 15:26:15     72s] (I)       Ending Memory usage = 1153 MB
[04/13 15:26:15     72s] (I)       Done CONGESTION improvement (cpu=0.000s, mem=1886.7M)
[04/13 15:26:15     72s] (I)       --------  Report Histogram BinDensity  --------
[04/13 15:26:15     72s] (I)       Total number of data: 576
[04/13 15:26:15     72s] (I)       [0.00-0.10) 3 (2.48%)
[04/13 15:26:15     72s] (I)       [0.10-0.20) 0 (0.00%)
[04/13 15:26:15     72s] (I)       [0.20-0.30) 1 (0.83%)
[04/13 15:26:15     72s] (I)       [0.30-0.40) 1 (0.83%)
[04/13 15:26:15     72s] (I)       [0.40-0.50) 4 (3.31%)
[04/13 15:26:15     72s] (I)       [0.50-0.60) 11 (9.09%)
[04/13 15:26:15     72s] (I)       [0.60-0.70) 54 (44.63%)
[04/13 15:26:15     72s] (I)       [0.70-0.80) 32 (26.45%)
[04/13 15:26:15     72s] (I)       [0.80-0.90) 13 (10.74%)
[04/13 15:26:15     72s] (I)       [0.90-1.00] 2 (1.65%)
[04/13 15:26:15     72s] (I)       --------------------------------------------------------
[04/13 15:26:15     72s] 
[04/13 15:26:15     72s] (I)       --------  Report Histogram SbinDensity  --------
[04/13 15:26:15     72s] (I)       Total number of data: 8742
[04/13 15:26:15     72s] (I)       [0.00-0.10) 81 (5.81%)
[04/13 15:26:15     72s] (I)       [0.10-0.20) 15 (1.08%)
[04/13 15:26:15     72s] (I)       [0.20-0.30) 20 (1.43%)
[04/13 15:26:15     72s] (I)       [0.30-0.40) 47 (3.37%)
[04/13 15:26:15     72s] (I)       [0.40-0.50) 134 (9.61%)
[04/13 15:26:15     72s] (I)       [0.50-0.60) 248 (17.79%)
[04/13 15:26:15     72s] (I)       [0.60-0.70) 229 (16.43%)
[04/13 15:26:15     72s] (I)       [0.70-0.80) 328 (23.53%)
[04/13 15:26:15     72s] (I)       [0.80-0.90) 239 (17.14%)
[04/13 15:26:15     72s] (I)       [0.90-1.00] 53 (3.80%)
[04/13 15:26:15     72s] (I)       --------------------------------------------------------
[04/13 15:26:15     72s] 
[04/13 15:26:15     72s] (I)       updateMST is skipped because MST is not built.
[04/13 15:26:15     72s] (I)       Ending Overlap: siteCount 0 (imp 100.00) cost 0 (imp 100.00)
[04/13 15:26:15     72s] (I)       Ending Wirelength: hpwl 0.019M (imp 0.00) mst 0.000M (imp 100.00) whpwl 0.019M (imp 0.00) wmst 0.000M (imp 100.00)
[04/13 15:26:15     72s] (I)       Ending Density: Bin T1 93.48% T10 93.48% T100 93.48% 1% 93.48%, Sbin T1 100.00% T10 100.00% T100 100.00% 1% 100.00%
[04/13 15:26:15     72s] (I)       Ending Pin Density: Bin T1 72.95% T10 72.95% T100 72.95% 1% 72.95%, Sbin T1 122.14% T10 122.14% T100 107.82% 1% 109.42%
[04/13 15:26:15     72s] (I)       Ending Movement: #Inst: 0, max 0.00um T10 0.00um T100 0.00um 1% 0.00um 2% 0.00um 10%: 0.00um avg 0.00um
[04/13 15:26:15     72s] (I)       Ending Local Spacing: S0 13.0%, S1 21.2%, S2 33.5%, S3 16.5%, S4 7.8%, S5 3.8%, S6 1.6%, S7 2.6%
[04/13 15:26:15     72s] [PSP]    Overall PSP Improvement:
[04/13 15:26:15     72s] [PSP]    Ending HPWL 18674.55 (0.00%) weighted HPWL 18674.55 (0.00%)
[04/13 15:26:15     72s] Move report: psp moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:26:15     72s] [CPU] RefinePlace/PSP (cpu=0:00:00.0, real=0:00:00.0, mem=1886.7MB) @(0:01:13 - 0:01:13).
[04/13 15:26:15     72s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1886.7M
[04/13 15:26:15     72s] Starting refinePlace ...
[04/13 15:26:15     72s] One DDP V2 for no tweak run.
[04/13 15:26:15     72s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1886.7M
[04/13 15:26:15     72s] Tweakage: fix icg 1, fix clk 0.
[04/13 15:26:15     72s] Tweakage: density cost 0, scale 0.4.
[04/13 15:26:15     72s] Tweakage: activity cost 0, scale 1.0.
[04/13 15:26:15     72s] Tweakage swap 0 pairs.
[04/13 15:26:15     72s] Tweakage swap 0 pairs.
[04/13 15:26:15     72s] Tweakage swap 0 pairs.
[04/13 15:26:16     73s] Tweakage swap 170 pairs.
[04/13 15:26:16     73s] Tweakage swap 0 pairs.
[04/13 15:26:16     73s] Tweakage swap 0 pairs.
[04/13 15:26:16     73s] Tweakage swap 0 pairs.
[04/13 15:26:16     73s] Tweakage swap 43 pairs.
[04/13 15:26:16     73s] Tweakage swap 0 pairs.
[04/13 15:26:16     73s] Tweakage swap 0 pairs.
[04/13 15:26:16     73s] Tweakage swap 0 pairs.
[04/13 15:26:16     73s] Tweakage swap 11 pairs.
[04/13 15:26:16     73s] Tweakage swap 0 pairs.
[04/13 15:26:16     73s] Tweakage swap 0 pairs.
[04/13 15:26:16     73s] Tweakage swap 0 pairs.
[04/13 15:26:16     73s] Tweakage swap 78 pairs.
[04/13 15:26:16     73s] Tweakage swap 0 pairs.
[04/13 15:26:16     73s] Tweakage swap 0 pairs.
[04/13 15:26:16     73s] Tweakage swap 0 pairs.
[04/13 15:26:16     73s] Tweakage swap 16 pairs.
[04/13 15:26:16     73s] Tweakage swap 0 pairs.
[04/13 15:26:16     73s] Tweakage swap 0 pairs.
[04/13 15:26:16     73s] Tweakage swap 0 pairs.
[04/13 15:26:16     73s] Tweakage swap 6 pairs.
[04/13 15:26:16     73s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.520, REAL:0.512, MEM:1886.7M
[04/13 15:26:16     73s] Move report: Congestion aware Tweak moves 387 insts, mean move: 2.29 um, max move: 26.69 um
[04/13 15:26:16     73s] 	Max move on inst (v/alu/U224): (63.84, 52.92) --> (84.93, 58.52)
[04/13 15:26:16     73s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.5, real=0:00:01.0, mem=1886.7mb) @(0:01:13 - 0:01:13).
[04/13 15:26:16     73s] 
[04/13 15:26:16     73s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/13 15:26:16     73s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:26:16     73s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1886.7MB) @(0:01:13 - 0:01:14).
[04/13 15:26:16     73s] Move report: Detail placement moves 387 insts, mean move: 2.29 um, max move: 26.69 um
[04/13 15:26:16     73s] 	Max move on inst (v/alu/U224): (63.84, 52.92) --> (84.93, 58.52)
[04/13 15:26:16     73s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1886.7MB
[04/13 15:26:16     73s] Statistics of distance of Instance movement in refine placement:
[04/13 15:26:16     73s]   maximum (X+Y) =        26.69 um
[04/13 15:26:16     73s]   inst (v/alu/U224) with max move: (63.84, 52.92) -> (84.93, 58.52)
[04/13 15:26:16     73s]   mean    (X+Y) =         2.29 um
[04/13 15:26:16     73s] Total instances flipped for legalization: 137
[04/13 15:26:16     73s] Summary Report:
[04/13 15:26:16     73s] Instances move: 387 (out of 1502 movable)
[04/13 15:26:16     73s] Instances flipped: 137
[04/13 15:26:16     73s] Mean displacement: 2.29 um
[04/13 15:26:16     73s] Max displacement: 26.69 um (Instance: v/alu/U224) (63.84, 52.92) -> (84.93, 58.52)
[04/13 15:26:16     73s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[04/13 15:26:16     73s] Total instances moved : 387
[04/13 15:26:16     73s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.900, REAL:0.903, MEM:1886.7M
[04/13 15:26:16     73s] Total net bbox length = 1.860e+04 (1.055e+04 8.057e+03) (ext = 4.750e+03)
[04/13 15:26:16     73s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1886.7MB
[04/13 15:26:16     73s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1886.7MB) @(0:01:13 - 0:01:14).
[04/13 15:26:16     73s] *** Finished refinePlace (0:01:14 mem=1886.7M) ***
[04/13 15:26:16     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.60910.11
[04/13 15:26:16     73s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.950, REAL:0.948, MEM:1886.7M
[04/13 15:26:16     73s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1886.7M
[04/13 15:26:16     73s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:1886.7M
[04/13 15:26:16     73s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.950, REAL:0.959, MEM:1886.7M
[04/13 15:26:16     73s] eGR doReRoute: optGuide
[04/13 15:26:16     73s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1886.7M
[04/13 15:26:16     73s] All LLGs are deleted
[04/13 15:26:16     73s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1886.7M
[04/13 15:26:16     73s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1886.7M
[04/13 15:26:16     73s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1886.7M
[04/13 15:26:16     73s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=1886.7M
[04/13 15:26:16     73s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=1886.7M
[04/13 15:26:16     73s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Import and model ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Create place DB ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Import place data ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Read instances and placement ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Read nets ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Create route DB ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       == Non-default Options ==
[04/13 15:26:16     73s] (I)       Maximum routing layer                              : 7
[04/13 15:26:16     73s] (I)       Number of threads                                  : 1
[04/13 15:26:16     73s] (I)       Method to set GCell size                           : row
[04/13 15:26:16     73s] (I)       Counted 1192 PG shapes. We will not process PG shapes layer by layer.
[04/13 15:26:16     73s] (I)       Started Import route data (1T) ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Use row-based GCell size
[04/13 15:26:16     73s] (I)       Use row-based GCell align
[04/13 15:26:16     73s] (I)       GCell unit size   : 2800
[04/13 15:26:16     73s] (I)       GCell multiplier  : 1
[04/13 15:26:16     73s] (I)       GCell row height  : 2800
[04/13 15:26:16     73s] (I)       Actual row height : 2800
[04/13 15:26:16     73s] (I)       GCell align ref   : 74860 75040
[04/13 15:26:16     73s] [NR-eGR] Track table information for default rule: 
[04/13 15:26:16     73s] [NR-eGR] metal1 has no routable track
[04/13 15:26:16     73s] [NR-eGR] metal2 has single uniform track structure
[04/13 15:26:16     73s] [NR-eGR] metal3 has single uniform track structure
[04/13 15:26:16     73s] [NR-eGR] metal4 has single uniform track structure
[04/13 15:26:16     73s] [NR-eGR] metal5 has single uniform track structure
[04/13 15:26:16     73s] [NR-eGR] metal6 has single uniform track structure
[04/13 15:26:16     73s] [NR-eGR] metal7 has single uniform track structure
[04/13 15:26:16     73s] (I)       ===========================================================================
[04/13 15:26:16     73s] (I)       == Report All Rule Vias ==
[04/13 15:26:16     73s] (I)       ===========================================================================
[04/13 15:26:16     73s] (I)        Via Rule : (Default)
[04/13 15:26:16     73s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/13 15:26:16     73s] (I)       ---------------------------------------------------------------------------
[04/13 15:26:16     73s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/13 15:26:16     73s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/13 15:26:16     73s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/13 15:26:16     73s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/13 15:26:16     73s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/13 15:26:16     73s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/13 15:26:16     73s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/13 15:26:16     73s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/13 15:26:16     73s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/13 15:26:16     73s] (I)       ===========================================================================
[04/13 15:26:16     73s] (I)       Started Read blockages ( Layer 2-7 ) ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Read routing blockages ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Read instance blockages ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Read PG blockages ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] [NR-eGR] Read 2069 PG shapes
[04/13 15:26:16     73s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Read boundary cut boxes ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] [NR-eGR] #Routing Blockages  : 0
[04/13 15:26:16     73s] [NR-eGR] #Instance Blockages : 0
[04/13 15:26:16     73s] [NR-eGR] #PG Blockages       : 2069
[04/13 15:26:16     73s] [NR-eGR] #Halo Blockages     : 0
[04/13 15:26:16     73s] [NR-eGR] #Boundary Blockages : 0
[04/13 15:26:16     73s] (I)       Finished Read blockages ( Layer 2-7 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Read blackboxes ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/13 15:26:16     73s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Read prerouted ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 268
[04/13 15:26:16     73s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Read unlegalized nets ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Read nets ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] [NR-eGR] Read numTotalNets=1649  numIgnoredNets=5
[04/13 15:26:16     73s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Set up via pillars ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       early_global_route_priority property id does not exist.
[04/13 15:26:16     73s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Model blockages into capacity
[04/13 15:26:16     73s] (I)       Read Num Blocks=2069  Num Prerouted Wires=268  Num CS=0
[04/13 15:26:16     73s] (I)       Started Initialize 3D capacity ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Layer 1 (V) : #blockages 410 : #preroutes 141
[04/13 15:26:16     73s] (I)       Layer 2 (H) : #blockages 410 : #preroutes 114
[04/13 15:26:16     73s] (I)       Layer 3 (V) : #blockages 410 : #preroutes 12
[04/13 15:26:16     73s] (I)       Layer 4 (H) : #blockages 410 : #preroutes 1
[04/13 15:26:16     73s] (I)       Layer 5 (V) : #blockages 317 : #preroutes 0
[04/13 15:26:16     73s] (I)       Layer 6 (H) : #blockages 112 : #preroutes 0
[04/13 15:26:16     73s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       -- layer congestion ratio --
[04/13 15:26:16     73s] (I)       Layer 1 : 0.100000
[04/13 15:26:16     73s] (I)       Layer 2 : 0.700000
[04/13 15:26:16     73s] (I)       Layer 3 : 0.700000
[04/13 15:26:16     73s] (I)       Layer 4 : 0.700000
[04/13 15:26:16     73s] (I)       Layer 5 : 0.700000
[04/13 15:26:16     73s] (I)       Layer 6 : 0.700000
[04/13 15:26:16     73s] (I)       Layer 7 : 0.700000
[04/13 15:26:16     73s] (I)       ----------------------------
[04/13 15:26:16     73s] (I)       Number of ignored nets                =      5
[04/13 15:26:16     73s] (I)       Number of connected nets              =      0
[04/13 15:26:16     73s] (I)       Number of fixed nets                  =      5.  Ignored: Yes
[04/13 15:26:16     73s] (I)       Number of clock nets                  =      5.  Ignored: No
[04/13 15:26:16     73s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/13 15:26:16     73s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/13 15:26:16     73s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/13 15:26:16     73s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/13 15:26:16     73s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/13 15:26:16     73s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/13 15:26:16     73s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/13 15:26:16     73s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Read aux data ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Others data preparation ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Create route kernel ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Ndr track 0 does not exist
[04/13 15:26:16     73s] (I)       Ndr track 0 does not exist
[04/13 15:26:16     73s] (I)       ---------------------Grid Graph Info--------------------
[04/13 15:26:16     73s] (I)       Routing area        : (0, 0) - (262960, 262080)
[04/13 15:26:16     73s] (I)       Core area           : (74860, 75040) - (188100, 187040)
[04/13 15:26:16     73s] (I)       Site width          :   380  (dbu)
[04/13 15:26:16     73s] (I)       Row height          :  2800  (dbu)
[04/13 15:26:16     73s] (I)       GCell row height    :  2800  (dbu)
[04/13 15:26:16     73s] (I)       GCell width         :  2800  (dbu)
[04/13 15:26:16     73s] (I)       GCell height        :  2800  (dbu)
[04/13 15:26:16     73s] (I)       Grid                :    94    93     7
[04/13 15:26:16     73s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[04/13 15:26:16     73s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0
[04/13 15:26:16     73s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800
[04/13 15:26:16     73s] (I)       Default wire width  :   140   140   140   280   280   280   800
[04/13 15:26:16     73s] (I)       Default wire space  :   130   140   140   280   280   280   800
[04/13 15:26:16     73s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600
[04/13 15:26:16     73s] (I)       Default pitch size  :   270   380   280   560   560   560  1680
[04/13 15:26:16     73s] (I)       First track coord   :     0   190   140   570   700   570  1260
[04/13 15:26:16     73s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67
[04/13 15:26:16     73s] (I)       Total num of tracks :     0   692   936   469   467   469   156
[04/13 15:26:16     73s] (I)       Num of masks        :     1     1     1     1     1     1     1
[04/13 15:26:16     73s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[04/13 15:26:16     73s] (I)       --------------------------------------------------------
[04/13 15:26:16     73s] 
[04/13 15:26:16     73s] [NR-eGR] ============ Routing rule table ============
[04/13 15:26:16     73s] [NR-eGR] Rule id: 0  Nets: 0 
[04/13 15:26:16     73s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/13 15:26:16     73s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200
[04/13 15:26:16     73s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[04/13 15:26:16     73s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:26:16     73s] [NR-eGR] Rule id: 1  Nets: 1644 
[04/13 15:26:16     73s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/13 15:26:16     73s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680
[04/13 15:26:16     73s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:26:16     73s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:26:16     73s] [NR-eGR] ========================================
[04/13 15:26:16     73s] [NR-eGR] 
[04/13 15:26:16     73s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/13 15:26:16     73s] (I)       blocked tracks on layer2 : = 4140 / 64356 (6.43%)
[04/13 15:26:16     73s] (I)       blocked tracks on layer3 : = 820 / 87984 (0.93%)
[04/13 15:26:16     73s] (I)       blocked tracks on layer4 : = 2870 / 43617 (6.58%)
[04/13 15:26:16     73s] (I)       blocked tracks on layer5 : = 820 / 43898 (1.87%)
[04/13 15:26:16     73s] (I)       blocked tracks on layer6 : = 24696 / 43617 (56.62%)
[04/13 15:26:16     73s] (I)       blocked tracks on layer7 : = 8733 / 14664 (59.55%)
[04/13 15:26:16     73s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Reset routing kernel
[04/13 15:26:16     73s] (I)       Started Global Routing ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Initialization ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       totalPins=5792  totalGlobalPin=5483 (94.67%)
[04/13 15:26:16     73s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Net group 1 ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Generate topology ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       total 2D Cap : 260272 = (136203 H, 124069 V)
[04/13 15:26:16     73s] [NR-eGR] Layer group 1: route 1644 net(s) in layer range [2, 7]
[04/13 15:26:16     73s] (I)       
[04/13 15:26:16     73s] (I)       ============  Phase 1a Route ============
[04/13 15:26:16     73s] (I)       Started Phase 1a ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Pattern routing ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:26:16     73s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Usage: 14880 = (8214 H, 6666 V) = (6.03% H, 5.37% V) = (1.150e+04um H, 9.332e+03um V)
[04/13 15:26:16     73s] (I)       Started Add via demand to 2D ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       
[04/13 15:26:16     73s] (I)       ============  Phase 1b Route ============
[04/13 15:26:16     73s] (I)       Started Phase 1b ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Monotonic routing ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Usage: 14928 = (8242 H, 6686 V) = (6.05% H, 5.39% V) = (1.154e+04um H, 9.360e+03um V)
[04/13 15:26:16     73s] (I)       Overflow of layer group 1: 0.01% H + 1.63% V. EstWL: 2.089920e+04um
[04/13 15:26:16     73s] (I)       Congestion metric : 0.01%H 1.63%V, 1.64%HV
[04/13 15:26:16     73s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/13 15:26:16     73s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       
[04/13 15:26:16     73s] (I)       ============  Phase 1c Route ============
[04/13 15:26:16     73s] (I)       Started Phase 1c ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Two level routing ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Level2 Grid: 19 x 19
[04/13 15:26:16     73s] (I)       Started Two Level Routing ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Usage: 14928 = (8242 H, 6686 V) = (6.05% H, 5.39% V) = (1.154e+04um H, 9.360e+03um V)
[04/13 15:26:16     73s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       
[04/13 15:26:16     73s] (I)       ============  Phase 1d Route ============
[04/13 15:26:16     73s] (I)       Started Phase 1d ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Detoured routing ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Usage: 14931 = (8245 H, 6686 V) = (6.05% H, 5.39% V) = (1.154e+04um H, 9.360e+03um V)
[04/13 15:26:16     73s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       
[04/13 15:26:16     73s] (I)       ============  Phase 1e Route ============
[04/13 15:26:16     73s] (I)       Started Phase 1e ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Route legalization ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Usage: 14931 = (8245 H, 6686 V) = (6.05% H, 5.39% V) = (1.154e+04um H, 9.360e+03um V)
[04/13 15:26:16     73s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 1.56% V. EstWL: 2.090340e+04um
[04/13 15:26:16     73s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       
[04/13 15:26:16     73s] (I)       ============  Phase 1l Route ============
[04/13 15:26:16     73s] (I)       Started Phase 1l ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Started Layer assignment (1T) ( Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1886.70 MB )
[04/13 15:26:16     73s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] (I)       Started Clean cong LA ( Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/13 15:26:16     73s] (I)       Layer  2:      62422      5757        74           0       63722    ( 0.00%) 
[04/13 15:26:16     73s] (I)       Layer  3:      86228      8082         3           0       86490    ( 0.00%) 
[04/13 15:26:16     73s] (I)       Layer  4:      42201      3338        34           0       43240    ( 0.00%) 
[04/13 15:26:16     73s] (I)       Layer  5:      42611      1395         1           0       43245    ( 0.00%) 
[04/13 15:26:16     73s] (I)       Layer  6:      18664      1015         0       19850       23390    (45.91%) 
[04/13 15:26:16     73s] (I)       Layer  7:       5856        27         0        7868        6546    (54.59%) 
[04/13 15:26:16     73s] (I)       Total:        257982     19614       112       27718      266633    ( 9.42%) 
[04/13 15:26:16     73s] (I)       
[04/13 15:26:16     73s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/13 15:26:16     73s] [NR-eGR]                        OverCon           OverCon            
[04/13 15:26:16     73s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/13 15:26:16     73s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/13 15:26:16     73s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:26:16     73s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:26:16     73s] [NR-eGR]  metal2  (2)        54( 0.62%)         5( 0.06%)   ( 0.68%) 
[04/13 15:26:16     73s] [NR-eGR]  metal3  (3)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/13 15:26:16     73s] [NR-eGR]  metal4  (4)        28( 0.32%)         0( 0.00%)   ( 0.32%) 
[04/13 15:26:16     73s] [NR-eGR]  metal5  (5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/13 15:26:16     73s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:26:16     73s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:26:16     73s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:26:16     73s] [NR-eGR] Total               85( 0.20%)         5( 0.01%)   ( 0.21%) 
[04/13 15:26:16     73s] [NR-eGR] 
[04/13 15:26:16     73s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] (I)       Started Export 3D cong map ( Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] (I)       total 2D Cap : 261132 = (136230 H, 124902 V)
[04/13 15:26:16     73s] (I)       Started Export 2D cong map ( Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.15% V
[04/13 15:26:16     73s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.18% V
[04/13 15:26:16     73s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] (I)       Started Free existing wires ( Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] (I)       ============= Track Assignment ============
[04/13 15:26:16     73s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] (I)       Started Track Assignment (1T) ( Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/13 15:26:16     73s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] (I)       Run Multi-thread track assignment
[04/13 15:26:16     73s] (I)       Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] (I)       Started Export ( Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] [NR-eGR] Started Export DB wires ( Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] [NR-eGR] Started Export all nets ( Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1871.44 MB )
[04/13 15:26:16     73s] [NR-eGR] Started Set wire vias ( Curr Mem: 1871.44 MB )
[04/13 15:26:17     73s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1871.44 MB )
[04/13 15:26:17     73s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1871.44 MB )
[04/13 15:26:17     73s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:26:17     73s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5761
[04/13 15:26:17     73s] [NR-eGR] metal2  (2V) length: 5.210137e+03um, number of vias: 7575
[04/13 15:26:17     73s] [NR-eGR] metal3  (3H) length: 1.074026e+04um, number of vias: 2399
[04/13 15:26:17     73s] [NR-eGR] metal4  (4V) length: 4.126480e+03um, number of vias: 487
[04/13 15:26:17     73s] [NR-eGR] metal5  (5H) length: 1.781415e+03um, number of vias: 301
[04/13 15:26:17     73s] [NR-eGR] metal6  (6V) length: 1.424150e+03um, number of vias: 14
[04/13 15:26:17     73s] [NR-eGR] metal7  (7H) length: 3.976000e+01um, number of vias: 0
[04/13 15:26:17     73s] [NR-eGR] Total length: 2.332220e+04um, number of vias: 16537
[04/13 15:26:17     73s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:26:17     73s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[04/13 15:26:17     73s] [NR-eGR] --------------------------------------------------------------------------
[04/13 15:26:17     73s] (I)       Started Update net boxes ( Curr Mem: 1871.44 MB )
[04/13 15:26:17     73s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1871.44 MB )
[04/13 15:26:17     73s] (I)       Started Update timing ( Curr Mem: 1871.44 MB )
[04/13 15:26:17     74s] (I)       Finished Update timing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1853.71 MB )
[04/13 15:26:17     74s] (I)       Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1853.71 MB )
[04/13 15:26:17     74s] (I)       Started Postprocess design ( Curr Mem: 1853.71 MB )
[04/13 15:26:17     74s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1840.71 MB )
[04/13 15:26:17     74s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1840.71 MB )
[04/13 15:26:17     74s] Extraction called for design 'ProcDpathAluWrapper' of instances=1506 and nets=1688 using extraction engine 'preRoute' .
[04/13 15:26:17     74s] PreRoute RC Extraction called for design ProcDpathAluWrapper.
[04/13 15:26:17     74s] RC Extraction called in multi-corner(1) mode.
[04/13 15:26:17     74s] RCMode: PreRoute
[04/13 15:26:17     74s]       RC Corner Indexes            0   
[04/13 15:26:17     74s] Capacitance Scaling Factor   : 1.00000 
[04/13 15:26:17     74s] Resistance Scaling Factor    : 1.00000 
[04/13 15:26:17     74s] Clock Cap. Scaling Factor    : 1.00000 
[04/13 15:26:17     74s] Clock Res. Scaling Factor    : 1.00000 
[04/13 15:26:17     74s] Shrink Factor                : 1.00000
[04/13 15:26:17     74s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/13 15:26:17     74s] Using capacitance table file ...
[04/13 15:26:17     74s] LayerId::1 widthSet size::4
[04/13 15:26:17     74s] LayerId::2 widthSet size::4
[04/13 15:26:17     74s] LayerId::3 widthSet size::4
[04/13 15:26:17     74s] LayerId::4 widthSet size::4
[04/13 15:26:17     74s] LayerId::5 widthSet size::4
[04/13 15:26:17     74s] LayerId::6 widthSet size::4
[04/13 15:26:17     74s] LayerId::7 widthSet size::4
[04/13 15:26:17     74s] LayerId::8 widthSet size::4
[04/13 15:26:17     74s] LayerId::9 widthSet size::4
[04/13 15:26:17     74s] LayerId::10 widthSet size::3
[04/13 15:26:17     74s] Updating RC grid for preRoute extraction ...
[04/13 15:26:17     74s] Initializing multi-corner capacitance tables ... 
[04/13 15:26:17     74s] Initializing multi-corner resistance tables ...
[04/13 15:26:17     74s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:26:17     74s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.326509 ; uaWl: 1.000000 ; uaWlH: 0.313863 ; aWlH: 0.000000 ; Pmax: 0.856500 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[04/13 15:26:17     74s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1840.711M)
[04/13 15:26:17     74s] Compute RC Scale Done ...
[04/13 15:26:17     74s] OPERPROF: Starting HotSpotCal at level 1, MEM:1840.7M
[04/13 15:26:17     74s] [hotspot] +------------+---------------+---------------+
[04/13 15:26:17     74s] [hotspot] |            |   max hotspot | total hotspot |
[04/13 15:26:17     74s] [hotspot] +------------+---------------+---------------+
[04/13 15:26:17     74s] [hotspot] | normalized |          0.00 |          0.00 |
[04/13 15:26:17     74s] [hotspot] +------------+---------------+---------------+
[04/13 15:26:17     74s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/13 15:26:17     74s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/13 15:26:17     74s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.001, MEM:1840.7M
[04/13 15:26:17     74s] #################################################################################
[04/13 15:26:17     74s] # Design Stage: PreRoute
[04/13 15:26:17     74s] # Design Name: ProcDpathAluWrapper
[04/13 15:26:17     74s] # Design Mode: 45nm
[04/13 15:26:17     74s] # Analysis Mode: MMMC OCV 
[04/13 15:26:17     74s] # Parasitics Mode: No SPEF/RCDB 
[04/13 15:26:17     74s] # Signoff Settings: SI Off 
[04/13 15:26:17     74s] #################################################################################
[04/13 15:26:17     74s] Calculate early delays in OCV mode...
[04/13 15:26:17     74s] Calculate late delays in OCV mode...
[04/13 15:26:17     74s] Topological Sorting (REAL = 0:00:00.0, MEM = 1846.2M, InitMEM = 1846.2M)
[04/13 15:26:17     74s] Start delay calculation (fullDC) (1 T). (MEM=1846.23)
[04/13 15:26:17     74s] End AAE Lib Interpolated Model. (MEM=1865.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:26:17     74s] Total number of fetched objects 1723
[04/13 15:26:17     74s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:26:17     74s] End delay calculation. (MEM=1913.66 CPU=0:00:00.3 REAL=0:00:00.0)
[04/13 15:26:17     74s] End delay calculation (fullDC). (MEM=1913.66 CPU=0:00:00.4 REAL=0:00:00.0)
[04/13 15:26:17     74s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1913.7M) ***
[04/13 15:26:17     74s] OPT: Doing preprocessing before recovery...
[04/13 15:26:17     74s] OptDebug: Start of preprocessForPowerRecovery:
+--------------------------------+-----+-----+
|Path Group                      |  WNS|  TNS|
+--------------------------------+-----+-----+
|In2Out In2Reg R..Reg2Out default|0.526|0.000|
|Reg2Reg                         |2.717|0.000|
|HEPG                            |2.717|0.000|
|All Paths                       |0.526|0.000|
+--------------------------------+-----+-----+

[04/13 15:26:18     74s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:26:18     74s] ### Creating PhyDesignMc. totSessionCpu=0:01:15 mem=1963.7M
[04/13 15:26:18     74s] OPERPROF: Starting DPlace-Init at level 1, MEM:1963.7M
[04/13 15:26:18     74s] z: 2, totalTracks: 1
[04/13 15:26:18     74s] z: 4, totalTracks: 1
[04/13 15:26:18     74s] z: 6, totalTracks: 1
[04/13 15:26:18     74s] z: 8, totalTracks: 1
[04/13 15:26:18     74s] #spOpts: N=45 
[04/13 15:26:18     74s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1963.7M
[04/13 15:26:18     74s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1963.7M
[04/13 15:26:18     74s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/13 15:26:18     74s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1963.7M
[04/13 15:26:18     75s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.008, MEM:1963.7M
[04/13 15:26:18     75s] Fast DP-INIT is on for default
[04/13 15:26:18     75s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/13 15:26:18     75s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1963.7M
[04/13 15:26:18     75s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1963.7M
[04/13 15:26:18     75s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1963.7MB).
[04/13 15:26:18     75s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.022, MEM:1963.7M
[04/13 15:26:18     75s] TotalInstCnt at PhyDesignMc Initialization: 1,506
[04/13 15:26:18     75s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:15 mem=1963.7M
[04/13 15:26:18     75s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1963.7M
[04/13 15:26:18     75s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1963.7M
[04/13 15:26:18     75s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1998.0M
[04/13 15:26:18     75s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:1998.0M
[04/13 15:26:18     75s] TotalInstCnt at PhyDesignMc Destruction: 1,506
[04/13 15:26:18     75s] OptDebug: End of preprocessForPowerRecovery:
+--------------------------------+-----+-----+
|Path Group                      |  WNS|  TNS|
+--------------------------------+-----+-----+
|In2Out In2Reg R..Reg2Out default|0.526|0.000|
|Reg2Reg                         |2.717|0.000|
|HEPG                            |2.717|0.000|
|All Paths                       |0.526|0.000|
+--------------------------------+-----+-----+

[04/13 15:26:18     75s] Begin: GigaOpt postEco DRV Optimization
[04/13 15:26:18     75s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[04/13 15:26:18     75s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:01:15.1/0:01:21.0 (0.9), mem = 1978.9M
[04/13 15:26:18     75s] Info: 5 nets with fixed/cover wires excluded.
[04/13 15:26:18     75s] Info: 5 clock nets excluded from IPO operation.
[04/13 15:26:18     75s] Processing average sequential pin duty cycle 
[04/13 15:26:18     75s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.60910.16
[04/13 15:26:18     75s] (I,S,L,T): analysis_default: NA, NA, 0.0463187, 0.0463187
[04/13 15:26:18     75s] (I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
[04/13 15:26:18     75s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:26:18     75s] ### Creating PhyDesignMc. totSessionCpu=0:01:15 mem=1963.7M
[04/13 15:26:18     75s] OPERPROF: Starting DPlace-Init at level 1, MEM:1963.7M
[04/13 15:26:18     75s] z: 2, totalTracks: 1
[04/13 15:26:18     75s] z: 4, totalTracks: 1
[04/13 15:26:18     75s] z: 6, totalTracks: 1
[04/13 15:26:18     75s] z: 8, totalTracks: 1
[04/13 15:26:18     75s] #spOpts: N=45 mergeVia=F 
[04/13 15:26:18     75s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1963.7M
[04/13 15:26:18     75s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1963.7M
[04/13 15:26:18     75s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1963.7MB).
[04/13 15:26:18     75s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1963.7M
[04/13 15:26:18     75s] TotalInstCnt at PhyDesignMc Initialization: 1,506
[04/13 15:26:18     75s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:15 mem=1963.7M
[04/13 15:26:18     75s] ### Creating RouteCongInterface, started
[04/13 15:26:18     75s] 
[04/13 15:26:18     75s] #optDebug:  {2, 1.000, 0.8500} {3, 0.456, 0.7819} {4, 0.456, 0.7819} {4, 0.456, 0.7819} {6, 0.048, 0.3590} {7, 0.048, 0.3590} 
[04/13 15:26:18     75s] 
[04/13 15:26:18     75s] #optDebug: {0, 1.000}
[04/13 15:26:18     75s] ### Creating RouteCongInterface, finished
[04/13 15:26:18     75s] {MG  {4 0 3.4 0.34068}  {6 0 7 0.696386} }
[04/13 15:26:18     75s] ### Creating LA Mngr. totSessionCpu=0:01:15 mem=1963.7M
[04/13 15:26:18     75s] ### Creating LA Mngr, finished. totSessionCpu=0:01:15 mem=1963.7M
[04/13 15:26:19     76s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1998.0M
[04/13 15:26:19     76s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1998.0M
[04/13 15:26:19     76s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/13 15:26:19     76s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/13 15:26:19     76s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/13 15:26:19     76s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/13 15:26:19     76s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/13 15:26:19     76s] Info: violation cost 0.003713 (cap = 0.003713, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/13 15:26:19     76s] |     0|     0|     0.00|     2|     2|    -0.00|    17|    17|     0|     0|     0.53|     0.00|       0|       0|       0| 68.33%|          |         |
[04/13 15:26:19     76s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/13 15:26:19     76s] |     0|     0|     0.00|     0|     0|     0.00|    17|    17|     0|     0|     0.53|     0.00|       1|       0|       1| 68.37%| 0:00:00.0|  1998.0M|
[04/13 15:26:19     76s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/13 15:26:19     76s] |     0|     0|     0.00|     0|     0|     0.00|    17|    17|     0|     0|     0.53|     0.00|       0|       0|       0| 68.37%| 0:00:00.0|  1998.0M|
[04/13 15:26:19     76s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/13 15:26:19     76s] Bottom Preferred Layer:
[04/13 15:26:19     76s] +---------------+------------+----------+
[04/13 15:26:19     76s] |     Layer     |    CLK     |   Rule   |
[04/13 15:26:19     76s] +---------------+------------+----------+
[04/13 15:26:19     76s] | metal3 (z=3)  |          5 | default  |
[04/13 15:26:19     76s] +---------------+------------+----------+
[04/13 15:26:19     76s] Via Pillar Rule:
[04/13 15:26:19     76s]     None
[04/13 15:26:19     76s] 
[04/13 15:26:19     76s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1998.0M) ***
[04/13 15:26:19     76s] 
[04/13 15:26:19     76s] Total-nets :: 1650, Stn-nets :: 0, ratio :: 0 %
[04/13 15:26:19     76s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1978.9M
[04/13 15:26:19     76s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1978.9M
[04/13 15:26:19     76s] TotalInstCnt at PhyDesignMc Destruction: 1,507
[04/13 15:26:19     76s] (I,S,L,T): analysis_default: NA, NA, 0.0463512, 0.0463512
[04/13 15:26:19     76s] (I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
[04/13 15:26:19     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.60910.16
[04/13 15:26:19     76s] *** DrvOpt #6 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:16.7/0:01:22.6 (0.9), mem = 1963.7M
[04/13 15:26:19     76s] 
[04/13 15:26:19     76s] =============================================================================================
[04/13 15:26:19     76s]  Step TAT Report for DrvOpt #6                                                  20.12-s088_1
[04/13 15:26:19     76s] =============================================================================================
[04/13 15:26:19     76s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:26:19     76s] ---------------------------------------------------------------------------------------------
[04/13 15:26:19     76s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:19     76s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:19     76s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[04/13 15:26:19     76s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:19     76s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:19     76s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/13 15:26:19     76s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:19     76s] [ OptEval                ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.0    1.0
[04/13 15:26:19     76s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:19     76s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.6
[04/13 15:26:19     76s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[04/13 15:26:19     76s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.4
[04/13 15:26:19     76s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:19     76s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:19     76s] [ MISC                   ]          0:00:01.4  (  91.6 % )     0:00:01.4 /  0:00:01.4    1.0
[04/13 15:26:19     76s] ---------------------------------------------------------------------------------------------
[04/13 15:26:19     76s]  DrvOpt #6 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[04/13 15:26:19     76s] ---------------------------------------------------------------------------------------------
[04/13 15:26:19     76s] 
[04/13 15:26:19     76s] End: GigaOpt postEco DRV Optimization
[04/13 15:26:19     76s] Running refinePlace -preserveRouting true -hardFence false
[04/13 15:26:19     76s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1963.7M
[04/13 15:26:19     76s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1963.7M
[04/13 15:26:19     76s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1963.7M
[04/13 15:26:19     76s] z: 2, totalTracks: 1
[04/13 15:26:19     76s] z: 4, totalTracks: 1
[04/13 15:26:19     76s] z: 6, totalTracks: 1
[04/13 15:26:19     76s] z: 8, totalTracks: 1
[04/13 15:26:19     76s] #spOpts: N=45 
[04/13 15:26:19     76s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1963.7M
[04/13 15:26:19     76s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.004, MEM:1963.7M
[04/13 15:26:19     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1963.7MB).
[04/13 15:26:19     76s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.000, REAL:0.007, MEM:1963.7M
[04/13 15:26:19     76s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.000, REAL:0.007, MEM:1963.7M
[04/13 15:26:19     76s] TDRefine: refinePlace mode spiral search
[04/13 15:26:19     76s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.60910.12
[04/13 15:26:19     76s] OPERPROF:   Starting RefinePlace at level 2, MEM:1963.7M
[04/13 15:26:19     76s] *** Starting refinePlace (0:01:17 mem=1963.7M) ***
[04/13 15:26:19     76s] Total net bbox length = 1.861e+04 (1.055e+04 8.061e+03) (ext = 4.750e+03)
[04/13 15:26:19     76s] 
[04/13 15:26:19     76s] Starting Small incrNP...
[04/13 15:26:19     76s] User Input Parameters:
[04/13 15:26:19     76s] - Congestion Driven    : Off
[04/13 15:26:19     76s] - Timing Driven        : Off
[04/13 15:26:19     76s] - Area-Violation Based : Off
[04/13 15:26:19     76s] - Start Rollback Level : -5
[04/13 15:26:19     76s] - Legalized            : On
[04/13 15:26:19     76s] - Window Based         : Off
[04/13 15:26:19     76s] - eDen incr mode       : Off
[04/13 15:26:19     76s] - Small incr mode      : On
[04/13 15:26:19     76s] 
[04/13 15:26:19     76s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1963.7M
[04/13 15:26:19     76s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.001, MEM:1963.7M
[04/13 15:26:19     76s] default core: bins with density > 0.750 =  5.00 % ( 1 / 20 )
[04/13 15:26:19     76s] Density distribution unevenness ratio = 2.849%
[04/13 15:26:19     76s] cost 0.777624, thresh 1.000000
[04/13 15:26:19     76s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1963.7M)
[04/13 15:26:19     76s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[04/13 15:26:19     76s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1963.7M
[04/13 15:26:19     76s] Starting refinePlace ...
[04/13 15:26:19     76s] TDRefine: refinePlace mode spiral search
[04/13 15:26:19     76s] One DDP V2 for no tweak run.
[04/13 15:26:19     76s]   Spread Effort: high, pre-route mode, useDDP on.
[04/13 15:26:19     76s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1963.7MB) @(0:01:17 - 0:01:17).
[04/13 15:26:19     76s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:26:19     76s] wireLenOptFixPriorityInst 71 inst fixed
[04/13 15:26:19     76s] 
[04/13 15:26:19     76s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/13 15:26:19     76s] Move report: legalization moves 1 insts, mean move: 1.14 um, max move: 1.14 um
[04/13 15:26:19     76s] 	Max move on inst (v/alu/FE_OFC22_in1_reg_out_0): (48.26, 57.12) --> (47.12, 57.12)
[04/13 15:26:19     76s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1963.7MB) @(0:01:17 - 0:01:17).
[04/13 15:26:19     76s] Move report: Detail placement moves 1 insts, mean move: 1.14 um, max move: 1.14 um
[04/13 15:26:19     76s] 	Max move on inst (v/alu/FE_OFC22_in1_reg_out_0): (48.26, 57.12) --> (47.12, 57.12)
[04/13 15:26:19     76s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1963.7MB
[04/13 15:26:19     76s] Statistics of distance of Instance movement in refine placement:
[04/13 15:26:19     76s]   maximum (X+Y) =         1.14 um
[04/13 15:26:19     76s]   inst (v/alu/FE_OFC22_in1_reg_out_0) with max move: (48.26, 57.12) -> (47.12, 57.12)
[04/13 15:26:19     76s]   mean    (X+Y) =         1.14 um
[04/13 15:26:19     76s] Summary Report:
[04/13 15:26:19     76s] Instances move: 1 (out of 1503 movable)
[04/13 15:26:19     76s] Instances flipped: 0
[04/13 15:26:19     76s] Mean displacement: 1.14 um
[04/13 15:26:19     76s] Max displacement: 1.14 um (Instance: v/alu/FE_OFC22_in1_reg_out_0) (48.26, 57.12) -> (47.12, 57.12)
[04/13 15:26:19     76s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
[04/13 15:26:19     76s] Total instances moved : 1
[04/13 15:26:19     76s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.040, REAL:0.036, MEM:1963.7M
[04/13 15:26:19     76s] Total net bbox length = 1.861e+04 (1.055e+04 8.061e+03) (ext = 4.750e+03)
[04/13 15:26:19     76s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1963.7MB
[04/13 15:26:19     76s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1963.7MB) @(0:01:17 - 0:01:17).
[04/13 15:26:19     76s] *** Finished refinePlace (0:01:17 mem=1963.7M) ***
[04/13 15:26:19     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.60910.12
[04/13 15:26:19     76s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.050, REAL:0.043, MEM:1963.7M
[04/13 15:26:19     76s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1963.7M
[04/13 15:26:19     76s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:1963.7M
[04/13 15:26:19     76s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.055, MEM:1963.7M
[04/13 15:26:19     76s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[04/13 15:26:19     76s] GigaOpt: Skipping nonLegal postEco optimization
[04/13 15:26:19     76s] OPERPROF: Starting checkPlace at level 1, MEM:1963.7M
[04/13 15:26:19     76s] z: 2, totalTracks: 1
[04/13 15:26:19     76s] z: 4, totalTracks: 1
[04/13 15:26:19     76s] z: 6, totalTracks: 1
[04/13 15:26:19     76s] z: 8, totalTracks: 1
[04/13 15:26:19     76s] #spOpts: N=45 
[04/13 15:26:19     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1963.7M
[04/13 15:26:19     76s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1963.7M
[04/13 15:26:19     76s] Begin checking placement ... (start mem=1963.7M, init mem=1963.7M)
[04/13 15:26:19     76s] 
[04/13 15:26:19     76s] Running CheckPlace using 1 thread in normal mode...
[04/13 15:26:19     76s] 
[04/13 15:26:19     76s] ...checkPlace normal is done!
[04/13 15:26:19     76s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1963.7M
[04/13 15:26:19     76s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1963.7M
[04/13 15:26:19     76s] *info: Placed = 1507           (Fixed = 4)
[04/13 15:26:19     76s] *info: Unplaced = 0           
[04/13 15:26:19     76s] Placement Density:68.37%(2168/3171)
[04/13 15:26:19     76s] Placement Density (including fixed std cells):68.37%(2168/3171)
[04/13 15:26:19     76s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1963.7M
[04/13 15:26:19     76s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1963.7M
[04/13 15:26:19     76s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1963.7M)
[04/13 15:26:19     76s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.028, MEM:1963.7M
[04/13 15:26:19     76s] Adjusting target slack by 0.0 ns for power optimization
[04/13 15:26:19     76s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1124.4M, totSessionCpu=0:01:17 **
[04/13 15:26:19     76s] All LLGs are deleted
[04/13 15:26:19     76s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1869.7M
[04/13 15:26:19     76s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1869.7M
[04/13 15:26:19     76s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1869.7M
[04/13 15:26:19     76s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1869.7M
[04/13 15:26:19     76s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1869.7M
[04/13 15:26:19     76s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.006, MEM:1869.7M
[04/13 15:26:19     76s] Fast DP-INIT is on for default
[04/13 15:26:19     76s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.010, MEM:1869.7M
[04/13 15:26:19     76s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.010, MEM:1869.7M
[04/13 15:26:19     76s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.526  |  0.000  |  2.677  |  2.584  |   N/A   |  0.526  |  2.717  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |
|          All Paths:|   111   |    0    |    1    |   74    |   N/A   |   36    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |    -16     |     19 (19)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.372%
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -total_power -noUpsize -noDelbuf -noDeclone -useCPE -noViewPrune -keepTimingUpdate -noDownsize -samesize -postCTS -leakage -nativePathGroupFlow -noRouting
[04/13 15:26:19     76s] Info: 5 nets with fixed/cover wires excluded.
[04/13 15:26:19     76s] Info: 5 clock nets excluded from IPO operation.
[04/13 15:26:19     76s] ### Creating LA Mngr. totSessionCpu=0:01:17 mem=1894.9M
[04/13 15:26:19     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:17 mem=1894.9M
[04/13 15:26:19     76s] 
[04/13 15:26:19     76s] Begin: Leakage Power Optimization
[04/13 15:26:19     76s] Processing average sequential pin duty cycle 
[04/13 15:26:19     76s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/13 15:26:19     76s] ### Creating PhyDesignMc. totSessionCpu=0:01:17 mem=1914.0M
[04/13 15:26:19     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:1914.0M
[04/13 15:26:19     76s] z: 2, totalTracks: 1
[04/13 15:26:19     76s] z: 4, totalTracks: 1
[04/13 15:26:19     76s] z: 6, totalTracks: 1
[04/13 15:26:19     76s] z: 8, totalTracks: 1
[04/13 15:26:19     76s] #spOpts: N=45 mergeVia=F 
[04/13 15:26:19     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1914.0M
[04/13 15:26:19     76s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1914.0M
[04/13 15:26:19     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1914.0MB).
[04/13 15:26:19     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:1914.0M
[04/13 15:26:19     76s] TotalInstCnt at PhyDesignMc Initialization: 1,507
[04/13 15:26:19     76s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:17 mem=1914.0M
[04/13 15:26:19     76s]   Timing Snapshot: (REF)
[04/13 15:26:19     76s]      Weighted WNS: 0.000
[04/13 15:26:19     76s]       All  PG WNS: 0.000
[04/13 15:26:19     76s]       High PG WNS: 0.000
[04/13 15:26:19     76s]       All  PG TNS: 0.000
[04/13 15:26:19     76s]       High PG TNS: 0.000
[04/13 15:26:19     76s]    Category Slack: { [L, 0.526] [H, 2.717] }
[04/13 15:26:19     76s] 
[04/13 15:26:19     76s] OptDebug: Start of Power Reclaim:
+--------------------------------+-----+-----+
|Path Group                      |  WNS|  TNS|
+--------------------------------+-----+-----+
|In2Out In2Reg R..Reg2Out default|0.526|0.000|
|Reg2Reg                         |2.717|0.000|
|HEPG                            |2.717|0.000|
|All Paths                       |0.526|0.000|
+--------------------------------+-----+-----+

[04/13 15:26:19     76s] Begin: Core Leakage Power Optimization
[04/13 15:26:19     76s] *** PowerOpt #4 [begin] : totSession cpu/real = 0:01:16.9/0:01:22.8 (0.9), mem = 1914.0M
[04/13 15:26:19     76s] Processing average sequential pin duty cycle 
[04/13 15:26:19     76s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.60910.17
[04/13 15:26:19     76s] (I,S,L,T): analysis_default: NA, NA, 0.0463512, 0.0463512
[04/13 15:26:19     76s] (I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
[04/13 15:26:19     76s] ### Creating RouteCongInterface, started
[04/13 15:26:19     76s] 
[04/13 15:26:19     76s] #optDebug:  {2, 1.000, 0.8500} {3, 0.456, 0.8500} {4, 0.456, 0.8500} {4, 0.456, 0.8500} {6, 0.048, 0.4488} {7, 0.048, 0.4488} 
[04/13 15:26:19     76s] 
[04/13 15:26:19     76s] #optDebug: {0, 1.000}
[04/13 15:26:19     76s] ### Creating RouteCongInterface, finished
[04/13 15:26:19     76s] ### Creating LA Mngr. totSessionCpu=0:01:17 mem=1914.0M
[04/13 15:26:19     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:17 mem=1914.0M
[04/13 15:26:20     76s] Usable buffer cells for single buffer setup transform:
[04/13 15:26:20     76s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[04/13 15:26:20     76s] Number of usable buffer cells above: 9
[04/13 15:26:20     77s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1914.0M
[04/13 15:26:20     77s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1914.0M
[04/13 15:26:20     77s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/13 15:26:20     77s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.37
[04/13 15:26:20     77s] +---------+---------+--------+--------+------------+--------+
[04/13 15:26:20     77s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/13 15:26:20     77s] +---------+---------+--------+--------+------------+--------+
[04/13 15:26:20     77s] |   68.37%|        -|   0.000|   0.000|   0:00:00.0| 1914.0M|
[04/13 15:26:20     77s] #optDebug: <stH: 1.4000 MiSeL: 32.7815>
[04/13 15:26:20     77s] Running power reclaim iteration with 0.06180 cutoff 
[04/13 15:26:20     77s] |   68.37%|        0|   0.000|   0.000|   0:00:00.0| 1933.1M|
[04/13 15:26:20     77s] +---------+---------+--------+--------+------------+--------+
[04/13 15:26:20     77s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.37
[04/13 15:26:20     77s] 
[04/13 15:26:20     77s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/13 15:26:20     77s] --------------------------------------------------------------
[04/13 15:26:20     77s] |                                   | Total     | Sequential |
[04/13 15:26:20     77s] --------------------------------------------------------------
[04/13 15:26:20     77s] | Num insts resized                 |       0  |       0    |
[04/13 15:26:20     77s] | Num insts undone                  |       0  |       0    |
[04/13 15:26:20     77s] | Num insts Downsized               |       0  |       0    |
[04/13 15:26:20     77s] | Num insts Samesized               |       0  |       0    |
[04/13 15:26:20     77s] | Num insts Upsized                 |       0  |       0    |
[04/13 15:26:20     77s] | Num multiple commits+uncommits    |       0  |       -    |
[04/13 15:26:20     77s] --------------------------------------------------------------
[04/13 15:26:20     77s] Bottom Preferred Layer:
[04/13 15:26:20     77s] +---------------+------------+----------+
[04/13 15:26:20     77s] |     Layer     |    CLK     |   Rule   |
[04/13 15:26:20     77s] +---------------+------------+----------+
[04/13 15:26:20     77s] | metal3 (z=3)  |          5 | default  |
[04/13 15:26:20     77s] +---------------+------------+----------+
[04/13 15:26:20     77s] Via Pillar Rule:
[04/13 15:26:20     77s]     None
[04/13 15:26:20     77s] 
[04/13 15:26:20     77s] 
[04/13 15:26:20     77s] =======================================================================
[04/13 15:26:20     77s]                 Reasons for not reclaiming further
[04/13 15:26:20     77s] =======================================================================
[04/13 15:26:20     77s] *info: Total 72 instance(s) which couldn't be reclaimed.
[04/13 15:26:20     77s] 
[04/13 15:26:20     77s] Resizing failure reasons
[04/13 15:26:20     77s] ------------------------------------------------
[04/13 15:26:20     77s] *info:    69 instance(s): Could not be reclaimed because of no valid cell for resizing.
[04/13 15:26:20     77s] *info:     3 instance(s): Could not be reclaimed because instance not ok to be resized.
[04/13 15:26:20     77s] 
[04/13 15:26:20     77s] 
[04/13 15:26:20     77s] Number of insts committed for which the initial cell was dont use = 0
[04/13 15:26:20     77s] End: Core Leakage Power Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[04/13 15:26:20     77s] (I,S,L,T): analysis_default: NA, NA, 0.0463512, 0.0463512
[04/13 15:26:20     77s] (I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
[04/13 15:26:20     77s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.60910.17
[04/13 15:26:20     77s] *** PowerOpt #4 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:17.7/0:01:23.6 (0.9), mem = 1933.1M
[04/13 15:26:20     77s] 
[04/13 15:26:20     77s] =============================================================================================
[04/13 15:26:20     77s]  Step TAT Report for PowerOpt #4                                                20.12-s088_1
[04/13 15:26:20     77s] =============================================================================================
[04/13 15:26:20     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:26:20     77s] ---------------------------------------------------------------------------------------------
[04/13 15:26:20     77s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:20     77s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:20     77s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.5
[04/13 15:26:20     77s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:20     77s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.8
[04/13 15:26:20     77s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/13 15:26:20     77s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:20     77s] [ OptEval                ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.7
[04/13 15:26:20     77s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:20     77s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:20     77s] [ MISC                   ]          0:00:00.7  (  89.8 % )     0:00:00.7 /  0:00:00.7    1.0
[04/13 15:26:20     77s] ---------------------------------------------------------------------------------------------
[04/13 15:26:20     77s]  PowerOpt #4 TOTAL                  0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[04/13 15:26:20     77s] ---------------------------------------------------------------------------------------------
[04/13 15:26:20     77s] 
[04/13 15:26:20     77s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1933.1M
[04/13 15:26:20     77s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:1933.1M
[04/13 15:26:20     77s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1933.1M
[04/13 15:26:20     77s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1933.1M
[04/13 15:26:20     77s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1933.1M
[04/13 15:26:20     77s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.004, MEM:1933.1M
[04/13 15:26:20     77s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.007, MEM:1933.1M
[04/13 15:26:20     77s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.007, MEM:1933.1M
[04/13 15:26:20     77s] TDRefine: refinePlace mode spiral search
[04/13 15:26:20     77s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.60910.13
[04/13 15:26:20     77s] OPERPROF: Starting RefinePlace at level 1, MEM:1933.1M
[04/13 15:26:20     77s] *** Starting refinePlace (0:01:18 mem=1933.1M) ***
[04/13 15:26:20     77s] Total net bbox length = 1.861e+04 (1.055e+04 8.061e+03) (ext = 4.750e+03)
[04/13 15:26:20     77s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:26:20     77s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1933.1M
[04/13 15:26:20     77s] Starting refinePlace ...
[04/13 15:26:20     77s] One DDP V2 for no tweak run.
[04/13 15:26:20     77s] 
[04/13 15:26:20     77s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[04/13 15:26:20     77s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:26:20     77s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1933.1MB) @(0:01:18 - 0:01:18).
[04/13 15:26:20     77s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/13 15:26:20     77s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1933.1MB
[04/13 15:26:20     77s] Statistics of distance of Instance movement in refine placement:
[04/13 15:26:20     77s]   maximum (X+Y) =         0.00 um
[04/13 15:26:20     77s]   mean    (X+Y) =         0.00 um
[04/13 15:26:20     77s] Summary Report:
[04/13 15:26:20     77s] Instances move: 0 (out of 1503 movable)
[04/13 15:26:20     77s] Instances flipped: 0
[04/13 15:26:20     77s] Mean displacement: 0.00 um
[04/13 15:26:20     77s] Max displacement: 0.00 um 
[04/13 15:26:20     77s] Total instances moved : 0
[04/13 15:26:20     77s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.030, MEM:1933.1M
[04/13 15:26:20     77s] Total net bbox length = 1.861e+04 (1.055e+04 8.061e+03) (ext = 4.750e+03)
[04/13 15:26:20     77s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1933.1MB
[04/13 15:26:20     77s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1933.1MB) @(0:01:18 - 0:01:18).
[04/13 15:26:20     77s] *** Finished refinePlace (0:01:18 mem=1933.1M) ***
[04/13 15:26:20     77s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.60910.13
[04/13 15:26:20     77s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.035, MEM:1933.1M
[04/13 15:26:20     77s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1933.1M
[04/13 15:26:20     77s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1933.1M
[04/13 15:26:20     77s] *** maximum move = 0.00 um ***
[04/13 15:26:20     77s] *** Finished re-routing un-routed nets (1933.1M) ***
[04/13 15:26:20     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:1933.1M
[04/13 15:26:20     77s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1933.1M
[04/13 15:26:20     77s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.004, MEM:1933.1M
[04/13 15:26:20     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.006, MEM:1933.1M
[04/13 15:26:20     77s] 
[04/13 15:26:20     77s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1933.1M) ***
[04/13 15:26:20     77s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/13 15:26:20     77s]   Timing Snapshot: (TGT)
[04/13 15:26:20     77s]      Weighted WNS: 0.000
[04/13 15:26:20     77s]       All  PG WNS: 0.000
[04/13 15:26:20     77s]       High PG WNS: 0.000
[04/13 15:26:20     77s]       All  PG TNS: 0.000
[04/13 15:26:20     77s]       High PG TNS: 0.000
[04/13 15:26:20     77s]    Category Slack: { [L, 0.526] [H, 2.717] }
[04/13 15:26:20     77s] 
[04/13 15:26:20     77s] Checking setup slack degradation ...
[04/13 15:26:20     77s] 
[04/13 15:26:20     77s] Recovery Manager:
[04/13 15:26:20     77s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[04/13 15:26:20     77s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[04/13 15:26:20     77s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[04/13 15:26:20     77s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[04/13 15:26:20     77s] 
[04/13 15:26:20     77s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1914.0M
[04/13 15:26:20     77s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1914.0M
[04/13 15:26:20     77s] TotalInstCnt at PhyDesignMc Destruction: 1,507
[04/13 15:26:20     77s] OptDebug: End of Power Reclaim:
+--------------------------------+-----+-----+
|Path Group                      |  WNS|  TNS|
+--------------------------------+-----+-----+
|In2Out In2Reg R..Reg2Out default|0.526|0.000|
|Reg2Reg                         |2.717|0.000|
|HEPG                            |2.717|0.000|
|All Paths                       |0.526|0.000|
+--------------------------------+-----+-----+

[04/13 15:26:20     77s] End: Leakage Power Optimization (cpu=0:00:01, real=0:00:01, mem=1885.01M, totSessionCpu=0:01:18).
[04/13 15:26:20     77s] **optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1125.7M, totSessionCpu=0:01:18 **
[04/13 15:26:20     77s] #optDebug: fT-D <X 1 0 0 0>
[04/13 15:26:20     77s] 
[04/13 15:26:20     77s] Active setup views:
[04/13 15:26:20     77s]  analysis_default
[04/13 15:26:20     77s]   Dominating endpoints: 0
[04/13 15:26:20     77s]   Dominating TNS: -0.000
[04/13 15:26:20     77s] 
[04/13 15:26:20     77s] Extraction called for design 'ProcDpathAluWrapper' of instances=1507 and nets=1689 using extraction engine 'preRoute' .
[04/13 15:26:20     77s] PreRoute RC Extraction called for design ProcDpathAluWrapper.
[04/13 15:26:20     77s] RC Extraction called in multi-corner(1) mode.
[04/13 15:26:20     77s] RCMode: PreRoute
[04/13 15:26:20     77s]       RC Corner Indexes            0   
[04/13 15:26:20     77s] Capacitance Scaling Factor   : 1.00000 
[04/13 15:26:20     77s] Resistance Scaling Factor    : 1.00000 
[04/13 15:26:20     77s] Clock Cap. Scaling Factor    : 1.00000 
[04/13 15:26:20     77s] Clock Res. Scaling Factor    : 1.00000 
[04/13 15:26:20     77s] Shrink Factor                : 1.00000
[04/13 15:26:20     77s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/13 15:26:20     77s] Using capacitance table file ...
[04/13 15:26:20     77s] RC Grid backup saved.
[04/13 15:26:20     77s] LayerId::1 widthSet size::4
[04/13 15:26:20     77s] LayerId::2 widthSet size::4
[04/13 15:26:20     77s] LayerId::3 widthSet size::4
[04/13 15:26:20     77s] LayerId::4 widthSet size::4
[04/13 15:26:20     77s] LayerId::5 widthSet size::4
[04/13 15:26:20     77s] LayerId::6 widthSet size::4
[04/13 15:26:20     77s] LayerId::7 widthSet size::4
[04/13 15:26:20     77s] LayerId::8 widthSet size::4
[04/13 15:26:20     77s] LayerId::9 widthSet size::4
[04/13 15:26:20     77s] LayerId::10 widthSet size::3
[04/13 15:26:20     77s] Skipped RC grid update for preRoute extraction.
[04/13 15:26:20     77s] Initializing multi-corner capacitance tables ... 
[04/13 15:26:21     77s] Initializing multi-corner resistance tables ...
[04/13 15:26:21     78s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:26:21     78s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.326509 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.856500 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[04/13 15:26:21     78s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1843.016M)
[04/13 15:26:21     78s] <optDesign CMD> Restore Using all VT Cells
[04/13 15:26:21     78s] Starting delay calculation for Setup views
[04/13 15:26:21     78s] #################################################################################
[04/13 15:26:21     78s] # Design Stage: PreRoute
[04/13 15:26:21     78s] # Design Name: ProcDpathAluWrapper
[04/13 15:26:21     78s] # Design Mode: 45nm
[04/13 15:26:21     78s] # Analysis Mode: MMMC OCV 
[04/13 15:26:21     78s] # Parasitics Mode: No SPEF/RCDB 
[04/13 15:26:21     78s] # Signoff Settings: SI Off 
[04/13 15:26:21     78s] #################################################################################
[04/13 15:26:21     78s] Calculate early delays in OCV mode...
[04/13 15:26:21     78s] Calculate late delays in OCV mode...
[04/13 15:26:21     78s] Topological Sorting (REAL = 0:00:00.0, MEM = 1848.5M, InitMEM = 1848.5M)
[04/13 15:26:21     78s] Start delay calculation (fullDC) (1 T). (MEM=1848.54)
[04/13 15:26:21     78s] End AAE Lib Interpolated Model. (MEM=1868.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:26:21     78s] Total number of fetched objects 1724
[04/13 15:26:21     78s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/13 15:26:21     78s] End delay calculation. (MEM=1915.96 CPU=0:00:00.3 REAL=0:00:00.0)
[04/13 15:26:21     78s] End delay calculation (fullDC). (MEM=1915.96 CPU=0:00:00.4 REAL=0:00:00.0)
[04/13 15:26:21     78s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1916.0M) ***
[04/13 15:26:21     78s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:19 mem=1916.0M)
[04/13 15:26:21     78s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Import and model ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Create place DB ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Import place data ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Read instances and placement ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Read nets ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Import place data ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Create place DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Create route DB ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       == Non-default Options ==
[04/13 15:26:21     78s] (I)       Build term to term wires                           : false
[04/13 15:26:21     78s] (I)       Maximum routing layer                              : 7
[04/13 15:26:21     78s] (I)       Number of threads                                  : 1
[04/13 15:26:21     78s] (I)       Method to set GCell size                           : row
[04/13 15:26:21     78s] (I)       Counted 1192 PG shapes. We will not process PG shapes layer by layer.
[04/13 15:26:21     78s] (I)       Started Import route data (1T) ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Use row-based GCell size
[04/13 15:26:21     78s] (I)       Use row-based GCell align
[04/13 15:26:21     78s] (I)       GCell unit size   : 2800
[04/13 15:26:21     78s] (I)       GCell multiplier  : 1
[04/13 15:26:21     78s] (I)       GCell row height  : 2800
[04/13 15:26:21     78s] (I)       Actual row height : 2800
[04/13 15:26:21     78s] (I)       GCell align ref   : 74860 75040
[04/13 15:26:21     78s] [NR-eGR] Track table information for default rule: 
[04/13 15:26:21     78s] [NR-eGR] metal1 has no routable track
[04/13 15:26:21     78s] [NR-eGR] metal2 has single uniform track structure
[04/13 15:26:21     78s] [NR-eGR] metal3 has single uniform track structure
[04/13 15:26:21     78s] [NR-eGR] metal4 has single uniform track structure
[04/13 15:26:21     78s] [NR-eGR] metal5 has single uniform track structure
[04/13 15:26:21     78s] [NR-eGR] metal6 has single uniform track structure
[04/13 15:26:21     78s] [NR-eGR] metal7 has single uniform track structure
[04/13 15:26:21     78s] (I)       ===========================================================================
[04/13 15:26:21     78s] (I)       == Report All Rule Vias ==
[04/13 15:26:21     78s] (I)       ===========================================================================
[04/13 15:26:21     78s] (I)        Via Rule : (Default)
[04/13 15:26:21     78s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/13 15:26:21     78s] (I)       ---------------------------------------------------------------------------
[04/13 15:26:21     78s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/13 15:26:21     78s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/13 15:26:21     78s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/13 15:26:21     78s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/13 15:26:21     78s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/13 15:26:21     78s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/13 15:26:21     78s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/13 15:26:21     78s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/13 15:26:21     78s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/13 15:26:21     78s] (I)       ===========================================================================
[04/13 15:26:21     78s] (I)       Started Read blockages ( Layer 2-7 ) ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Read routing blockages ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Read instance blockages ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Read PG blockages ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] [NR-eGR] Read 2069 PG shapes
[04/13 15:26:21     78s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Read boundary cut boxes ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] [NR-eGR] #Routing Blockages  : 0
[04/13 15:26:21     78s] [NR-eGR] #Instance Blockages : 0
[04/13 15:26:21     78s] [NR-eGR] #PG Blockages       : 2069
[04/13 15:26:21     78s] [NR-eGR] #Halo Blockages     : 0
[04/13 15:26:21     78s] [NR-eGR] #Boundary Blockages : 0
[04/13 15:26:21     78s] (I)       Finished Read blockages ( Layer 2-7 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Read blackboxes ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/13 15:26:21     78s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Read prerouted ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] [NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 268
[04/13 15:26:21     78s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Read unlegalized nets ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Read nets ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] [NR-eGR] Read numTotalNets=1650  numIgnoredNets=5
[04/13 15:26:21     78s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Set up via pillars ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       early_global_route_priority property id does not exist.
[04/13 15:26:21     78s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Model blockages into capacity
[04/13 15:26:21     78s] (I)       Read Num Blocks=2069  Num Prerouted Wires=268  Num CS=0
[04/13 15:26:21     78s] (I)       Started Initialize 3D capacity ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Layer 1 (V) : #blockages 410 : #preroutes 141
[04/13 15:26:21     78s] (I)       Layer 2 (H) : #blockages 410 : #preroutes 114
[04/13 15:26:21     78s] (I)       Layer 3 (V) : #blockages 410 : #preroutes 12
[04/13 15:26:21     78s] (I)       Layer 4 (H) : #blockages 410 : #preroutes 1
[04/13 15:26:21     78s] (I)       Layer 5 (V) : #blockages 317 : #preroutes 0
[04/13 15:26:21     78s] (I)       Layer 6 (H) : #blockages 112 : #preroutes 0
[04/13 15:26:21     78s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       -- layer congestion ratio --
[04/13 15:26:21     78s] (I)       Layer 1 : 0.100000
[04/13 15:26:21     78s] (I)       Layer 2 : 0.700000
[04/13 15:26:21     78s] (I)       Layer 3 : 0.700000
[04/13 15:26:21     78s] (I)       Layer 4 : 0.700000
[04/13 15:26:21     78s] (I)       Layer 5 : 0.700000
[04/13 15:26:21     78s] (I)       Layer 6 : 0.700000
[04/13 15:26:21     78s] (I)       Layer 7 : 0.700000
[04/13 15:26:21     78s] (I)       ----------------------------
[04/13 15:26:21     78s] (I)       Number of ignored nets                =      5
[04/13 15:26:21     78s] (I)       Number of connected nets              =      0
[04/13 15:26:21     78s] (I)       Number of fixed nets                  =      5.  Ignored: Yes
[04/13 15:26:21     78s] (I)       Number of clock nets                  =      5.  Ignored: No
[04/13 15:26:21     78s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/13 15:26:21     78s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/13 15:26:21     78s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/13 15:26:21     78s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/13 15:26:21     78s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/13 15:26:21     78s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/13 15:26:21     78s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/13 15:26:21     78s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Read aux data ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Others data preparation ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Create route kernel ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Ndr track 0 does not exist
[04/13 15:26:21     78s] (I)       Ndr track 0 does not exist
[04/13 15:26:21     78s] (I)       ---------------------Grid Graph Info--------------------
[04/13 15:26:21     78s] (I)       Routing area        : (0, 0) - (262960, 262080)
[04/13 15:26:21     78s] (I)       Core area           : (74860, 75040) - (188100, 187040)
[04/13 15:26:21     78s] (I)       Site width          :   380  (dbu)
[04/13 15:26:21     78s] (I)       Row height          :  2800  (dbu)
[04/13 15:26:21     78s] (I)       GCell row height    :  2800  (dbu)
[04/13 15:26:21     78s] (I)       GCell width         :  2800  (dbu)
[04/13 15:26:21     78s] (I)       GCell height        :  2800  (dbu)
[04/13 15:26:21     78s] (I)       Grid                :    94    93     7
[04/13 15:26:21     78s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[04/13 15:26:21     78s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0
[04/13 15:26:21     78s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800
[04/13 15:26:21     78s] (I)       Default wire width  :   140   140   140   280   280   280   800
[04/13 15:26:21     78s] (I)       Default wire space  :   130   140   140   280   280   280   800
[04/13 15:26:21     78s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600
[04/13 15:26:21     78s] (I)       Default pitch size  :   270   380   280   560   560   560  1680
[04/13 15:26:21     78s] (I)       First track coord   :     0   190   140   570   700   570  1260
[04/13 15:26:21     78s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67
[04/13 15:26:21     78s] (I)       Total num of tracks :     0   692   936   469   467   469   156
[04/13 15:26:21     78s] (I)       Num of masks        :     1     1     1     1     1     1     1
[04/13 15:26:21     78s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[04/13 15:26:21     78s] (I)       --------------------------------------------------------
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] [NR-eGR] ============ Routing rule table ============
[04/13 15:26:21     78s] [NR-eGR] Rule id: 0  Nets: 1645 
[04/13 15:26:21     78s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/13 15:26:21     78s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680
[04/13 15:26:21     78s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:26:21     78s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:26:21     78s] [NR-eGR] Rule id: 1  Nets: 0 
[04/13 15:26:21     78s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/13 15:26:21     78s] (I)       Pitch:  L1=540  L2=760  L3=560  L4=1120  L5=1120  L6=1120  L7=3200
[04/13 15:26:21     78s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[04/13 15:26:21     78s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[04/13 15:26:21     78s] [NR-eGR] ========================================
[04/13 15:26:21     78s] [NR-eGR] 
[04/13 15:26:21     78s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/13 15:26:21     78s] (I)       blocked tracks on layer2 : = 4140 / 64356 (6.43%)
[04/13 15:26:21     78s] (I)       blocked tracks on layer3 : = 820 / 87984 (0.93%)
[04/13 15:26:21     78s] (I)       blocked tracks on layer4 : = 2870 / 43617 (6.58%)
[04/13 15:26:21     78s] (I)       blocked tracks on layer5 : = 820 / 43898 (1.87%)
[04/13 15:26:21     78s] (I)       blocked tracks on layer6 : = 24696 / 43617 (56.62%)
[04/13 15:26:21     78s] (I)       blocked tracks on layer7 : = 8733 / 14664 (59.55%)
[04/13 15:26:21     78s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Reset routing kernel
[04/13 15:26:21     78s] (I)       Started Global Routing ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Initialization ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       totalPins=5794  totalGlobalPin=5484 (94.65%)
[04/13 15:26:21     78s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Net group 1 ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Generate topology ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       total 2D Cap : 260272 = (136203 H, 124069 V)
[04/13 15:26:21     78s] [NR-eGR] Layer group 1: route 1645 net(s) in layer range [2, 7]
[04/13 15:26:21     78s] (I)       
[04/13 15:26:21     78s] (I)       ============  Phase 1a Route ============
[04/13 15:26:21     78s] (I)       Started Phase 1a ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Pattern routing ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/13 15:26:21     78s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Usage: 14878 = (8213 H, 6665 V) = (6.03% H, 5.37% V) = (1.150e+04um H, 9.331e+03um V)
[04/13 15:26:21     78s] (I)       Started Add via demand to 2D ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       
[04/13 15:26:21     78s] (I)       ============  Phase 1b Route ============
[04/13 15:26:21     78s] (I)       Started Phase 1b ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Monotonic routing ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Usage: 14926 = (8241 H, 6685 V) = (6.05% H, 5.39% V) = (1.154e+04um H, 9.359e+03um V)
[04/13 15:26:21     78s] (I)       Overflow of layer group 1: 0.01% H + 1.64% V. EstWL: 2.089640e+04um
[04/13 15:26:21     78s] (I)       Congestion metric : 0.01%H 1.64%V, 1.66%HV
[04/13 15:26:21     78s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/13 15:26:21     78s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       
[04/13 15:26:21     78s] (I)       ============  Phase 1c Route ============
[04/13 15:26:21     78s] (I)       Started Phase 1c ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Two level routing ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Level2 Grid: 19 x 19
[04/13 15:26:21     78s] (I)       Started Two Level Routing ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Usage: 14926 = (8241 H, 6685 V) = (6.05% H, 5.39% V) = (1.154e+04um H, 9.359e+03um V)
[04/13 15:26:21     78s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       
[04/13 15:26:21     78s] (I)       ============  Phase 1d Route ============
[04/13 15:26:21     78s] (I)       Started Phase 1d ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Detoured routing ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Usage: 14929 = (8244 H, 6685 V) = (6.05% H, 5.39% V) = (1.154e+04um H, 9.359e+03um V)
[04/13 15:26:21     78s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       
[04/13 15:26:21     78s] (I)       ============  Phase 1e Route ============
[04/13 15:26:21     78s] (I)       Started Phase 1e ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Route legalization ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Usage: 14929 = (8244 H, 6685 V) = (6.05% H, 5.39% V) = (1.154e+04um H, 9.359e+03um V)
[04/13 15:26:21     78s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 1.57% V. EstWL: 2.090060e+04um
[04/13 15:26:21     78s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       
[04/13 15:26:21     78s] (I)       ============  Phase 1l Route ============
[04/13 15:26:21     78s] (I)       Started Phase 1l ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Layer assignment (1T) ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Clean cong LA ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/13 15:26:21     78s] (I)       Layer  2:      62422      5805        77           0       63722    ( 0.00%) 
[04/13 15:26:21     78s] (I)       Layer  3:      86228      8039         3           0       86490    ( 0.00%) 
[04/13 15:26:21     78s] (I)       Layer  4:      42201      3289        29           0       43240    ( 0.00%) 
[04/13 15:26:21     78s] (I)       Layer  5:      42611      1438         1           0       43245    ( 0.00%) 
[04/13 15:26:21     78s] (I)       Layer  6:      18664      1011         0       19850       23390    (45.91%) 
[04/13 15:26:21     78s] (I)       Layer  7:       5856        21         0        7868        6546    (54.59%) 
[04/13 15:26:21     78s] (I)       Total:        257982     19603       110       27718      266633    ( 9.42%) 
[04/13 15:26:21     78s] (I)       
[04/13 15:26:21     78s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/13 15:26:21     78s] [NR-eGR]                        OverCon           OverCon            
[04/13 15:26:21     78s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/13 15:26:21     78s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/13 15:26:21     78s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:26:21     78s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:26:21     78s] [NR-eGR]  metal2  (2)        54( 0.62%)         5( 0.06%)   ( 0.68%) 
[04/13 15:26:21     78s] [NR-eGR]  metal3  (3)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/13 15:26:21     78s] [NR-eGR]  metal4  (4)        26( 0.30%)         0( 0.00%)   ( 0.30%) 
[04/13 15:26:21     78s] [NR-eGR]  metal5  (5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/13 15:26:21     78s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:26:21     78s] [NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/13 15:26:21     78s] [NR-eGR] ---------------------------------------------------------------
[04/13 15:26:21     78s] [NR-eGR] Total               83( 0.19%)         5( 0.01%)   ( 0.20%) 
[04/13 15:26:21     78s] [NR-eGR] 
[04/13 15:26:21     78s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Started Export 3D cong map ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       total 2D Cap : 261132 = (136230 H, 124902 V)
[04/13 15:26:21     78s] (I)       Started Export 2D cong map ( Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.16% V
[04/13 15:26:21     78s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.19% V
[04/13 15:26:21     78s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1915.96 MB )
[04/13 15:26:21     78s] OPERPROF: Starting HotSpotCal at level 1, MEM:1916.0M
[04/13 15:26:21     78s] [hotspot] +------------+---------------+---------------+
[04/13 15:26:21     78s] [hotspot] |            |   max hotspot | total hotspot |
[04/13 15:26:21     78s] [hotspot] +------------+---------------+---------------+
[04/13 15:26:21     78s] [hotspot] | normalized |          0.00 |          0.00 |
[04/13 15:26:21     78s] [hotspot] +------------+---------------+---------------+
[04/13 15:26:21     78s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/13 15:26:21     78s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/13 15:26:21     78s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1916.0M
[04/13 15:26:21     78s] Reported timing to dir ./reports
[04/13 15:26:21     78s] **optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1119.7M, totSessionCpu=0:01:19 **
[04/13 15:26:21     78s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1870.0M
[04/13 15:26:21     78s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.004, MEM:1870.0M
[04/13 15:26:21     78s] Using report_power -leakage to report leakage power.
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] Begin Power Analysis
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s]              0V	    VGND
[04/13 15:26:21     78s]              0V	    VSS
[04/13 15:26:21     78s]              0V	    VPWR
[04/13 15:26:21     78s]            1.1V	    VDD
[04/13 15:26:21     78s] Begin Processing Timing Library for Power Calculation
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] Begin Processing Timing Library for Power Calculation
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] Begin Processing Power Net/Grid for Power Calculation
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1120.11MB/2995.32MB/1122.18MB)
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] Begin Processing Timing Window Data for Power Calculation
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1120.11MB/2995.32MB/1122.18MB)
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] Begin Processing User Attributes
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1120.11MB/2995.32MB/1122.18MB)
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] Begin Processing Signal Activity
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1120.11MB/2995.32MB/1122.18MB)
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] Begin Power Computation
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s]       ----------------------------------------------------------
[04/13 15:26:21     78s]       # of cell(s) missing both power/leakage table: 0
[04/13 15:26:21     78s]       # of cell(s) missing power table: 1
[04/13 15:26:21     78s]       # of cell(s) missing leakage table: 1
[04/13 15:26:21     78s]       # of MSMV cell(s) missing power_level: 0
[04/13 15:26:21     78s]       ----------------------------------------------------------
[04/13 15:26:21     78s] CellName                                  Missing Table(s)
[04/13 15:26:21     78s] LOGIC0_X1                                 internal power, leakge power, 
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1120.11MB/2995.32MB/1122.18MB)
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] Begin Processing User Attributes
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1120.11MB/2995.32MB/1122.18MB)
[04/13 15:26:21     78s] 
[04/13 15:26:21     78s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1120.11MB/2995.32MB/1122.18MB)
[04/13 15:26:21     78s] 
[04/13 15:26:22     78s] *



[04/13 15:26:22     78s] Total Power
[04/13 15:26:22     78s] -----------------------------------------------------------------------------------------
[04/13 15:26:22     78s] Total Leakage Power:         0.04974335
[04/13 15:26:22     78s] -----------------------------------------------------------------------------------------
[04/13 15:26:22     78s] Processing average sequential pin duty cycle 
[04/13 15:26:23     79s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.526  |  0.000  |  2.677  |  2.584  |   N/A   |  0.526  |  2.717  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |
|          All Paths:|   111   |    0    |    1    |   74    |   N/A   |   36    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |    -16     |     19 (19)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.372%
Routing Overflow: 0.00% H and 0.19% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:22, mem = 1120.9M, totSessionCpu=0:01:19 **
[04/13 15:26:23     79s] *** Finished optDesign ***
[04/13 15:26:23     79s] 
[04/13 15:26:23     79s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:22.5 real=0:00:24.2)
[04/13 15:26:23     79s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.3 real=0:00:04.3)
[04/13 15:26:23     79s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.4 real=0:00:01.4)
[04/13 15:26:23     79s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:04.3 real=0:00:04.3)
[04/13 15:26:23     79s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[04/13 15:26:23     79s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.6 real=0:00:01.7)
[04/13 15:26:23     79s] Info: pop threads available for lower-level modules during optimization.
[04/13 15:26:23     79s] Deleting Lib Analyzer.
[04/13 15:26:23     79s] Info: Destroy the CCOpt slew target map.
[04/13 15:26:23     79s] clean pInstBBox. size 0
[04/13 15:26:23     79s] Deleting Cell Server ...
[04/13 15:26:23     79s] Set place::cacheFPlanSiteMark to 0
[04/13 15:26:23     79s] All LLGs are deleted
[04/13 15:26:23     79s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1885.2M
[04/13 15:26:23     79s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1885.2M
[04/13 15:26:23     79s] 
[04/13 15:26:23     79s] *** Summary of all messages that are not suppressed in this session:
[04/13 15:26:23     79s] Severity  ID               Count  Summary                                  
[04/13 15:26:23     79s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/13 15:26:23     79s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[04/13 15:26:23     79s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[04/13 15:26:23     79s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[04/13 15:26:23     79s] *** Message Summary: 6 warning(s), 0 error(s)
[04/13 15:26:23     79s] 
[04/13 15:26:23     79s] *** ccopt_design #1 [finish] : cpu/real = 0:00:24.8/0:00:26.5 (0.9), totSession cpu/real = 0:01:19.1/0:01:26.8 (0.9), mem = 1885.2M
[04/13 15:26:23     79s] 
[04/13 15:26:23     79s] =============================================================================================
[04/13 15:26:23     79s]  Final TAT Report for ccopt_design #1                                           20.12-s088_1
[04/13 15:26:23     79s] =============================================================================================
[04/13 15:26:23     79s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/13 15:26:23     79s] ---------------------------------------------------------------------------------------------
[04/13 15:26:23     79s] [ InitOpt                ]      1   0:00:00.5  (   1.9 % )     0:00:01.1 /  0:00:01.1    1.0
[04/13 15:26:23     79s] [ WnsOpt                 ]      1   0:00:04.3  (  16.3 % )     0:00:04.3 /  0:00:04.3    1.0
[04/13 15:26:23     79s] [ GlobalOpt              ]      1   0:00:04.3  (  16.1 % )     0:00:04.3 /  0:00:04.3    1.0
[04/13 15:26:23     79s] [ DrvOpt                 ]      2   0:00:03.0  (  11.4 % )     0:00:03.0 /  0:00:03.0    1.0
[04/13 15:26:23     79s] [ AreaOpt                ]      1   0:00:01.3  (   4.8 % )     0:00:01.3 /  0:00:01.4    1.0
[04/13 15:26:23     79s] [ PowerOpt               ]      2   0:00:01.7  (   6.4 % )     0:00:01.7 /  0:00:01.7    1.0
[04/13 15:26:23     79s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/13 15:26:23     79s] [ CheckPlace             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[04/13 15:26:23     79s] [ IncrReplace            ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[04/13 15:26:23     79s] [ RefinePlace            ]      3   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:26:23     79s] [ TimingUpdate           ]      6   0:00:00.1  (   0.4 % )     0:00:01.1 /  0:00:01.1    1.0
[04/13 15:26:23     79s] [ FullDelayCalc          ]      2   0:00:01.0  (   3.7 % )     0:00:01.0 /  0:00:01.0    1.0
[04/13 15:26:23     79s] [ OptSummaryReport       ]      4   0:00:00.1  (   0.4 % )     0:00:02.9 /  0:00:01.2    0.4
[04/13 15:26:23     79s] [ TimingReport           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/13 15:26:23     79s] [ DrvReport              ]      4   0:00:01.8  (   6.9 % )     0:00:01.8 /  0:00:00.2    0.1
[04/13 15:26:23     79s] [ PowerReport            ]      2   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.3    0.9
[04/13 15:26:23     79s] [ GenerateReports        ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.1    0.9
[04/13 15:26:23     79s] [ PropagateActivity      ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:26:23     79s] [ SlackTraversorInit     ]     20   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.2
[04/13 15:26:23     79s] [ PowerInterfaceInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:23     79s] [ PlacerInterfaceInit    ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[04/13 15:26:23     79s] [ SteinerInterfaceInit   ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/13 15:26:23     79s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:23     79s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/13 15:26:23     79s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[04/13 15:26:23     79s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[04/13 15:26:23     79s] [ DetailRoute            ]      1   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.4    1.0
[04/13 15:26:23     79s] [ MISC                   ]          0:00:06.4  (  24.2 % )     0:00:06.4 /  0:00:06.4    1.0
[04/13 15:26:23     79s] ---------------------------------------------------------------------------------------------
[04/13 15:26:23     79s]  ccopt_design #1 TOTAL              0:00:26.5  ( 100.0 % )     0:00:26.5 /  0:00:24.8    0.9
[04/13 15:26:23     79s] ---------------------------------------------------------------------------------------------
[04/13 15:26:23     79s] 
[04/13 15:26:23     79s] #% End ccopt_design (date=04/13 15:26:23, total cpu=0:00:24.8, real=0:00:26.0, peak res=1144.3M, current mem=1059.7M)
[04/13 15:26:23     79s] # if {$env(hold_slack)!="undefined"} {
  if {$env(setup_slack)!="undefined"} {
    setOptMode -fixFanoutLoad true -addInstancePrefix PostCTS_hold -addNetPrefix PostCTS_hold
    setOptMode -holdFixingCells $ADK_BUF_CELL_LIST
    setOptMode -holdTargetSlack $env(hold_slack) -setupTargetSlack $env(setup_slack)
    optDesign -postCTS -hold -outDir ./reports -prefix postCTS_hold
  } else {
    puts "PERFORMING NO HOLD TIME FIXING: Please provide both a setup and hold slack to brg-cadence-innovus-pnr"
  }
}
# setNanoRouteMode -drouteUseMultiCutViaEffort low
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort low
[04/13 15:26:23     79s] # setNanoRouteMode -routeAntennaCellName       ANTENNA
<CMD> setNanoRouteMode -routeAntennaCellName ANTENNA
[04/13 15:26:23     79s] # setNanoRouteMode -routeInsertAntennaDiode    true
<CMD> setNanoRouteMode -routeInsertAntennaDiode true
[04/13 15:26:23     79s] # setNanoRouteMode -routeWithEco               true
<CMD> setNanoRouteMode -routeWithEco true
[04/13 15:26:23     79s] # setNanoRouteMode -routeWithTimingDriven      true
<CMD> setNanoRouteMode -routeWithTimingDriven true
[04/13 15:26:23     79s] # setNanoRouteMode -routeWithSiDriven          true 
<CMD> setNanoRouteMode -routeWithSiDriven true
[04/13 15:26:23     79s] # routeDesign
<CMD> routeDesign
[04/13 15:26:23     79s] #% Begin routeDesign (date=04/13 15:26:23, mem=1059.7M)
[04/13 15:26:23     79s] ### Time Record (routeDesign) is installed.
[04/13 15:26:23     79s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1059.75 (MB), peak = 1144.27 (MB)
[04/13 15:26:23     79s] **INFO: User settings:
[04/13 15:26:23     79s] setNanoRouteMode -drouteFixAntenna                              true
[04/13 15:26:23     79s] setNanoRouteMode -droutePostRouteSpreadWire                     true
[04/13 15:26:23     79s] setNanoRouteMode -drouteStartIteration                          0
[04/13 15:26:23     79s] setNanoRouteMode -drouteUseMultiCutViaEffort                    low
[04/13 15:26:23     79s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/13 15:26:23     79s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[04/13 15:26:23     79s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[04/13 15:26:23     79s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[04/13 15:26:23     79s] setNanoRouteMode -routeInsertAntennaDiode                       true
[04/13 15:26:23     79s] setNanoRouteMode -routeWithEco                                  true
[04/13 15:26:23     79s] setNanoRouteMode -routeWithSiDriven                             true
[04/13 15:26:23     79s] setNanoRouteMode -routeWithTimingDriven                         true
[04/13 15:26:23     79s] setNanoRouteMode -routeWithViaInPin                             false
[04/13 15:26:23     79s] setDesignMode -bottomRoutingLayer                               2
[04/13 15:26:23     79s] setDesignMode -powerEffort                                      high
[04/13 15:26:23     79s] setDesignMode -process                                          45
[04/13 15:26:23     79s] setDesignMode -propagateActivity                                true
[04/13 15:26:23     79s] setDesignMode -topRoutingLayer                                  7
[04/13 15:26:23     79s] setExtractRCMode -coupling_c_th                                 0.1
[04/13 15:26:23     79s] setExtractRCMode -engine                                        preRoute
[04/13 15:26:23     79s] setExtractRCMode -relative_c_th                                 1
[04/13 15:26:23     79s] setExtractRCMode -total_c_th                                    0
[04/13 15:26:23     79s] setDelayCalMode -enable_high_fanout                             true
[04/13 15:26:23     79s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[04/13 15:26:23     79s] setDelayCalMode -engine                                         aae
[04/13 15:26:23     79s] setDelayCalMode -ignoreNetLoad                                  false
[04/13 15:26:23     79s] setDelayCalMode -socv_accuracy_mode                             low
[04/13 15:26:23     79s] setSIMode -separate_delta_delay_on_data                         true
[04/13 15:26:23     79s] 
[04/13 15:26:23     79s] #typical has no qx tech file defined
[04/13 15:26:23     79s] #No active RC corner or QRC tech file is missing.
[04/13 15:26:23     79s] #**INFO: setDesignMode -flowEffort standard
[04/13 15:26:23     79s] #**INFO: multi-cut via swapping will be performed after routing.
[04/13 15:26:23     79s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/13 15:26:23     79s] OPERPROF: Starting checkPlace at level 1, MEM:1836.2M
[04/13 15:26:23     79s] z: 2, totalTracks: 1
[04/13 15:26:23     79s] z: 4, totalTracks: 1
[04/13 15:26:23     79s] z: 6, totalTracks: 1
[04/13 15:26:23     79s] z: 8, totalTracks: 1
[04/13 15:26:23     79s] #spOpts: N=45 
[04/13 15:26:23     79s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1836.2M
[04/13 15:26:23     79s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1836.2M
[04/13 15:26:23     79s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/13 15:26:23     79s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1836.2M
[04/13 15:26:23     79s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.006, MEM:1821.0M
[04/13 15:26:23     79s] SiteArray: non-trimmed site array dimensions = 40 x 298
[04/13 15:26:23     79s] SiteArray: use 81,920 bytes
[04/13 15:26:23     79s] SiteArray: current memory after site array memory allocation 1821.0M
[04/13 15:26:23     79s] SiteArray: FP blocked sites are writable
[04/13 15:26:23     79s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1821.0M
[04/13 15:26:23     79s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1821.0M
[04/13 15:26:23     79s] Begin checking placement ... (start mem=1836.2M, init mem=1821.0M)
[04/13 15:26:23     79s] 
[04/13 15:26:23     79s] Running CheckPlace using 1 thread in normal mode...
[04/13 15:26:23     79s] 
[04/13 15:26:23     79s] ...checkPlace normal is done!
[04/13 15:26:23     79s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1821.0M
[04/13 15:26:23     79s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1821.0M
[04/13 15:26:23     79s] *info: Placed = 1507           (Fixed = 4)
[04/13 15:26:23     79s] *info: Unplaced = 0           
[04/13 15:26:23     79s] Placement Density:68.37%(2168/3171)
[04/13 15:26:23     79s] Placement Density (including fixed std cells):68.37%(2168/3171)
[04/13 15:26:23     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1821.0M
[04/13 15:26:23     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1821.0M
[04/13 15:26:23     79s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1821.0M)
[04/13 15:26:23     79s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.020, MEM:1821.0M
[04/13 15:26:23     79s] 
[04/13 15:26:23     79s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/13 15:26:23     79s] *** Changed status on (5) nets in Clock.
[04/13 15:26:23     79s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1821.0M) ***
[04/13 15:26:23     79s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[04/13 15:26:23     79s] % Begin globalDetailRoute (date=04/13 15:26:23, mem=1059.8M)
[04/13 15:26:23     79s] 
[04/13 15:26:23     79s] globalDetailRoute
[04/13 15:26:23     79s] 
[04/13 15:26:23     79s] ### Time Record (globalDetailRoute) is installed.
[04/13 15:26:23     79s] #Start globalDetailRoute on Thu Apr 13 15:26:23 2023
[04/13 15:26:23     79s] #
[04/13 15:26:23     79s] ### Time Record (Pre Callback) is installed.
[04/13 15:26:24     79s] ### Time Record (Pre Callback) is uninstalled.
[04/13 15:26:24     79s] ### Time Record (DB Import) is installed.
[04/13 15:26:24     79s] ### Time Record (Timing Data Generation) is installed.
[04/13 15:26:24     79s] ### Time Record (Timing Data Generation) is uninstalled.
[04/13 15:26:24     79s] LayerId::1 widthSet size::4
[04/13 15:26:24     79s] LayerId::2 widthSet size::4
[04/13 15:26:24     79s] LayerId::3 widthSet size::4
[04/13 15:26:24     79s] LayerId::4 widthSet size::4
[04/13 15:26:24     79s] LayerId::5 widthSet size::4
[04/13 15:26:24     79s] LayerId::6 widthSet size::4
[04/13 15:26:24     79s] LayerId::7 widthSet size::4
[04/13 15:26:24     79s] LayerId::8 widthSet size::4
[04/13 15:26:24     79s] LayerId::9 widthSet size::4
[04/13 15:26:24     79s] LayerId::10 widthSet size::3
[04/13 15:26:24     79s] Skipped RC grid update for preRoute extraction.
[04/13 15:26:24     79s] Initializing multi-corner capacitance tables ... 
[04/13 15:26:24     79s] Initializing multi-corner resistance tables ...
[04/13 15:26:24     79s] **Info: Trial Route has Max Route Layer 15/10.
[04/13 15:26:24     79s] {RT typical 0 7 7 {4 1} {6 0} 2}
[04/13 15:26:24     79s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.326509 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.856500 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[04/13 15:26:24     79s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[04/13 15:26:24     79s] ### Net info: total nets: 1689
[04/13 15:26:24     79s] ### Net info: dirty nets: 0
[04/13 15:26:24     79s] ### Net info: marked as disconnected nets: 0
[04/13 15:26:24     79s] #num needed restored net=0
[04/13 15:26:24     79s] #need_extraction net=0 (total=1689)
[04/13 15:26:24     79s] ### Net info: fully routed nets: 5
[04/13 15:26:24     79s] ### Net info: trivial (< 2 pins) nets: 39
[04/13 15:26:24     79s] ### Net info: unrouted nets: 1645
[04/13 15:26:24     79s] ### Net info: re-extraction nets: 0
[04/13 15:26:24     79s] ### Net info: ignored nets: 0
[04/13 15:26:24     79s] ### Net info: skip routing nets: 0
[04/13 15:26:24     79s] ### import design signature (16): route=1918791299 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1673380141 dirty_area=1424000416 del_dirty_area=0 cell=2034865855 placement=2071045627 pin_access=2079340350 halo=0
[04/13 15:26:24     79s] ### Time Record (DB Import) is uninstalled.
[04/13 15:26:24     79s] #NanoRoute Version 20.12-s088_1 NR201104-1900/20_12-UB
[04/13 15:26:24     79s] #RTESIG:78da8dd0cb4ec330100550d67cc5c8ed22482dccb8716c2f0bea36a0aa655b19e2a491f2
[04/13 15:26:24     79s] #       90624788bfc70509046a6abc9da319df3b9b3f6fb6c038de125f3a54ea40906f391261ba
[04/13 15:26:24     79s] #       248d78c7f11046fb7b763d9b3f3eedb824284de32c242f7ddf2ca078ef4c5bbf42614b33
[04/13 15:26:24     79s] #       361e9cf5beeeaa9b2f9e1202425277de567658c0e8ecf0870821c10fe3f7c23324230dec
[04/13 15:26:24     79s] #       641824ce0f61709e7104d6864fd40fa38f50218035fddb65a5b4fc1df68ca1143550e80f
[04/13 15:26:24     79s] #       4f0f92b2e98d9f90ab349694048af8c92c20b6ce779b3c5f5f4e40194960c7ba3ac69cce
[04/13 15:26:24     79s] #       80396fbac20c45b0b61bdb29f9b3715a29c9a359958ef7a1858a9b4cc68dc47f9815b0cf
[04/13 15:26:24     79s] #       f227cbbafa0003fdf872
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] #Skip comparing routing design signature in db-snapshot flow
[04/13 15:26:24     79s] ### Time Record (Data Preparation) is installed.
[04/13 15:26:24     79s] #RTESIG:78da8dd0cb4ec330100550d67cc5c8ed22482dcc38716c2f0bea36a0aa655b19e2a491f2
[04/13 15:26:24     79s] #       90624788bf270509044a6abc9da319dfbb583e6f77c038de125f3b54ea4890ed381261b2
[04/13 15:26:24     79s] #       268d78c7f1388e0ef7ec7ab17c7cda73495098da59885ebaae5e41fede9aa67a85dc1666
[04/13 15:26:24     79s] #       a83d38eb7dd596375f3c210484a86abd2d6dbf82c1d9fe0f114282ef87ef851324250dec
[04/13 15:26:24     79s] #       6c1844cef7e3609a7104d68c9fa81e061fa04200abbbb7cb4a69f93bec84a10435d0d81f
[04/13 15:26:24     79s] #       9e1f4445dd193f23e3249494048af0c974446c93edb759b6b99c805292c04e55790a399d
[04/13 15:26:24     79s] #       0273deb4b9e9f3d1da7668e6e4cfc67925630eec3348e0b0923c588ad2e1e2b4506193ca
[04/13 15:26:24     79s] #       b091f80f1387c25d7d00be690532
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] ### Time Record (Data Preparation) is uninstalled.
[04/13 15:26:24     79s] ### Time Record (Global Routing) is installed.
[04/13 15:26:24     79s] ### Time Record (Global Routing) is uninstalled.
[04/13 15:26:24     79s] #Total number of trivial nets (e.g. < 2 pins) = 39 (skipped).
[04/13 15:26:24     79s] #Total number of routable nets = 1650.
[04/13 15:26:24     79s] #Total number of nets in the design = 1689.
[04/13 15:26:24     79s] #1645 routable nets do not have any wires.
[04/13 15:26:24     79s] #5 routable nets have routed wires.
[04/13 15:26:24     79s] #1645 nets will be global routed.
[04/13 15:26:24     79s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/13 15:26:24     79s] ### Time Record (Data Preparation) is installed.
[04/13 15:26:24     79s] #Start routing data preparation on Thu Apr 13 15:26:24 2023
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] #Minimum voltage of a net in the design = 0.000.
[04/13 15:26:24     79s] #Maximum voltage of a net in the design = 1.100.
[04/13 15:26:24     79s] #Voltage range [0.000 - 1.100] has 1685 nets.
[04/13 15:26:24     79s] #Voltage range [1.100 - 1.100] has 2 nets.
[04/13 15:26:24     79s] #Voltage range [0.000 - 0.000] has 2 nets.
[04/13 15:26:24     79s] ### Time Record (Cell Pin Access) is installed.
[04/13 15:26:24     79s] #Rebuild pin access data for design.
[04/13 15:26:24     79s] #Initial pin access analysis.
[04/13 15:26:24     79s] #Detail pin access analysis.
[04/13 15:26:24     79s] ### Time Record (Cell Pin Access) is uninstalled.
[04/13 15:26:24     79s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[04/13 15:26:24     79s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[04/13 15:26:24     79s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[04/13 15:26:24     79s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/13 15:26:24     79s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/13 15:26:24     79s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/13 15:26:24     79s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/13 15:26:24     79s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/13 15:26:24     79s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[04/13 15:26:24     79s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[04/13 15:26:24     79s] #Monitoring time of adding inner blkg by smac
[04/13 15:26:24     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1061.62 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] #Regenerating Ggrids automatically.
[04/13 15:26:24     79s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[04/13 15:26:24     79s] #Using automatically generated G-grids.
[04/13 15:26:24     79s] #Done routing data preparation.
[04/13 15:26:24     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1064.64 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] #Finished routing data preparation on Thu Apr 13 15:26:24 2023
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] #Cpu time = 00:00:00
[04/13 15:26:24     79s] #Elapsed time = 00:00:00
[04/13 15:26:24     79s] #Increased memory = 7.46 (MB)
[04/13 15:26:24     79s] #Total memory = 1064.68 (MB)
[04/13 15:26:24     79s] #Peak memory = 1144.27 (MB)
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] ### Time Record (Data Preparation) is uninstalled.
[04/13 15:26:24     79s] ### Time Record (Global Routing) is installed.
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] #Start global routing on Thu Apr 13 15:26:24 2023
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] #Start global routing initialization on Thu Apr 13 15:26:24 2023
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] #Number of eco nets is 0
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] #Start global routing data preparation on Thu Apr 13 15:26:24 2023
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] ### build_merged_routing_blockage_rect_list starts on Thu Apr 13 15:26:24 2023 with memory = 1064.74 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/13 15:26:24     79s] #Start routing resource analysis on Thu Apr 13 15:26:24 2023
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] ### init_is_bin_blocked starts on Thu Apr 13 15:26:24 2023 with memory = 1064.75 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/13 15:26:24     79s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Apr 13 15:26:24 2023 with memory = 1065.39 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/13 15:26:24     79s] ### adjust_flow_cap starts on Thu Apr 13 15:26:24 2023 with memory = 1065.61 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/13 15:26:24     79s] ### adjust_partial_route_blockage starts on Thu Apr 13 15:26:24 2023 with memory = 1065.61 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/13 15:26:24     79s] ### set_via_blocked starts on Thu Apr 13 15:26:24 2023 with memory = 1065.61 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/13 15:26:24     79s] ### copy_flow starts on Thu Apr 13 15:26:24 2023 with memory = 1065.61 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/13 15:26:24     79s] #Routing resource analysis is done on Thu Apr 13 15:26:24 2023
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] ### report_flow_cap starts on Thu Apr 13 15:26:24 2023 with memory = 1065.61 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] #  Resource Analysis:
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/13 15:26:24     79s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/13 15:26:24     79s] #  --------------------------------------------------------------
[04/13 15:26:24     79s] #  metal1         H         936           0        3906    16.18%
[04/13 15:26:24     79s] #  metal2         V         692           0        3906     0.00%
[04/13 15:26:24     79s] #  metal3         H         936           0        3906     0.00%
[04/13 15:26:24     79s] #  metal4         V         469           0        3906     0.00%
[04/13 15:26:24     79s] #  metal5         H         467           0        3906     0.00%
[04/13 15:26:24     79s] #  metal6         V         120         349        3906    57.96%
[04/13 15:26:24     79s] #  metal7         H          36         120        3906    67.23%
[04/13 15:26:24     79s] #  metal8         V         156           0        3906     0.00%
[04/13 15:26:24     79s] #  metal9         H          62           0        3906     1.61%
[04/13 15:26:24     79s] #  metal10        V          61           0        3906     3.17%
[04/13 15:26:24     79s] #  --------------------------------------------------------------
[04/13 15:26:24     79s] #  Total                   3935      15.13%       39060    14.62%
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] #  5 nets (0.30%) with 1 preferred extra spacing.
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/13 15:26:24     79s] ### analyze_m2_tracks starts on Thu Apr 13 15:26:24 2023 with memory = 1065.62 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/13 15:26:24     79s] ### report_initial_resource starts on Thu Apr 13 15:26:24 2023 with memory = 1065.62 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/13 15:26:24     79s] ### mark_pg_pins_accessibility starts on Thu Apr 13 15:26:24 2023 with memory = 1065.62 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/13 15:26:24     79s] ### set_net_region starts on Thu Apr 13 15:26:24 2023 with memory = 1065.62 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] #Global routing data preparation is done on Thu Apr 13 15:26:24 2023
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.64 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] ### prepare_level starts on Thu Apr 13 15:26:24 2023 with memory = 1065.64 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] ### init level 1 starts on Thu Apr 13 15:26:24 2023 with memory = 1065.65 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/13 15:26:24     79s] ### Level 1 hgrid = 63 X 62
[04/13 15:26:24     79s] ### prepare_level_flow starts on Thu Apr 13 15:26:24 2023 with memory = 1065.70 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/13 15:26:24     79s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] #Global routing initialization is done on Thu Apr 13 15:26:24 2023
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.70 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] #
[04/13 15:26:24     79s] #start global routing iteration 1...
[04/13 15:26:24     79s] ### init_flow_edge starts on Thu Apr 13 15:26:24 2023 with memory = 1065.75 (MB), peak = 1144.27 (MB)
[04/13 15:26:24     79s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/13 15:26:24     79s] ### routing at level 1 (topmost level) iter 0
[04/13 15:26:26     81s] ### measure_qor starts on Thu Apr 13 15:26:26 2023 with memory = 1075.23 (MB), peak = 1144.27 (MB)
[04/13 15:26:26     81s] ### measure_congestion starts on Thu Apr 13 15:26:26 2023 with memory = 1075.23 (MB), peak = 1144.27 (MB)
[04/13 15:26:26     81s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:26     81s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:26     81s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1075.24 (MB), peak = 1144.27 (MB)
[04/13 15:26:26     81s] #
[04/13 15:26:26     81s] #start global routing iteration 2...
[04/13 15:26:26     81s] ### routing at level 1 (topmost level) iter 1
[04/13 15:26:27     82s] ### measure_qor starts on Thu Apr 13 15:26:27 2023 with memory = 1076.61 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] ### measure_congestion starts on Thu Apr 13 15:26:27 2023 with memory = 1076.61 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     82s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     82s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1076.61 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] #
[04/13 15:26:27     82s] ### route_end starts on Thu Apr 13 15:26:27 2023 with memory = 1076.61 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] #
[04/13 15:26:27     82s] #Total number of trivial nets (e.g. < 2 pins) = 39 (skipped).
[04/13 15:26:27     82s] #Total number of routable nets = 1650.
[04/13 15:26:27     82s] #Total number of nets in the design = 1689.
[04/13 15:26:27     82s] #
[04/13 15:26:27     82s] #1650 routable nets have routed wires.
[04/13 15:26:27     82s] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/13 15:26:27     82s] #
[04/13 15:26:27     82s] #Routed nets constraints summary:
[04/13 15:26:27     82s] #-----------------------------
[04/13 15:26:27     82s] #        Rules   Unconstrained  
[04/13 15:26:27     82s] #-----------------------------
[04/13 15:26:27     82s] #      Default            1645  
[04/13 15:26:27     82s] #-----------------------------
[04/13 15:26:27     82s] #        Total            1645  
[04/13 15:26:27     82s] #-----------------------------
[04/13 15:26:27     82s] #
[04/13 15:26:27     82s] #Routing constraints summary of the whole design:
[04/13 15:26:27     82s] #------------------------------------------------
[04/13 15:26:27     82s] #        Rules   Pref Extra Space   Unconstrained  
[04/13 15:26:27     82s] #------------------------------------------------
[04/13 15:26:27     82s] #      Default                  5            1645  
[04/13 15:26:27     82s] #------------------------------------------------
[04/13 15:26:27     82s] #        Total                  5            1645  
[04/13 15:26:27     82s] #------------------------------------------------
[04/13 15:26:27     82s] #
[04/13 15:26:27     82s] ### cal_base_flow starts on Thu Apr 13 15:26:27 2023 with memory = 1076.62 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] ### init_flow_edge starts on Thu Apr 13 15:26:27 2023 with memory = 1076.62 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     82s] ### cal_flow starts on Thu Apr 13 15:26:27 2023 with memory = 1076.65 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     82s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     82s] ### report_overcon starts on Thu Apr 13 15:26:27 2023 with memory = 1076.67 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] #
[04/13 15:26:27     82s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/13 15:26:27     82s] #
[04/13 15:26:27     82s] #                 OverCon       OverCon       OverCon       OverCon          
[04/13 15:26:27     82s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[04/13 15:26:27     82s] #     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon  Flow/Cap
[04/13 15:26:27     82s] #  ----------------------------------------------------------------------------------------
[04/13 15:26:27     82s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.10  
[04/13 15:26:27     82s] #  metal2       88(2.25%)     41(1.05%)     12(0.31%)      1(0.03%)   (3.64%)     0.17  
[04/13 15:26:27     82s] #  metal3       61(1.56%)      0(0.00%)      0(0.00%)      0(0.00%)   (1.56%)     0.17  
[04/13 15:26:27     82s] #  metal4      144(3.69%)      0(0.00%)      0(0.00%)      0(0.00%)   (3.69%)     0.16  
[04/13 15:26:27     82s] #  metal5       26(0.67%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.67%)     0.13  
[04/13 15:26:27     82s] #  metal6       10(0.61%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.61%)     0.09  
[04/13 15:26:27     82s] #  metal7        1(0.08%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.08%)     0.05  
[04/13 15:26:27     82s] #  metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[04/13 15:26:27     82s] #  metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[04/13 15:26:27     82s] #  metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[04/13 15:26:27     82s] #  ----------------------------------------------------------------------------------------
[04/13 15:26:27     82s] #     Total    330(0.98%)     41(0.12%)     12(0.04%)      1(0.00%)   (1.14%)
[04/13 15:26:27     82s] #
[04/13 15:26:27     82s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
[04/13 15:26:27     82s] #  Overflow after GR: 0.26% H + 0.88% V
[04/13 15:26:27     82s] #
[04/13 15:26:27     82s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     82s] ### cal_base_flow starts on Thu Apr 13 15:26:27 2023 with memory = 1076.68 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] ### init_flow_edge starts on Thu Apr 13 15:26:27 2023 with memory = 1076.68 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     82s] ### cal_flow starts on Thu Apr 13 15:26:27 2023 with memory = 1076.68 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     82s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     82s] ### export_cong_map starts on Thu Apr 13 15:26:27 2023 with memory = 1076.69 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] ### PDZT_Export::export_cong_map starts on Thu Apr 13 15:26:27 2023 with memory = 1076.69 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     82s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     82s] ### import_cong_map starts on Thu Apr 13 15:26:27 2023 with memory = 1076.69 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] #Hotspot report including placement blocked areas
[04/13 15:26:27     82s] OPERPROF: Starting HotSpotCal at level 1, MEM:1890.9M
[04/13 15:26:27     82s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/13 15:26:27     82s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[04/13 15:26:27     82s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/13 15:26:27     82s] [hotspot] |   metal1(H)    |              0.00 |              0.00 |   (none)                            |
[04/13 15:26:27     82s] [hotspot] |   metal2(V)    |             18.00 |             28.00 |    61.60    39.20    84.00    89.60 |
[04/13 15:26:27     82s] [hotspot] |   metal3(H)    |             10.00 |             11.00 |    61.60    50.40    84.00    78.40 |
[04/13 15:26:27     82s] [hotspot] |   metal4(V)    |             36.00 |             36.00 |    50.40    44.80    89.60    84.00 |
[04/13 15:26:27     82s] [hotspot] |   metal5(H)    |              1.00 |              2.00 |    78.40    50.40    84.00    56.00 |
[04/13 15:26:27     82s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[04/13 15:26:27     82s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[04/13 15:26:27     82s] [hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[04/13 15:26:27     82s] [hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[04/13 15:26:27     82s] [hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[04/13 15:26:27     82s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/13 15:26:27     82s] [hotspot] |      worst     | (metal4)    36.00 | (metal4)    36.00 |                                     |
[04/13 15:26:27     82s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/13 15:26:27     82s] [hotspot] |   all layers   |             27.00 |             31.00 |                                     |
[04/13 15:26:27     82s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/13 15:26:27     82s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 27.00, normalized total congestion hotspot area = 31.00 (area is in unit of 4 std-cell row bins)
[04/13 15:26:27     82s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 27.00/31.00 (area is in unit of 4 std-cell row bins)
[04/13 15:26:27     82s] [hotspot] max/total 27.00/31.00, big hotspot (>10) total 27.00
[04/13 15:26:27     82s] [hotspot] top 4 congestion hotspot bounding boxes and scores of all layers hotspot
[04/13 15:26:27     82s] [hotspot] +-----+-------------------------------------+---------------+
[04/13 15:26:27     82s] [hotspot] | top |            hotspot bbox             | hotspot score |
[04/13 15:26:27     82s] [hotspot] +-----+-------------------------------------+---------------+
[04/13 15:26:27     82s] [hotspot] |  1  |    50.40    44.80    89.60    89.60 |       31.00   |
[04/13 15:26:27     82s] [hotspot] +-----+-------------------------------------+---------------+
[04/13 15:26:27     82s] [hotspot] |  2  |    50.40    56.00    56.00    67.20 |        2.00   |
[04/13 15:26:27     82s] [hotspot] +-----+-------------------------------------+---------------+
[04/13 15:26:27     82s] [hotspot] |  3  |    50.40    44.80    56.00    50.40 |        1.00   |
[04/13 15:26:27     82s] [hotspot] +-----+-------------------------------------+---------------+
[04/13 15:26:27     82s] [hotspot] |  4  |    84.00    44.80    89.60    50.40 |        1.00   |
[04/13 15:26:27     82s] [hotspot] +-----+-------------------------------------+---------------+
[04/13 15:26:27     82s] Top 4 hotspots total area: 35.00
[04/13 15:26:27     82s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:1890.9M
[04/13 15:26:27     82s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     82s] ### update starts on Thu Apr 13 15:26:27 2023 with memory = 1076.70 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] #Complete Global Routing.
[04/13 15:26:27     82s] #Total number of nets with non-default rule or having extra spacing = 5
[04/13 15:26:27     82s] #Total wire length = 27140 um.
[04/13 15:26:27     82s] #Total half perimeter of net bounding box = 20002 um.
[04/13 15:26:27     82s] #Total wire length on LAYER metal1 = 55 um.
[04/13 15:26:27     82s] #Total wire length on LAYER metal2 = 4237 um.
[04/13 15:26:27     82s] #Total wire length on LAYER metal3 = 12068 um.
[04/13 15:26:27     82s] #Total wire length on LAYER metal4 = 4201 um.
[04/13 15:26:27     82s] #Total wire length on LAYER metal5 = 4795 um.
[04/13 15:26:27     82s] #Total wire length on LAYER metal6 = 1109 um.
[04/13 15:26:27     82s] #Total wire length on LAYER metal7 = 139 um.
[04/13 15:26:27     82s] #Total wire length on LAYER metal8 = 399 um.
[04/13 15:26:27     82s] #Total wire length on LAYER metal9 = 139 um.
[04/13 15:26:27     82s] #Total wire length on LAYER metal10 = 0 um.
[04/13 15:26:27     82s] #Total number of vias = 12529
[04/13 15:26:27     82s] #Up-Via Summary (total 12529):
[04/13 15:26:27     82s] #           
[04/13 15:26:27     82s] #-----------------------
[04/13 15:26:27     82s] # metal1           5473
[04/13 15:26:27     82s] # metal2           4040
[04/13 15:26:27     82s] # metal3           1794
[04/13 15:26:27     82s] # metal4            835
[04/13 15:26:27     82s] # metal5            292
[04/13 15:26:27     82s] # metal6             44
[04/13 15:26:27     82s] # metal7             39
[04/13 15:26:27     82s] # metal8             12
[04/13 15:26:27     82s] #-----------------------
[04/13 15:26:27     82s] #                 12529 
[04/13 15:26:27     82s] #
[04/13 15:26:27     82s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     82s] ### report_overcon starts on Thu Apr 13 15:26:27 2023 with memory = 1077.13 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     82s] ### report_overcon starts on Thu Apr 13 15:26:27 2023 with memory = 1077.13 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] #Max overcon = 7 tracks.
[04/13 15:26:27     82s] #Total overcon = 1.14%.
[04/13 15:26:27     82s] #Worst layer Gcell overcon rate = 3.69%.
[04/13 15:26:27     82s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     82s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     82s] ### global_route design signature (19): route=1852949062 net_attr=1583599823
[04/13 15:26:27     82s] #
[04/13 15:26:27     82s] #Global routing statistics:
[04/13 15:26:27     82s] #Cpu time = 00:00:03
[04/13 15:26:27     82s] #Elapsed time = 00:00:03
[04/13 15:26:27     82s] #Increased memory = 12.01 (MB)
[04/13 15:26:27     82s] #Total memory = 1076.69 (MB)
[04/13 15:26:27     82s] #Peak memory = 1144.27 (MB)
[04/13 15:26:27     82s] #
[04/13 15:26:27     82s] #Finished global routing on Thu Apr 13 15:26:27 2023
[04/13 15:26:27     82s] #
[04/13 15:26:27     82s] #
[04/13 15:26:27     82s] ### Time Record (Global Routing) is uninstalled.
[04/13 15:26:27     82s] ### Time Record (Data Preparation) is installed.
[04/13 15:26:27     82s] ### Time Record (Data Preparation) is uninstalled.
[04/13 15:26:27     82s] ### track-assign external-init starts on Thu Apr 13 15:26:27 2023 with memory = 1076.19 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] ### Time Record (Track Assignment) is installed.
[04/13 15:26:27     82s] ### Time Record (Track Assignment) is uninstalled.
[04/13 15:26:27     82s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     82s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1076.19 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] ### track-assign engine-init starts on Thu Apr 13 15:26:27 2023 with memory = 1076.20 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] ### Time Record (Track Assignment) is installed.
[04/13 15:26:27     82s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     82s] ### track-assign core-engine starts on Thu Apr 13 15:26:27 2023 with memory = 1076.24 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     82s] #Start Track Assignment.
[04/13 15:26:27     82s] #Done with 3332 horizontal wires in 2 hboxes and 2446 vertical wires in 2 hboxes.
[04/13 15:26:27     83s] #Done with 805 horizontal wires in 2 hboxes and 495 vertical wires in 2 hboxes.
[04/13 15:26:27     83s] #Complete Track Assignment.
[04/13 15:26:27     83s] #Total number of nets with non-default rule or having extra spacing = 5
[04/13 15:26:27     83s] #Total wire length = 28463 um.
[04/13 15:26:27     83s] #Total half perimeter of net bounding box = 20002 um.
[04/13 15:26:27     83s] #Total wire length on LAYER metal1 = 1107 um.
[04/13 15:26:27     83s] #Total wire length on LAYER metal2 = 4144 um.
[04/13 15:26:27     83s] #Total wire length on LAYER metal3 = 12452 um.
[04/13 15:26:27     83s] #Total wire length on LAYER metal4 = 4088 um.
[04/13 15:26:27     83s] #Total wire length on LAYER metal5 = 4878 um.
[04/13 15:26:27     83s] #Total wire length on LAYER metal6 = 1108 um.
[04/13 15:26:27     83s] #Total wire length on LAYER metal7 = 138 um.
[04/13 15:26:27     83s] #Total wire length on LAYER metal8 = 404 um.
[04/13 15:26:27     83s] #Total wire length on LAYER metal9 = 144 um.
[04/13 15:26:27     83s] #Total wire length on LAYER metal10 = 0 um.
[04/13 15:26:27     83s] #Total number of vias = 12529
[04/13 15:26:27     83s] #Up-Via Summary (total 12529):
[04/13 15:26:27     83s] #           
[04/13 15:26:27     83s] #-----------------------
[04/13 15:26:27     83s] # metal1           5473
[04/13 15:26:27     83s] # metal2           4040
[04/13 15:26:27     83s] # metal3           1794
[04/13 15:26:27     83s] # metal4            835
[04/13 15:26:27     83s] # metal5            292
[04/13 15:26:27     83s] # metal6             44
[04/13 15:26:27     83s] # metal7             39
[04/13 15:26:27     83s] # metal8             12
[04/13 15:26:27     83s] #-----------------------
[04/13 15:26:27     83s] #                 12529 
[04/13 15:26:27     83s] #
[04/13 15:26:27     83s] ### track_assign design signature (22): route=399185116
[04/13 15:26:27     83s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/13 15:26:27     83s] ### Time Record (Track Assignment) is uninstalled.
[04/13 15:26:27     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1076.43 (MB), peak = 1144.27 (MB)
[04/13 15:26:27     83s] #
[04/13 15:26:27     83s] #number of short segments in preferred routing layers
[04/13 15:26:27     83s] #	
[04/13 15:26:27     83s] #	
[04/13 15:26:27     83s] #
[04/13 15:26:27     83s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/13 15:26:27     83s] #Cpu time = 00:00:04
[04/13 15:26:27     83s] #Elapsed time = 00:00:04
[04/13 15:26:27     83s] #Increased memory = 19.30 (MB)
[04/13 15:26:27     83s] #Total memory = 1076.43 (MB)
[04/13 15:26:27     83s] #Peak memory = 1144.27 (MB)
[04/13 15:26:27     83s] ### Time Record (Detail Routing) is installed.
[04/13 15:26:27     83s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[04/13 15:26:28     83s] #
[04/13 15:26:28     83s] #Start Detail Routing..
[04/13 15:26:28     83s] #start initial detail routing ...
[04/13 15:26:28     83s] ### Design has 0 dirty nets, 3498 dirty-areas)
[04/13 15:26:34     90s] # ECO: 20.0% of the total area was rechecked for DRC, and 52.0% required routing.
[04/13 15:26:34     90s] #   number of violations = 4
[04/13 15:26:34     90s] #
[04/13 15:26:34     90s] #    By Layer and Type :
[04/13 15:26:34     90s] #	         MetSpc    Short   Totals
[04/13 15:26:34     90s] #	metal1        0        0        0
[04/13 15:26:34     90s] #	metal2        1        3        4
[04/13 15:26:34     90s] #	Totals        1        3        4
[04/13 15:26:34     90s] #1503 out of 1507 instances (99.7%) need to be verified(marked ipoed), dirty area = 14.0%.
[04/13 15:26:35     90s] #   number of violations = 4
[04/13 15:26:35     90s] #
[04/13 15:26:35     90s] #    By Layer and Type :
[04/13 15:26:35     90s] #	         MetSpc    Short   Totals
[04/13 15:26:35     90s] #	metal1        0        0        0
[04/13 15:26:35     90s] #	metal2        1        3        4
[04/13 15:26:35     90s] #	Totals        1        3        4
[04/13 15:26:35     90s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1085.30 (MB), peak = 1144.27 (MB)
[04/13 15:26:35     90s] #start 1st optimization iteration ...
[04/13 15:26:35     91s] #   number of violations = 0
[04/13 15:26:35     91s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1085.98 (MB), peak = 1144.27 (MB)
[04/13 15:26:35     91s] #Complete Detail Routing.
[04/13 15:26:35     91s] #Total number of nets with non-default rule or having extra spacing = 5
[04/13 15:26:35     91s] #Total wire length = 26786 um.
[04/13 15:26:35     91s] #Total half perimeter of net bounding box = 20002 um.
[04/13 15:26:35     91s] #Total wire length on LAYER metal1 = 678 um.
[04/13 15:26:35     91s] #Total wire length on LAYER metal2 = 6678 um.
[04/13 15:26:35     91s] #Total wire length on LAYER metal3 = 11345 um.
[04/13 15:26:35     91s] #Total wire length on LAYER metal4 = 3409 um.
[04/13 15:26:35     91s] #Total wire length on LAYER metal5 = 3491 um.
[04/13 15:26:35     91s] #Total wire length on LAYER metal6 = 631 um.
[04/13 15:26:35     91s] #Total wire length on LAYER metal7 = 63 um.
[04/13 15:26:35     91s] #Total wire length on LAYER metal8 = 354 um.
[04/13 15:26:35     91s] #Total wire length on LAYER metal9 = 139 um.
[04/13 15:26:35     91s] #Total wire length on LAYER metal10 = 0 um.
[04/13 15:26:35     91s] #Total number of vias = 12546
[04/13 15:26:35     91s] #Up-Via Summary (total 12546):
[04/13 15:26:35     91s] #           
[04/13 15:26:35     91s] #-----------------------
[04/13 15:26:35     91s] # metal1           5690
[04/13 15:26:35     91s] # metal2           4709
[04/13 15:26:35     91s] # metal3           1406
[04/13 15:26:35     91s] # metal4            511
[04/13 15:26:35     91s] # metal5            140
[04/13 15:26:35     91s] # metal6             39
[04/13 15:26:35     91s] # metal7             41
[04/13 15:26:35     91s] # metal8             10
[04/13 15:26:35     91s] #-----------------------
[04/13 15:26:35     91s] #                 12546 
[04/13 15:26:35     91s] #
[04/13 15:26:35     91s] #Total number of DRC violations = 0
[04/13 15:26:35     91s] ### Time Record (Detail Routing) is uninstalled.
[04/13 15:26:35     91s] #Cpu time = 00:00:08
[04/13 15:26:35     91s] #Elapsed time = 00:00:08
[04/13 15:26:35     91s] #Increased memory = 7.43 (MB)
[04/13 15:26:35     91s] #Total memory = 1083.86 (MB)
[04/13 15:26:35     91s] #Peak memory = 1144.27 (MB)
[04/13 15:26:35     91s] ### Time Record (Post Route Via Swapping) is installed.
[04/13 15:26:35     91s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[04/13 15:26:35     91s] #
[04/13 15:26:35     91s] #Start Post Route via swapping...
[04/13 15:26:35     91s] #54.57% of area are rerouted by ECO routing.
[04/13 15:26:36     91s] #   number of violations = 0
[04/13 15:26:36     91s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1082.67 (MB), peak = 1144.27 (MB)
[04/13 15:26:36     91s] #CELL_VIEW ProcDpathAluWrapper,init has no DRC violation.
[04/13 15:26:36     91s] #Total number of DRC violations = 0
[04/13 15:26:36     91s] #No via is swapped.
[04/13 15:26:36     91s] #Post Route via swapping is done.
[04/13 15:26:36     91s] ### Time Record (Post Route Via Swapping) is uninstalled.
[04/13 15:26:36     91s] #Total number of nets with non-default rule or having extra spacing = 5
[04/13 15:26:36     91s] #Total wire length = 26786 um.
[04/13 15:26:36     91s] #Total half perimeter of net bounding box = 20002 um.
[04/13 15:26:36     91s] #Total wire length on LAYER metal1 = 678 um.
[04/13 15:26:36     91s] #Total wire length on LAYER metal2 = 6678 um.
[04/13 15:26:36     91s] #Total wire length on LAYER metal3 = 11345 um.
[04/13 15:26:36     91s] #Total wire length on LAYER metal4 = 3409 um.
[04/13 15:26:36     91s] #Total wire length on LAYER metal5 = 3491 um.
[04/13 15:26:36     91s] #Total wire length on LAYER metal6 = 631 um.
[04/13 15:26:36     91s] #Total wire length on LAYER metal7 = 63 um.
[04/13 15:26:36     91s] #Total wire length on LAYER metal8 = 354 um.
[04/13 15:26:36     91s] #Total wire length on LAYER metal9 = 139 um.
[04/13 15:26:36     91s] #Total wire length on LAYER metal10 = 0 um.
[04/13 15:26:36     91s] #Total number of vias = 12546
[04/13 15:26:36     91s] #Up-Via Summary (total 12546):
[04/13 15:26:36     91s] #           
[04/13 15:26:36     91s] #-----------------------
[04/13 15:26:36     91s] # metal1           5690
[04/13 15:26:36     91s] # metal2           4709
[04/13 15:26:36     91s] # metal3           1406
[04/13 15:26:36     91s] # metal4            511
[04/13 15:26:36     91s] # metal5            140
[04/13 15:26:36     91s] # metal6             39
[04/13 15:26:36     91s] # metal7             41
[04/13 15:26:36     91s] # metal8             10
[04/13 15:26:36     91s] #-----------------------
[04/13 15:26:36     91s] #                 12546 
[04/13 15:26:36     91s] #
[04/13 15:26:36     91s] #detailRoute Statistics:
[04/13 15:26:36     91s] #Cpu time = 00:00:08
[04/13 15:26:36     91s] #Elapsed time = 00:00:08
[04/13 15:26:36     91s] #Increased memory = 6.24 (MB)
[04/13 15:26:36     91s] #Total memory = 1082.68 (MB)
[04/13 15:26:36     91s] #Peak memory = 1144.27 (MB)
[04/13 15:26:36     91s] #Skip updating routing design signature in db-snapshot flow
[04/13 15:26:36     91s] ### global_detail_route design signature (36): route=1562708749 flt_obj=0 vio=1905142130 shield_wire=1
[04/13 15:26:36     91s] ### Time Record (DB Export) is installed.
[04/13 15:26:36     91s] ### export design design signature (37): route=1562708749 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=296715748 dirty_area=0 del_dirty_area=0 cell=2034865855 placement=2071045627 pin_access=1609205096 halo=1555710083
[04/13 15:26:36     91s] ### Time Record (DB Export) is uninstalled.
[04/13 15:26:36     91s] ### Time Record (Post Callback) is installed.
[04/13 15:26:36     91s] ### Time Record (Post Callback) is uninstalled.
[04/13 15:26:36     91s] #
[04/13 15:26:36     91s] #globalDetailRoute statistics:
[04/13 15:26:36     91s] #Cpu time = 00:00:12
[04/13 15:26:36     91s] #Elapsed time = 00:00:12
[04/13 15:26:36     91s] #Increased memory = -24.52 (MB)
[04/13 15:26:36     91s] #Total memory = 1035.33 (MB)
[04/13 15:26:36     91s] #Peak memory = 1144.27 (MB)
[04/13 15:26:36     91s] #Number of warnings = 1
[04/13 15:26:36     91s] #Total number of warnings = 6
[04/13 15:26:36     91s] #Number of fails = 0
[04/13 15:26:36     91s] #Total number of fails = 0
[04/13 15:26:36     91s] #Complete globalDetailRoute on Thu Apr 13 15:26:36 2023
[04/13 15:26:36     91s] #
[04/13 15:26:36     91s] ### import design signature (38): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1609205096 halo=0
[04/13 15:26:36     91s] ### Time Record (globalDetailRoute) is uninstalled.
[04/13 15:26:36     91s] % End globalDetailRoute (date=04/13 15:26:36, total cpu=0:00:12.3, real=0:00:13.0, peak res=1076.3M, current mem=1030.8M)
[04/13 15:26:36     91s] #Default setup view is reset to analysis_default.
[04/13 15:26:36     91s] #Default setup view is reset to analysis_default.
[04/13 15:26:36     91s] #routeDesign: cpu time = 00:00:12, elapsed time = 00:00:13, memory = 1027.74 (MB), peak = 1144.27 (MB)
[04/13 15:26:36     91s] *** Message Summary: 0 warning(s), 0 error(s)
[04/13 15:26:36     91s] 
[04/13 15:26:36     91s] ### Time Record (routeDesign) is uninstalled.
[04/13 15:26:36     91s] ### 
[04/13 15:26:36     91s] ###   Scalability Statistics
[04/13 15:26:36     91s] ### 
[04/13 15:26:36     91s] ### --------------------------------+----------------+----------------+----------------+
[04/13 15:26:36     91s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/13 15:26:36     91s] ### --------------------------------+----------------+----------------+----------------+
[04/13 15:26:36     91s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:36     91s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:36     91s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:36     91s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:36     91s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:36     91s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:36     91s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:36     91s] ###   Global Routing                |        00:00:03|        00:00:03|             1.0|
[04/13 15:26:36     91s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:36     91s] ###   Detail Routing                |        00:00:08|        00:00:08|             1.0|
[04/13 15:26:36     91s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:36     91s] ###   Entire Command                |        00:00:12|        00:00:13|             1.0|
[04/13 15:26:36     91s] ### --------------------------------+----------------+----------------+----------------+
[04/13 15:26:36     91s] ### 
[04/13 15:26:36     91s] #% End routeDesign (date=04/13 15:26:36, total cpu=0:00:12.5, real=0:00:13.0, peak res=1076.3M, current mem=1027.7M)
[04/13 15:26:36     91s] # setNanoRouteMode -droutePostRouteSpreadWire true -routeWithTimingDriven false
<CMD> setNanoRouteMode -droutePostRouteSpreadWire true -routeWithTimingDriven false
[04/13 15:26:36     91s] # routeDesign -wireOpt
<CMD> routeDesign -wireOpt
[04/13 15:26:36     91s] #% Begin routeDesign (date=04/13 15:26:36, mem=1027.7M)
[04/13 15:26:36     91s] ### Time Record (routeDesign) is installed.
[04/13 15:26:36     91s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1027.74 (MB), peak = 1144.27 (MB)
[04/13 15:26:36     91s] **INFO: User settings:
[04/13 15:26:36     91s] setNanoRouteMode -drouteFixAntenna                              true
[04/13 15:26:36     91s] setNanoRouteMode -droutePostRouteSpreadWire                     true
[04/13 15:26:36     91s] setNanoRouteMode -drouteStartIteration                          0
[04/13 15:26:36     91s] setNanoRouteMode -drouteUseMultiCutViaEffort                    low
[04/13 15:26:36     91s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/13 15:26:36     91s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[04/13 15:26:36     91s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[04/13 15:26:36     91s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[04/13 15:26:36     91s] setNanoRouteMode -routeInsertAntennaDiode                       true
[04/13 15:26:36     91s] setNanoRouteMode -routeWithEco                                  true
[04/13 15:26:36     91s] setNanoRouteMode -routeWithSiDriven                             true
[04/13 15:26:36     91s] setNanoRouteMode -routeWithTimingDriven                         false
[04/13 15:26:36     91s] setNanoRouteMode -routeWithViaInPin                             false
[04/13 15:26:36     91s] setDesignMode -bottomRoutingLayer                               2
[04/13 15:26:36     91s] setDesignMode -powerEffort                                      high
[04/13 15:26:36     91s] setDesignMode -process                                          45
[04/13 15:26:36     91s] setDesignMode -propagateActivity                                true
[04/13 15:26:36     91s] setDesignMode -topRoutingLayer                                  7
[04/13 15:26:36     91s] setExtractRCMode -coupling_c_th                                 0.1
[04/13 15:26:36     91s] setExtractRCMode -engine                                        preRoute
[04/13 15:26:36     91s] setExtractRCMode -relative_c_th                                 1
[04/13 15:26:36     91s] setExtractRCMode -total_c_th                                    0
[04/13 15:26:36     91s] setDelayCalMode -enable_high_fanout                             true
[04/13 15:26:36     91s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[04/13 15:26:36     91s] setDelayCalMode -engine                                         aae
[04/13 15:26:36     91s] setDelayCalMode -ignoreNetLoad                                  false
[04/13 15:26:36     91s] setDelayCalMode -socv_accuracy_mode                             low
[04/13 15:26:36     91s] setSIMode -separate_delta_delay_on_data                         true
[04/13 15:26:36     91s] 
[04/13 15:26:36     91s] #**INFO: setDesignMode -flowEffort standard
[04/13 15:26:36     91s] #**INFO: multi-cut via swapping will not be performed after routing.
[04/13 15:26:36     91s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/13 15:26:36     91s] OPERPROF: Starting checkPlace at level 1, MEM:1789.6M
[04/13 15:26:36     91s] z: 2, totalTracks: 1
[04/13 15:26:36     91s] z: 4, totalTracks: 1
[04/13 15:26:36     91s] z: 6, totalTracks: 1
[04/13 15:26:36     91s] z: 8, totalTracks: 1
[04/13 15:26:36     91s] #spOpts: N=45 
[04/13 15:26:36     91s] All LLGs are deleted
[04/13 15:26:36     91s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1789.6M
[04/13 15:26:36     91s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1789.6M
[04/13 15:26:36     91s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1789.6M
[04/13 15:26:36     91s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1789.6M
[04/13 15:26:36     91s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/13 15:26:36     91s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1789.6M
[04/13 15:26:36     91s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.006, MEM:1789.6M
[04/13 15:26:36     91s] SiteArray: non-trimmed site array dimensions = 40 x 298
[04/13 15:26:36     91s] SiteArray: use 81,920 bytes
[04/13 15:26:36     91s] SiteArray: current memory after site array memory allocation 1789.6M
[04/13 15:26:36     91s] SiteArray: FP blocked sites are writable
[04/13 15:26:36     91s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:1789.6M
[04/13 15:26:36     91s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1789.6M
[04/13 15:26:36     91s] Begin checking placement ... (start mem=1789.6M, init mem=1789.6M)
[04/13 15:26:36     91s] 
[04/13 15:26:36     91s] Running CheckPlace using 1 thread in normal mode...
[04/13 15:26:36     91s] 
[04/13 15:26:36     91s] ...checkPlace normal is done!
[04/13 15:26:36     91s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1789.6M
[04/13 15:26:36     91s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1789.6M
[04/13 15:26:36     91s] *info: Placed = 1507           (Fixed = 4)
[04/13 15:26:36     91s] *info: Unplaced = 0           
[04/13 15:26:36     91s] Placement Density:68.37%(2168/3171)
[04/13 15:26:36     91s] Placement Density (including fixed std cells):68.37%(2168/3171)
[04/13 15:26:36     91s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1789.6M
[04/13 15:26:36     91s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1789.6M
[04/13 15:26:36     91s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1789.6M)
[04/13 15:26:36     91s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.031, MEM:1789.6M
[04/13 15:26:36     91s] 
[04/13 15:26:36     91s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/13 15:26:36     91s] *** Changed status on (0) nets in Clock.
[04/13 15:26:36     91s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1789.6M) ***
[04/13 15:26:36     91s] % Begin detailRoute (date=04/13 15:26:36, mem=1028.0M)
[04/13 15:26:36     91s] 
[04/13 15:26:36     91s] detailRoute
[04/13 15:26:36     91s] 
[04/13 15:26:36     91s] ### Time Record (detailRoute) is installed.
[04/13 15:26:36     91s] #Start detailRoute on Thu Apr 13 15:26:36 2023
[04/13 15:26:36     91s] #
[04/13 15:26:36     91s] ### Time Record (Pre Callback) is installed.
[04/13 15:26:36     91s] Saved RC grid cleaned up.
[04/13 15:26:36     91s] ### Time Record (Pre Callback) is uninstalled.
[04/13 15:26:36     91s] ### Time Record (DB Import) is installed.
[04/13 15:26:36     91s] ### Time Record (Timing Data Generation) is installed.
[04/13 15:26:36     91s] ### Time Record (Timing Data Generation) is uninstalled.
[04/13 15:26:36     91s] ### Net info: total nets: 1689
[04/13 15:26:36     91s] ### Net info: dirty nets: 0
[04/13 15:26:36     91s] ### Net info: marked as disconnected nets: 0
[04/13 15:26:36     91s] #num needed restored net=0
[04/13 15:26:36     91s] #need_extraction net=0 (total=1689)
[04/13 15:26:36     91s] ### Net info: fully routed nets: 1650
[04/13 15:26:36     91s] ### Net info: trivial (< 2 pins) nets: 39
[04/13 15:26:36     91s] ### Net info: unrouted nets: 0
[04/13 15:26:36     91s] ### Net info: re-extraction nets: 0
[04/13 15:26:36     91s] ### Net info: ignored nets: 0
[04/13 15:26:36     91s] ### Net info: skip routing nets: 0
[04/13 15:26:36     91s] ### import design signature (39): route=1444688487 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=2141148936 dirty_area=0 del_dirty_area=0 cell=2034865855 placement=2071045627 pin_access=1609205096 halo=0
[04/13 15:26:36     91s] ### Time Record (DB Import) is uninstalled.
[04/13 15:26:36     91s] #NanoRoute Version 20.12-s088_1 NR201104-1900/20_12-UB
[04/13 15:26:36     91s] #RTESIG:78da85d04d4bc340100660cffe8a61db4384b6ce6cb35fc70abd4629b5d7b2369b349026
[04/13 15:26:36     91s] #       90dd20fe7b53054549ba7b9d87997ddfd9fcb0dd01e3b822bef4a8f59120db7124c27449
[04/13 15:26:36     91s] #       06f191e37118bd3eb1fbd9fcf965cf1541616bef20796bdb7a01f947632fd5097257d8be
[04/13 15:26:36     91s] #       0ee05d0855533e7cf394101092aa09ae74dd027aefba7f440805a1eb7f168e104906d8d5
[04/13 15:26:36     91s] #       30487ce886c138130258ddbedf56daa8bf09460ca568808652f0fa2029ead68609b94e63
[04/13 15:26:36     91s] #       df2781227e520e886db2fd36cb36b713902405ec5c95e7983312980fb6c96d970fd635fd
[04/13 15:26:36     91s] #       654afe6e9c565af168566de27d18a1e346aab85118efd5a835b02f35d9d6dd27063aeaf5
[04/13 15:26:36     91s] #
[04/13 15:26:36     91s] ### Time Record (Data Preparation) is installed.
[04/13 15:26:36     91s] #Start routing data preparation on Thu Apr 13 15:26:36 2023
[04/13 15:26:36     91s] #
[04/13 15:26:36     91s] #Minimum voltage of a net in the design = 0.000.
[04/13 15:26:36     91s] #Maximum voltage of a net in the design = 1.100.
[04/13 15:26:36     91s] #Voltage range [0.000 - 1.100] has 1685 nets.
[04/13 15:26:36     91s] #Voltage range [1.100 - 1.100] has 2 nets.
[04/13 15:26:36     91s] #Voltage range [0.000 - 0.000] has 2 nets.
[04/13 15:26:36     91s] ### Time Record (Cell Pin Access) is installed.
[04/13 15:26:36     91s] #Initial pin access analysis.
[04/13 15:26:36     91s] #Detail pin access analysis.
[04/13 15:26:36     91s] ### Time Record (Cell Pin Access) is uninstalled.
[04/13 15:26:36     91s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[04/13 15:26:36     91s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[04/13 15:26:36     91s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[04/13 15:26:36     91s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/13 15:26:36     91s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/13 15:26:36     91s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/13 15:26:36     91s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/13 15:26:36     91s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/13 15:26:36     91s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[04/13 15:26:36     91s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[04/13 15:26:36     91s] #Monitoring time of adding inner blkg by smac
[04/13 15:26:36     91s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.33 (MB), peak = 1144.27 (MB)
[04/13 15:26:36     91s] #Regenerating Ggrids automatically.
[04/13 15:26:36     91s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[04/13 15:26:36     91s] #Using automatically generated G-grids.
[04/13 15:26:36     92s] #Done routing data preparation.
[04/13 15:26:36     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1030.45 (MB), peak = 1144.27 (MB)
[04/13 15:26:36     92s] ### Time Record (Data Preparation) is uninstalled.
[04/13 15:26:36     92s] ### Time Record (Post Route Wire Spreading) is installed.
[04/13 15:26:36     92s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[04/13 15:26:36     92s] #
[04/13 15:26:36     92s] #Start Post Route wire spreading..
[04/13 15:26:36     92s] #
[04/13 15:26:36     92s] #Start data preparation for wire spreading...
[04/13 15:26:36     92s] #
[04/13 15:26:36     92s] #Data preparation is done on Thu Apr 13 15:26:36 2023
[04/13 15:26:36     92s] #
[04/13 15:26:36     92s] ### track-assign engine-init starts on Thu Apr 13 15:26:36 2023 with memory = 1032.57 (MB), peak = 1144.27 (MB)
[04/13 15:26:36     92s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[04/13 15:26:36     92s] #
[04/13 15:26:36     92s] #Start Post Route Wire Spread.
[04/13 15:26:37     92s] #Done with 824 horizontal wires in 4 hboxes and 247 vertical wires in 4 hboxes.
[04/13 15:26:37     92s] #Complete Post Route Wire Spread.
[04/13 15:26:37     92s] #
[04/13 15:26:37     92s] #Total number of nets with non-default rule or having extra spacing = 5
[04/13 15:26:37     92s] #Total wire length = 27087 um.
[04/13 15:26:37     92s] #Total half perimeter of net bounding box = 20002 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal1 = 679 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal2 = 6714 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal3 = 11483 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal4 = 3440 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal5 = 3571 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal6 = 635 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal7 = 63 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal8 = 359 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal9 = 142 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal10 = 0 um.
[04/13 15:26:37     92s] #Total number of vias = 12546
[04/13 15:26:37     92s] #Up-Via Summary (total 12546):
[04/13 15:26:37     92s] #           
[04/13 15:26:37     92s] #-----------------------
[04/13 15:26:37     92s] # metal1           5690
[04/13 15:26:37     92s] # metal2           4709
[04/13 15:26:37     92s] # metal3           1406
[04/13 15:26:37     92s] # metal4            511
[04/13 15:26:37     92s] # metal5            140
[04/13 15:26:37     92s] # metal6             39
[04/13 15:26:37     92s] # metal7             41
[04/13 15:26:37     92s] # metal8             10
[04/13 15:26:37     92s] #-----------------------
[04/13 15:26:37     92s] #                 12546 
[04/13 15:26:37     92s] #
[04/13 15:26:37     92s] #   number of violations = 0
[04/13 15:26:37     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.39 (MB), peak = 1144.27 (MB)
[04/13 15:26:37     92s] #CELL_VIEW ProcDpathAluWrapper,init has no DRC violation.
[04/13 15:26:37     92s] #Total number of DRC violations = 0
[04/13 15:26:37     92s] #Post Route wire spread is done.
[04/13 15:26:37     92s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/13 15:26:37     92s] #Total number of nets with non-default rule or having extra spacing = 5
[04/13 15:26:37     92s] #Total wire length = 27087 um.
[04/13 15:26:37     92s] #Total half perimeter of net bounding box = 20002 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal1 = 679 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal2 = 6714 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal3 = 11483 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal4 = 3440 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal5 = 3571 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal6 = 635 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal7 = 63 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal8 = 359 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal9 = 142 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal10 = 0 um.
[04/13 15:26:37     92s] #Total number of vias = 12546
[04/13 15:26:37     92s] #Up-Via Summary (total 12546):
[04/13 15:26:37     92s] #           
[04/13 15:26:37     92s] #-----------------------
[04/13 15:26:37     92s] # metal1           5690
[04/13 15:26:37     92s] # metal2           4709
[04/13 15:26:37     92s] # metal3           1406
[04/13 15:26:37     92s] # metal4            511
[04/13 15:26:37     92s] # metal5            140
[04/13 15:26:37     92s] # metal6             39
[04/13 15:26:37     92s] # metal7             41
[04/13 15:26:37     92s] # metal8             10
[04/13 15:26:37     92s] #-----------------------
[04/13 15:26:37     92s] #                 12546 
[04/13 15:26:37     92s] #
[04/13 15:26:37     92s] ### Time Record (DB Export) is installed.
[04/13 15:26:37     92s] ### export design design signature (44): route=1278550803 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=602671489 dirty_area=0 del_dirty_area=0 cell=2034865855 placement=2071045627 pin_access=1609205096 halo=1555710083
[04/13 15:26:37     92s] ### Time Record (DB Export) is uninstalled.
[04/13 15:26:37     92s] ### Time Record (Post Callback) is installed.
[04/13 15:26:37     92s] ### Time Record (Post Callback) is uninstalled.
[04/13 15:26:37     92s] #
[04/13 15:26:37     92s] #detailRoute statistics:
[04/13 15:26:37     92s] #Cpu time = 00:00:01
[04/13 15:26:37     92s] #Elapsed time = 00:00:01
[04/13 15:26:37     92s] #Increased memory = -3.34 (MB)
[04/13 15:26:37     92s] #Total memory = 1024.66 (MB)
[04/13 15:26:37     92s] #Peak memory = 1144.27 (MB)
[04/13 15:26:37     92s] #Number of warnings = 0
[04/13 15:26:37     92s] #Total number of warnings = 6
[04/13 15:26:37     92s] #Number of fails = 0
[04/13 15:26:37     92s] #Total number of fails = 0
[04/13 15:26:37     92s] #Complete detailRoute on Thu Apr 13 15:26:37 2023
[04/13 15:26:37     92s] #
[04/13 15:26:37     92s] ### import design signature (45): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1609205096 halo=0
[04/13 15:26:37     92s] ### Time Record (detailRoute) is uninstalled.
[04/13 15:26:37     92s] % End detailRoute (date=04/13 15:26:37, total cpu=0:00:00.6, real=0:00:01.0, peak res=1028.0M, current mem=1023.8M)
[04/13 15:26:37     92s] #Default setup view is reset to analysis_default.
[04/13 15:26:37     92s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1023.76 (MB), peak = 1144.27 (MB)
[04/13 15:26:37     92s] *** Message Summary: 0 warning(s), 0 error(s)
[04/13 15:26:37     92s] 
[04/13 15:26:37     92s] ### Time Record (routeDesign) is uninstalled.
[04/13 15:26:37     92s] ### 
[04/13 15:26:37     92s] ###   Scalability Statistics
[04/13 15:26:37     92s] ### 
[04/13 15:26:37     92s] ### --------------------------------+----------------+----------------+----------------+
[04/13 15:26:37     92s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/13 15:26:37     92s] ### --------------------------------+----------------+----------------+----------------+
[04/13 15:26:37     92s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:37     92s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:37     92s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:37     92s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:37     92s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:37     92s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:37     92s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:37     92s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:37     92s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[04/13 15:26:37     92s] ### --------------------------------+----------------+----------------+----------------+
[04/13 15:26:37     92s] ### 
[04/13 15:26:37     92s] #% End routeDesign (date=04/13 15:26:37, total cpu=0:00:00.7, real=0:00:01.0, peak res=1028.0M, current mem=1023.8M)
[04/13 15:26:37     92s] # setNanoRouteMode -droutePostRouteSpreadWire false
<CMD> setNanoRouteMode -droutePostRouteSpreadWire false
[04/13 15:26:37     92s] # setExtractRCMode -engine postRoute -effortLevel low
<CMD> setExtractRCMode -engine postRoute -effortLevel low
[04/13 15:26:37     92s] # setNanoRouteMode -drouteStartIteration  0
<CMD> setNanoRouteMode -drouteStartIteration 0
[04/13 15:26:37     92s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/13 15:26:37     92s] # setNanoRouteMode -drouteEndIteration    0
<CMD> setNanoRouteMode -drouteEndIteration 0
[04/13 15:26:37     92s] # detailRoute
<CMD> detailRoute
[04/13 15:26:37     92s] #% Begin detailRoute (date=04/13 15:26:37, mem=1023.8M)
[04/13 15:26:37     92s] 
[04/13 15:26:37     92s] detailRoute
[04/13 15:26:37     92s] 
[04/13 15:26:37     92s] ### Time Record (detailRoute) is installed.
[04/13 15:26:37     92s] #Start detailRoute on Thu Apr 13 15:26:37 2023
[04/13 15:26:37     92s] #
[04/13 15:26:37     92s] ### Time Record (Pre Callback) is installed.
[04/13 15:26:37     92s] ### Time Record (Pre Callback) is uninstalled.
[04/13 15:26:37     92s] ### Time Record (DB Import) is installed.
[04/13 15:26:37     92s] ### Time Record (Timing Data Generation) is installed.
[04/13 15:26:37     92s] ### Time Record (Timing Data Generation) is uninstalled.
[04/13 15:26:37     92s] ### Net info: total nets: 1689
[04/13 15:26:37     92s] ### Net info: dirty nets: 0
[04/13 15:26:37     92s] ### Net info: marked as disconnected nets: 0
[04/13 15:26:37     92s] #num needed restored net=0
[04/13 15:26:37     92s] #need_extraction net=0 (total=1689)
[04/13 15:26:37     92s] ### Net info: fully routed nets: 1650
[04/13 15:26:37     92s] ### Net info: trivial (< 2 pins) nets: 39
[04/13 15:26:37     92s] ### Net info: unrouted nets: 0
[04/13 15:26:37     92s] ### Net info: re-extraction nets: 0
[04/13 15:26:37     92s] ### Net info: ignored nets: 0
[04/13 15:26:37     92s] ### Net info: skip routing nets: 0
[04/13 15:26:37     92s] ### import design signature (46): route=389543703 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=2141148936 dirty_area=0 del_dirty_area=0 cell=2034865855 placement=2071045627 pin_access=1609205096 halo=0
[04/13 15:26:37     92s] ### Time Record (DB Import) is uninstalled.
[04/13 15:26:37     92s] #NanoRoute Version 20.12-s088_1 NR201104-1900/20_12-UB
[04/13 15:26:37     92s] #RTESIG:78da85d14f4bc330140070cf7e8a47b643854ddfcb9aa4394ed8b5ca98bb8e68d3ae90b5
[04/13 15:26:37     92s] #       d0a488dfde2822285df3aeefc7fbbb581e777b601cef89af3d16c589a0dc7324c27c4d1a
[04/13 15:26:37     92s] #       f181e329a65e1ed9ed62f9f47ce05c0142d676c1367658c1e8ed00de86d076cddd0f5104
[04/13 15:26:37     92s] #       b571de42f6daf76e05d547672eed1b54b636a30bffb8100ac230feea898a9234b0ef920c
[04/13 15:26:37     92s] #       321f86989976420073fdfbbc2ab4fa3bdf84a11c3550bc0a7e0564b5eb4db82237796a7e
[04/13 15:26:37     92s] #       1228d22d65446c5b1e7665b99ddf80a496c07c305d65862a5adb8d976b52013bb7cd7956
[04/13 15:26:37     92s] #       158a2777d0a2481ba9d24661fa165a6d521fbff904927bd3be
[04/13 15:26:37     92s] #
[04/13 15:26:37     92s] ### Time Record (Data Preparation) is installed.
[04/13 15:26:37     92s] #Start routing data preparation on Thu Apr 13 15:26:37 2023
[04/13 15:26:37     92s] #
[04/13 15:26:37     92s] #Minimum voltage of a net in the design = 0.000.
[04/13 15:26:37     92s] #Maximum voltage of a net in the design = 1.100.
[04/13 15:26:37     92s] #Voltage range [0.000 - 1.100] has 1685 nets.
[04/13 15:26:37     92s] #Voltage range [1.100 - 1.100] has 2 nets.
[04/13 15:26:37     92s] #Voltage range [0.000 - 0.000] has 2 nets.
[04/13 15:26:37     92s] ### Time Record (Cell Pin Access) is installed.
[04/13 15:26:37     92s] #Initial pin access analysis.
[04/13 15:26:37     92s] #Detail pin access analysis.
[04/13 15:26:37     92s] ### Time Record (Cell Pin Access) is uninstalled.
[04/13 15:26:37     92s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[04/13 15:26:37     92s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[04/13 15:26:37     92s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[04/13 15:26:37     92s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/13 15:26:37     92s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/13 15:26:37     92s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[04/13 15:26:37     92s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/13 15:26:37     92s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[04/13 15:26:37     92s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[04/13 15:26:37     92s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[04/13 15:26:37     92s] #Monitoring time of adding inner blkg by smac
[04/13 15:26:37     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.70 (MB), peak = 1144.27 (MB)
[04/13 15:26:37     92s] #Regenerating Ggrids automatically.
[04/13 15:26:37     92s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[04/13 15:26:37     92s] #Using automatically generated G-grids.
[04/13 15:26:37     92s] #Done routing data preparation.
[04/13 15:26:37     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1030.82 (MB), peak = 1144.27 (MB)
[04/13 15:26:37     92s] ### Time Record (Data Preparation) is uninstalled.
[04/13 15:26:37     92s] ### Time Record (Detail Routing) is installed.
[04/13 15:26:37     92s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[04/13 15:26:37     92s] #
[04/13 15:26:37     92s] #Start Detail Routing..
[04/13 15:26:37     92s] #start initial detail routing ...
[04/13 15:26:37     92s] ### Design has 0 dirty nets, has valid drcs
[04/13 15:26:37     92s] #   number of violations = 0
[04/13 15:26:37     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.93 (MB), peak = 1144.27 (MB)
[04/13 15:26:37     92s] #Complete Detail Routing.
[04/13 15:26:37     92s] #Total number of nets with non-default rule or having extra spacing = 5
[04/13 15:26:37     92s] #Total wire length = 27087 um.
[04/13 15:26:37     92s] #Total half perimeter of net bounding box = 20002 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal1 = 679 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal2 = 6714 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal3 = 11483 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal4 = 3440 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal5 = 3571 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal6 = 635 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal7 = 63 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal8 = 359 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal9 = 142 um.
[04/13 15:26:37     92s] #Total wire length on LAYER metal10 = 0 um.
[04/13 15:26:37     92s] #Total number of vias = 12546
[04/13 15:26:37     92s] #Up-Via Summary (total 12546):
[04/13 15:26:37     92s] #           
[04/13 15:26:37     92s] #-----------------------
[04/13 15:26:37     92s] # metal1           5690
[04/13 15:26:37     92s] # metal2           4709
[04/13 15:26:37     92s] # metal3           1406
[04/13 15:26:37     92s] # metal4            511
[04/13 15:26:37     92s] # metal5            140
[04/13 15:26:37     92s] # metal6             39
[04/13 15:26:37     92s] # metal7             41
[04/13 15:26:37     92s] # metal8             10
[04/13 15:26:37     92s] #-----------------------
[04/13 15:26:37     92s] #                 12546 
[04/13 15:26:37     92s] #
[04/13 15:26:37     92s] #Total number of DRC violations = 0
[04/13 15:26:37     92s] ### Time Record (Detail Routing) is uninstalled.
[04/13 15:26:37     92s] #Cpu time = 00:00:00
[04/13 15:26:37     92s] #Elapsed time = 00:00:00
[04/13 15:26:37     92s] #Increased memory = 5.94 (MB)
[04/13 15:26:37     92s] #Total memory = 1030.80 (MB)
[04/13 15:26:37     92s] #Peak memory = 1144.27 (MB)
[04/13 15:26:37     92s] ### detail_route design signature (51): route=1328407599 flt_obj=0 vio=1905142130 shield_wire=1
[04/13 15:26:37     92s] ### Time Record (DB Export) is installed.
[04/13 15:26:37     92s] ### export design design signature (52): route=1328407599 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=941057293 dirty_area=0 del_dirty_area=0 cell=2034865855 placement=2071045627 pin_access=1609205096 halo=1555710083
[04/13 15:26:37     92s] ### Time Record (DB Export) is uninstalled.
[04/13 15:26:37     92s] ### Time Record (Post Callback) is installed.
[04/13 15:26:37     92s] ### Time Record (Post Callback) is uninstalled.
[04/13 15:26:37     92s] #
[04/13 15:26:37     92s] #detailRoute statistics:
[04/13 15:26:37     92s] #Cpu time = 00:00:00
[04/13 15:26:37     92s] #Elapsed time = 00:00:00
[04/13 15:26:37     92s] #Increased memory = 4.42 (MB)
[04/13 15:26:37     92s] #Total memory = 1028.18 (MB)
[04/13 15:26:37     92s] #Peak memory = 1144.27 (MB)
[04/13 15:26:37     92s] #Number of warnings = 0
[04/13 15:26:37     92s] #Total number of warnings = 6
[04/13 15:26:37     92s] #Number of fails = 0
[04/13 15:26:37     92s] #Total number of fails = 0
[04/13 15:26:37     92s] #Complete detailRoute on Thu Apr 13 15:26:37 2023
[04/13 15:26:37     92s] #
[04/13 15:26:37     92s] ### import design signature (53): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1609205096 halo=0
[04/13 15:26:37     92s] ### Time Record (detailRoute) is uninstalled.
[04/13 15:26:37     92s] ### 
[04/13 15:26:37     92s] ###   Scalability Statistics
[04/13 15:26:37     92s] ### 
[04/13 15:26:37     92s] ### --------------------------------+----------------+----------------+----------------+
[04/13 15:26:37     92s] ###   detailRoute                   |        cpu time|    elapsed time|     scalability|
[04/13 15:26:37     92s] ### --------------------------------+----------------+----------------+----------------+
[04/13 15:26:37     92s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:37     92s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:37     92s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:37     92s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:37     92s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:37     92s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:37     92s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:37     92s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:37     92s] ###   Entire Command                |        00:00:00|        00:00:00|             1.0|
[04/13 15:26:37     92s] ### --------------------------------+----------------+----------------+----------------+
[04/13 15:26:37     92s] ### 
[04/13 15:26:37     92s] #% End detailRoute (date=04/13 15:26:37, total cpu=0:00:00.4, real=0:00:00.0, peak res=1027.6M, current mem=1027.6M)
[04/13 15:26:37     92s] # setNanoRouteMode -drouteStartIteration  default
<CMD> setNanoRouteMode -drouteStartIteration default
[04/13 15:26:37     92s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/13 15:26:37     92s] # setNanoRouteMode -drouteEndIteration    default
<CMD> setNanoRouteMode -drouteEndIteration default
[04/13 15:26:37     92s] # if {$env(hold_slack)!="undefined"} {
  if {$env(setup_slack)!="undefined"} {
    optDesign -postRoute -hold -outDir ./reports -prefix postRoute_hold
  }
}
[04/13 15:26:37     92s] ### End verbose source output for 'scripts/main.tcl'.
[04/13 15:26:37     92s] <CMD> getVersion
[04/13 15:26:37     92s] <CMD> saveDesign ./checkpoints/design.checkpoint/save.enc -user_path
[04/13 15:26:37     92s] #% Begin save design ... (date=04/13 15:26:37, mem=1027.8M)
[04/13 15:26:37     93s] % Begin Save ccopt configuration ... (date=04/13 15:26:37, mem=1030.8M)
[04/13 15:26:37     93s] % End Save ccopt configuration ... (date=04/13 15:26:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1031.6M, current mem=1031.6M)
[04/13 15:26:37     93s] % Begin Save netlist data ... (date=04/13 15:26:37, mem=1031.6M)
[04/13 15:26:37     93s] Writing Binary DB to ./checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.v.bin in single-threaded mode...
[04/13 15:26:37     93s] % End Save netlist data ... (date=04/13 15:26:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1032.0M, current mem=1032.0M)
[04/13 15:26:37     93s] Saving symbol-table file ...
[04/13 15:26:38     93s] Saving congestion map file ./checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.route.congmap.gz ...
[04/13 15:26:38     93s] % Begin Save AAE data ... (date=04/13 15:26:38, mem=1032.6M)
[04/13 15:26:38     93s] Saving AAE Data ...
[04/13 15:26:38     93s] AAE DB initialization (MEM=1816.73 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/13 15:26:38     93s] % End Save AAE data ... (date=04/13 15:26:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1033.1M, current mem=1033.1M)
[04/13 15:26:38     93s] Saving preference file ./checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[04/13 15:26:38     93s] Saving mode setting ...
[04/13 15:26:38     93s] Saving global file ...
[04/13 15:26:38     93s] % Begin Save floorplan data ... (date=04/13 15:26:38, mem=1033.5M)
[04/13 15:26:38     93s] Saving floorplan file ...
[04/13 15:26:39     93s] % End Save floorplan data ... (date=04/13 15:26:38, total cpu=0:00:00.0, real=0:00:01.0, peak res=1033.8M, current mem=1033.8M)
[04/13 15:26:39     93s] Saving PG file ./checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.pg.gz, version#2, (Created by Innovus v20.12-s088_1 on Thu Apr 13 15:26:39 2023)
[04/13 15:26:39     93s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1817.3M) ***
[04/13 15:26:39     93s] Saving Drc markers ...
[04/13 15:26:39     93s] ... No Drc file written since there is no markers found.
[04/13 15:26:39     93s] % Begin Save placement data ... (date=04/13 15:26:39, mem=1033.9M)
[04/13 15:26:39     93s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/13 15:26:39     93s] Save Adaptive View Pruning View Names to Binary file
[04/13 15:26:39     93s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1820.3M) ***
[04/13 15:26:39     93s] % End Save placement data ... (date=04/13 15:26:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1033.9M, current mem=1033.9M)
[04/13 15:26:39     93s] % Begin Save routing data ... (date=04/13 15:26:39, mem=1033.9M)
[04/13 15:26:39     93s] Saving route file ...
[04/13 15:26:39     93s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1817.3M) ***
[04/13 15:26:39     93s] % End Save routing data ... (date=04/13 15:26:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1034.1M, current mem=1034.1M)
[04/13 15:26:39     93s] Saving property file ./checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.prop
[04/13 15:26:39     93s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1820.3M) ***
[04/13 15:26:39     93s] #Saving pin access data to file ./checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.apa ...
[04/13 15:26:39     93s] #
[04/13 15:26:39     93s] % Begin Save power constraints data ... (date=04/13 15:26:39, mem=1034.6M)
[04/13 15:26:40     93s] % End Save power constraints data ... (date=04/13 15:26:39, total cpu=0:00:00.0, real=0:00:01.0, peak res=1034.6M, current mem=1034.6M)
[04/13 15:26:40     93s] Generated self-contained design save.enc.dat
[04/13 15:26:40     93s] #% End save design ... (date=04/13 15:26:40, total cpu=0:00:00.9, real=0:00:03.0, peak res=1038.3M, current mem=1038.3M)
[04/13 15:26:40     93s] *** Message Summary: 0 warning(s), 0 error(s)
[04/13 15:26:40     93s] 
[04/13 15:26:40     93s] 
[04/13 15:26:40     93s] *** Memory Usage v#1 (Current mem = 1829.375M, initial mem = 397.527M) ***
[04/13 15:26:40     93s] 
[04/13 15:26:40     93s] *** Summary of all messages that are not suppressed in this session:
[04/13 15:26:40     93s] Severity  ID               Count  Summary                                  
[04/13 15:26:40     93s] WARNING   IMPDB-2148           3  %sterm '%s' of %sinstance '%s' is tied t...
[04/13 15:26:40     93s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/13 15:26:40     93s] WARNING   IMPSP-9532           3  Skipping assigning placement activity po...
[04/13 15:26:40     93s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[04/13 15:26:40     93s] WARNING   IMPOPT-3602          5  The specified path group name %s is not ...
[04/13 15:26:40     93s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[04/13 15:26:40     93s] WARNING   IMPOPT-7233          1  Resetting setDelayCalMode -SIAware in pr...
[04/13 15:26:40     93s] WARNING   IMPOPT-665         110  %s : Net has unplaced terms or is connec...
[04/13 15:26:40     93s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[04/13 15:26:40     93s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[04/13 15:26:40     93s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[04/13 15:26:40     93s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[04/13 15:26:40     93s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[04/13 15:26:40     93s] WARNING   IMPREPO-217          1  There are %d TieHi/Lo term nets not conn...
[04/13 15:26:40     93s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[04/13 15:26:40     93s] WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
[04/13 15:26:40     93s] *** Message Summary: 139 warning(s), 0 error(s)
[04/13 15:26:40     93s] 
[04/13 15:26:40     93s] --- Ending "Innovus" (totcpu=0:01:34, real=0:01:44, mem=1829.4M) ---
