;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ -26, @18
	SUB 12, @10
	SLT 262, 40
	SLT 262, 40
	SLT 262, 40
	MOV -7, <-20
	DJN -1, -28
	CMP -100, -110
	DJN -1, -28
	ADD 10, 11
	SUB @81, @2
	ADD 10, 11
	JMZ -26, @10
	SLT 12, @10
	SUB 12, @10
	SUB @121, 100
	SUB -742, @-915
	ADD 10, 11
	ADD 10, 11
	SUB -1, -28
	ADD 271, <60
	SUB 2, 1
	SUB -207, <-130
	SUB 1, <-1
	SUB 12, @10
	JMP -817, @20
	SUB 2, 1
	CMP #12, @200
	JMP -817, @20
	SUB 121, 101
	ADD 271, <60
	JMP -817, @20
	MOV -7, <-20
	SUB @27, @106
	SUB @81, @2
	SUB <-127, 100
	JMP -817, @20
	SUB <-127, 100
	MOV -7, <-20
	SLT 121, 0
	ADD 210, 30
	ADD 210, 30
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
