Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec 16 18:15:41 2023
| Host         : HU-DOPX-COM09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topLevelProject_control_sets_placed.rpt
| Design       : topLevelProject
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            8 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              24 |           18 |
| Yes          | No                    | No                     |              76 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+---------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal        |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------+---------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                             |                     |                1 |              2 |         2.00 |
|  clk_d_BUFG    |                             | reset_IBUF          |                2 |              6 |         3.00 |
|  clk_d_BUFG    |                             |                     |                7 |              8 |         1.14 |
|  clk_d_BUFG    | b1/h_count_reg[9]_0         |                     |                3 |             10 |         3.33 |
|  clk_d_BUFG    | b1/trig_v_reg_0[0]          | b1/SR[0]            |                4 |             10 |         2.50 |
|  clk_d_BUFG    | b1/address_five             |                     |                5 |             13 |         2.60 |
|  clk_d_BUFG    | BALLS/t1/i6/address_four    |                     |                4 |             13 |         3.25 |
|  clk_d_BUFG    | BALLS/t1/i6/detection_reg_2 |                     |                4 |             13 |         3.25 |
|  clk_d_BUFG    | BALLS/t1/i6/detection_reg_3 |                     |                5 |             13 |         2.60 |
|  clk_d_BUFG    | b1/E[0]                     |                     |                8 |             14 |         1.75 |
|  clk_d_BUFG    |                             | b1/h_count_reg[8]_0 |               18 |             24 |         1.33 |
+----------------+-----------------------------+---------------------+------------------+----------------+--------------+


