09:57:21 INFO  : Registering command handlers for SDK TCF services
09:57:23 INFO  : Launching XSCT server: xsct -n -interactive /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/temp_xsdb_launch_script.tcl
09:57:24 INFO  : XSCT server has started successfully.
09:57:24 INFO  : Successfully done setting XSCT server connection channel  
09:57:24 INFO  : Successfully done setting SDK workspace  
09:57:24 INFO  : Processing command line option -hwspec /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf.
11:45:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1612410322000,  Project:1612403604000
11:45:33 INFO  : Project TOP_hw_platform_0's source hardware specification located at /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:45:34 INFO  : Copied contents of /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf into /TOP_hw_platform_0/system.hdf.
11:45:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:45:38 INFO  : 
11:45:38 INFO  : Updating hardware inferred compiler options for fsbl.
11:45:38 INFO  : Clearing existing target manager status.
11:45:38 WARN  : Given IPC port value is invalid. Using default port 2350
11:45:38 WARN  : Given XMD timeout value is invalid. Using default value of 50000
11:45:40 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
11:45:40 INFO  : Closing and re-opening the MSS file of ther project fsbl_bsp
11:45:41 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:45:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:19:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1612415615000,  Project:1612410322000
13:19:55 INFO  : Project TOP_hw_platform_0's source hardware specification located at /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:19:56 INFO  : Copied contents of /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf into /TOP_hw_platform_0/system.hdf.
13:19:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:19:59 INFO  : 
13:20:00 INFO  : Updating hardware inferred compiler options for fsbl.
13:20:03 INFO  : Clearing existing target manager status.
13:20:03 INFO  : Closing and re-opening the MSS file of ther project fsbl_bsp
13:20:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:20:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:20:34 INFO  : Example project fsbl_bsp_xgpio_example_1 has been created successfully.
13:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854792' is selected.
13:21:51 INFO  : 'jtag frequency' command is executed.
13:21:51 INFO  : Sourcing of '/home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/ps7_init.tcl' is done.
13:21:51 INFO  : Context for 'APU' is selected.
13:21:51 INFO  : System reset is completed.
13:21:54 INFO  : 'after 3000' command is executed.
13:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854792" && level==0} -index 1' command is executed.
13:22:06 INFO  : FPGA configured successfully with bitstream "/home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/TOP.bit"
13:22:06 INFO  : Context for 'APU' is selected.
13:22:06 INFO  : Hardware design information is loaded from '/home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/system.hdf'.
13:22:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:06 INFO  : Context for 'APU' is selected.
13:22:06 INFO  : 'ps7_init' command is executed.
13:22:06 INFO  : 'ps7_post_config' command is executed.
13:22:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:06 INFO  : The application '/home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/fsbl_bsp_xgpio_example_1/Debug/fsbl_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854792"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854792" && level==0} -index 1
fpga -file /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/TOP.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854792"} -index 0
loadhw -hw /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854792"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854792"} -index 0
dow /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/fsbl_bsp_xgpio_example_1/Debug/fsbl_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:06 INFO  : Memory regions updated for context APU
13:22:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:06 INFO  : 'con' command is executed.
13:22:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854792"} -index 0
con
----------------End of Script----------------

13:22:06 INFO  : Launch script is exported to file '/home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fsbl_bsp_xgpio_example_1.elf_on_local.tcl'
13:22:58 INFO  : Disconnected from the channel tcfchan#1.
13:22:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854792' is selected.
13:23:00 INFO  : 'jtag frequency' command is executed.
13:23:00 INFO  : Sourcing of '/home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/ps7_init.tcl' is done.
13:23:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854792" && level==0} -index 1' command is executed.
13:23:14 INFO  : FPGA configured successfully with bitstream "/home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/TOP.bit"
13:23:14 INFO  : Context for 'APU' is selected.
13:23:14 INFO  : Hardware design information is loaded from '/home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/system.hdf'.
13:23:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:14 INFO  : Context for 'APU' is selected.
13:23:14 INFO  : 'stop' command is executed.
13:23:14 INFO  : 'ps7_init' command is executed.
13:23:14 INFO  : 'ps7_post_config' command is executed.
13:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:14 INFO  : The application '/home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/fsbl_bsp_xgpio_example_1/Debug/fsbl_bsp_xgpio_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854792" && level==0} -index 1
fpga -file /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/TOP.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854792"} -index 0
loadhw -hw /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854792"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854792"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854792"} -index 0
dow /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/fsbl_bsp_xgpio_example_1/Debug/fsbl_bsp_xgpio_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:14 INFO  : Memory regions updated for context APU
13:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:14 INFO  : 'con' command is executed.
13:23:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854792"} -index 0
con
----------------End of Script----------------

13:23:14 INFO  : Launch script is exported to file '/home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_fsbl_bsp_xgpio_example_1.elf_on_local.tcl'
13:23:55 INFO  : Disconnected from the channel tcfchan#2.
13:23:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:56 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854792' is selected.
13:23:56 INFO  : 'jtag frequency' command is executed.
13:23:56 INFO  : Sourcing of '/home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/ps7_init.tcl' is done.
13:23:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854792" && level==0} -index 1' command is executed.
13:24:10 INFO  : FPGA configured successfully with bitstream "/home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/TOP.bit"
13:24:10 INFO  : Context for 'APU' is selected.
13:24:10 INFO  : Hardware design information is loaded from '/home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/system.hdf'.
13:24:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:10 INFO  : Context for 'APU' is selected.
13:24:11 INFO  : 'stop' command is executed.
13:24:14 ERROR : Memory write error at 0xF8F00208. APB AP transaction error, DAP status f0000021
13:24:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854792" && level==0} -index 1
fpga -file /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/TOP.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854792"} -index 0
loadhw -hw /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854792"} -index 0
stop
ps7_init
----------------End of Script----------------

13:24:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854792" && level==0} -index 1' command is executed.
13:24:39 INFO  : 'fpga -state' command is executed.
13:24:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210249854792' is selected.
13:24:39 INFO  : 'jtag frequency' command is executed.
13:24:39 INFO  : Sourcing of '/home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/ps7_init.tcl' is done.
13:24:39 INFO  : Context for 'APU' is selected.
13:24:39 INFO  : Hardware design information is loaded from '/home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/system.hdf'.
13:24:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:39 INFO  : Context for 'APU' is selected.
13:24:39 INFO  : 'stop' command is executed.
13:24:39 ERROR : AP transaction error, DAP status f0000021
13:24:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854792"} -index 0
loadhw -hw /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210249854792"} -index 0
stop
ps7_init
----------------End of Script----------------

13:42:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1612416929000,  Project:1612415615000
13:42:28 INFO  : Project TOP_hw_platform_0's source hardware specification located at /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:42:32 INFO  : Copied contents of /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf into /TOP_hw_platform_0/system.hdf.
13:42:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:42:35 INFO  : 
13:42:36 INFO  : Updating hardware inferred compiler options for fsbl.
13:42:37 INFO  : Updating hardware inferred compiler options for fsbl_bsp_xgpio_example_1.
13:42:37 INFO  : Clearing existing target manager status.
13:42:37 INFO  : Closing and re-opening the MSS file of ther project fsbl_bsp
13:42:37 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:42:39 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:16:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1612419255000,  Project:1612416929000
14:16:46 INFO  : Project TOP_hw_platform_0's source hardware specification located at /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:16:48 INFO  : Copied contents of /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf into /TOP_hw_platform_0/system.hdf.
14:16:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:16:51 INFO  : 
14:16:52 INFO  : Updating hardware inferred compiler options for fsbl.
14:16:52 INFO  : Updating hardware inferred compiler options for fsbl_bsp_xgpio_example_1.
14:16:52 INFO  : Clearing existing target manager status.
14:16:52 INFO  : Closing and re-opening the MSS file of ther project fsbl_bsp
14:16:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:16:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:50:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1612421384000,  Project:1612419255000
14:50:42 INFO  : Project TOP_hw_platform_0's source hardware specification located at /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:50:43 INFO  : Copied contents of /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf into /TOP_hw_platform_0/system.hdf.
14:50:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:50:47 INFO  : 
14:50:48 INFO  : Updating hardware inferred compiler options for fsbl.
14:50:49 INFO  : Updating hardware inferred compiler options for fsbl_bsp_xgpio_example_1.
14:50:49 INFO  : Clearing existing target manager status.
14:50:49 INFO  : Closing and re-opening the MSS file of ther project fsbl_bsp
14:50:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:50:51 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:34:54 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:37:18 INFO  : Launching XSCT server: xsct -n -interactive /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/temp_xsdb_launch_script.tcl
14:37:19 INFO  : XSCT server has started successfully.
14:37:19 INFO  : Successfully done setting XSCT server connection channel  
14:37:21 INFO  : Successfully done setting SDK workspace  
14:37:22 INFO  : Registering command handlers for SDK TCF services
14:37:22 INFO  : Processing command line option -hwspec /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf.
14:37:23 INFO  : Checking for hwspec changes in the project TOP_hw_platform_0.
14:37:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1612593369000,  Project:1612421384000
14:37:32 INFO  : Project TOP_hw_platform_0's source hardware specification located at /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:37:34 INFO  : Copied contents of /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf into /TOP_hw_platform_0/system.hdf.
14:37:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:37:39 INFO  : 
14:37:39 INFO  : Updating hardware inferred compiler options for fsbl.
14:37:40 INFO  : Updating hardware inferred compiler options for fsbl_bsp_xgpio_example_1.
14:37:40 INFO  : Clearing existing target manager status.
14:37:40 WARN  : Given IPC port value is invalid. Using default port 2350
14:37:40 WARN  : Given XMD timeout value is invalid. Using default value of 50000
14:37:43 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
14:59:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1612594164000,  Project:1612593369000
14:59:32 INFO  : Project TOP_hw_platform_0's source hardware specification located at /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:59:33 INFO  : Copied contents of /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf into /TOP_hw_platform_0/system.hdf.
14:59:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:59:36 INFO  : 
14:59:37 INFO  : Updating hardware inferred compiler options for fsbl.
14:59:37 INFO  : Updating hardware inferred compiler options for fsbl_bsp_xgpio_example_1.
14:59:38 INFO  : Clearing existing target manager status.
15:42:39 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:52:49 INFO  : Registering command handlers for SDK TCF services
15:52:50 INFO  : Launching XSCT server: xsct -n -interactive /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/temp_xsdb_launch_script.tcl
15:52:51 INFO  : XSCT server has started successfully.
15:52:51 INFO  : Successfully done setting XSCT server connection channel  
15:52:51 INFO  : Successfully done setting SDK workspace  
15:52:51 INFO  : Processing command line option -hwspec /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf.
15:52:51 INFO  : Checking for hwspec changes in the project TOP_hw_platform_0.
15:53:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1612597956000,  Project:1612594164000
15:53:01 INFO  : Project TOP_hw_platform_0's source hardware specification located at /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:53:02 INFO  : Copied contents of /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf into /TOP_hw_platform_0/system.hdf.
15:53:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:53:06 INFO  : 
15:53:06 INFO  : Updating hardware inferred compiler options for fsbl.
15:53:07 INFO  : Updating hardware inferred compiler options for fsbl_bsp_xgpio_example_1.
15:53:07 INFO  : Clearing existing target manager status.
15:53:07 WARN  : Given IPC port value is invalid. Using default port 2350
15:53:07 WARN  : Given XMD timeout value is invalid. Using default value of 50000
15:53:09 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
16:53:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1612601525000,  Project:1612597956000
16:53:23 INFO  : Project TOP_hw_platform_0's source hardware specification located at /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:53:25 INFO  : Copied contents of /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf into /TOP_hw_platform_0/system.hdf.
16:53:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:53:28 INFO  : 
16:53:28 INFO  : Updating hardware inferred compiler options for fsbl.
16:53:29 INFO  : Updating hardware inferred compiler options for fsbl_bsp_xgpio_example_1.
16:53:29 INFO  : Clearing existing target manager status.
17:23:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1612603367000,  Project:1612601525000
17:23:14 INFO  : Project TOP_hw_platform_0's source hardware specification located at /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:23:15 INFO  : Copied contents of /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf into /TOP_hw_platform_0/system.hdf.
17:23:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:23:18 INFO  : 
17:23:19 INFO  : Updating hardware inferred compiler options for fsbl.
17:23:20 INFO  : Updating hardware inferred compiler options for fsbl_bsp_xgpio_example_1.
17:23:20 INFO  : Clearing existing target manager status.
14:16:07 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:46:38 INFO  : Registering command handlers for SDK TCF services
14:46:39 INFO  : Launching XSCT server: xsct -n -interactive /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/temp_xsdb_launch_script.tcl
14:46:40 INFO  : XSCT server has started successfully.
14:46:40 INFO  : Successfully done setting XSCT server connection channel  
14:46:40 INFO  : Successfully done setting SDK workspace  
14:46:40 INFO  : Processing command line option -hwspec /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf.
14:46:41 INFO  : Checking for hwspec changes in the project TOP_hw_platform_0.
14:46:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1612765872000,  Project:1612603367000
14:46:56 INFO  : Project TOP_hw_platform_0's source hardware specification located at /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:46:57 INFO  : Copied contents of /home/xyh/NFS_Alinx/VivadoProjects/CCD231-debug-2021-01-26/CCD231-debug-2021-01-26.sdk/TOP.hdf into /TOP_hw_platform_0/system.hdf.
14:47:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:47:01 INFO  : 
14:47:01 INFO  : Updating hardware inferred compiler options for fsbl.
14:47:02 INFO  : Updating hardware inferred compiler options for fsbl_bsp_xgpio_example_1.
14:47:02 INFO  : Clearing existing target manager status.
14:47:02 WARN  : Given IPC port value is invalid. Using default port 2350
14:47:02 WARN  : Given XMD timeout value is invalid. Using default value of 50000
14:47:04 WARN  : Given XMD transaction timeout value is invalid. Using default value of 60000 milli seconds
