

================================================================
== Vivado HLS Report for 'digitrec_knn_vote'
================================================================
* Date:           Fri Jun 18 23:26:15 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.55|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 6.62ns
ST_1: p_read_8 [1/1] 0.00ns
._crit_edge.0:7  %p_read_8 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read2)

ST_1: p_read_9 [1/1] 0.00ns
._crit_edge.0:8  %p_read_9 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read1)

ST_1: p_read_10 [1/1] 0.00ns
._crit_edge.0:9  %p_read_10 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read)

ST_1: tmp_3_1 [1/1] 1.94ns
._crit_edge.0:10  %tmp_3_1 = icmp ult i6 %p_read_9, %p_read_10

ST_1: tmp_2_min_1_v [1/1] 1.37ns
._crit_edge.0:12  %tmp_2_min_1_v = select i1 %tmp_3_1, i6 %p_read_9, i6 %p_read_10

ST_1: tmp_3_2 [1/1] 1.94ns
._crit_edge.0:13  %tmp_3_2 = icmp ugt i6 %tmp_2_min_1_v, %p_read_8

ST_1: tmp_2_min_2_v [1/1] 1.37ns
._crit_edge.0:14  %tmp_2_min_2_v = select i1 %tmp_3_2, i6 %p_read_8, i6 %tmp_2_min_1_v


 <State 2>: 6.62ns
ST_2: p_read_6 [1/1] 0.00ns
._crit_edge.0:5  %p_read_6 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read4)

ST_2: p_read_7 [1/1] 0.00ns
._crit_edge.0:6  %p_read_7 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read3)

ST_2: tmp_3_3 [1/1] 1.94ns
._crit_edge.0:15  %tmp_3_3 = icmp ugt i6 %tmp_2_min_2_v, %p_read_7

ST_2: tmp_2_min_3_v [1/1] 1.37ns
._crit_edge.0:20  %tmp_2_min_3_v = select i1 %tmp_3_3, i6 %p_read_7, i6 %tmp_2_min_2_v

ST_2: tmp_3_4 [1/1] 1.94ns
._crit_edge.0:21  %tmp_3_4 = icmp ugt i6 %tmp_2_min_3_v, %p_read_6

ST_2: tmp_2_min_4_v [1/1] 1.37ns
._crit_edge.0:22  %tmp_2_min_4_v = select i1 %tmp_3_4, i6 %p_read_6, i6 %tmp_2_min_3_v


 <State 3>: 6.62ns
ST_3: p_read_4 [1/1] 0.00ns
._crit_edge.0:3  %p_read_4 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read6)

ST_3: p_read_5 [1/1] 0.00ns
._crit_edge.0:4  %p_read_5 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read5)

ST_3: agg_result_V_0_agg_result_V_s [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_1)
._crit_edge.0:11  %agg_result_V_0_agg_result_V_s = zext i1 %tmp_3_1 to i2

ST_3: agg_result_V_0_agg_result_V_02_2 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_1)
._crit_edge.0:16  %agg_result_V_0_agg_result_V_02_2 = select i1 %tmp_3_3, i2 -1, i2 -2

ST_3: tmp_8 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_1)
._crit_edge.0:17  %tmp_8 = or i1 %tmp_3_3, %tmp_3_2

ST_3: agg_result_V_0_agg_result_V_02_3 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_1)
._crit_edge.0:18  %agg_result_V_0_agg_result_V_02_3 = select i1 %tmp_8, i2 %agg_result_V_0_agg_result_V_02_2, i2 %agg_result_V_0_agg_result_V_s

ST_3: agg_result_V_0_agg_result_V_02_1 [1/1] 1.37ns (out node of the LUT)
._crit_edge.0:19  %agg_result_V_0_agg_result_V_02_1 = zext i2 %agg_result_V_0_agg_result_V_02_3 to i3

ST_3: tmp_3_5 [1/1] 1.94ns
._crit_edge.0:23  %tmp_3_5 = icmp ugt i6 %tmp_2_min_4_v, %p_read_5

ST_3: agg_result_V_0_agg_result_V_02_4 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_5)
._crit_edge.0:24  %agg_result_V_0_agg_result_V_02_4 = select i1 %tmp_3_5, i3 -3, i3 -4

ST_3: tmp_s [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_5)
._crit_edge.0:25  %tmp_s = or i1 %tmp_3_5, %tmp_3_4

ST_3: agg_result_V_0_agg_result_V_02_5 [1/1] 1.37ns (out node of the LUT)
._crit_edge.0:26  %agg_result_V_0_agg_result_V_02_5 = select i1 %tmp_s, i3 %agg_result_V_0_agg_result_V_02_4, i3 %agg_result_V_0_agg_result_V_02_1

ST_3: tmp_2_min_5_v [1/1] 1.37ns
._crit_edge.0:27  %tmp_2_min_5_v = select i1 %tmp_3_5, i6 %p_read_5, i6 %tmp_2_min_4_v

ST_3: tmp_3_6 [1/1] 1.94ns
._crit_edge.0:28  %tmp_3_6 = icmp ugt i6 %tmp_2_min_5_v, %p_read_4

ST_3: tmp_2_min_6_v [1/1] 1.37ns
._crit_edge.0:29  %tmp_2_min_6_v = select i1 %tmp_3_6, i6 %p_read_4, i6 %tmp_2_min_5_v


 <State 4>: 8.55ns
ST_4: p_read_1 [1/1] 0.00ns
._crit_edge.0:0  %p_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read9)

ST_4: p_read_2 [1/1] 0.00ns
._crit_edge.0:1  %p_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read8)

ST_4: p_read_3 [1/1] 0.00ns
._crit_edge.0:2  %p_read_3 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_read7)

ST_4: tmp_3_7 [1/1] 1.94ns
._crit_edge.0:30  %tmp_3_7 = icmp ugt i6 %tmp_2_min_6_v, %p_read_3

ST_4: agg_result_V_0_agg_result_V_02 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_6)
._crit_edge.0:31  %agg_result_V_0_agg_result_V_02 = select i1 %tmp_3_7, i3 -1, i3 -2

ST_4: tmp_1 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_6)
._crit_edge.0:32  %tmp_1 = or i1 %tmp_3_7, %tmp_3_6

ST_4: agg_result_V_0_agg_result_V_02_7 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_6)
._crit_edge.0:33  %agg_result_V_0_agg_result_V_02_7 = select i1 %tmp_1, i3 %agg_result_V_0_agg_result_V_02, i3 %agg_result_V_0_agg_result_V_02_5

ST_4: agg_result_V_0_agg_result_V_02_6 [1/1] 1.37ns (out node of the LUT)
._crit_edge.0:34  %agg_result_V_0_agg_result_V_02_6 = zext i3 %agg_result_V_0_agg_result_V_02_7 to i4

ST_4: tmp_2_min_7_v [1/1] 1.37ns
._crit_edge.0:35  %tmp_2_min_7_v = select i1 %tmp_3_7, i6 %p_read_3, i6 %tmp_2_min_6_v

ST_4: tmp_3_8 [1/1] 1.94ns
._crit_edge.0:36  %tmp_3_8 = icmp ugt i6 %tmp_2_min_7_v, %p_read_2

ST_4: tmp_2_min_8_v [1/1] 0.00ns (grouped into LUT with out node tmp_3_9)
._crit_edge.0:37  %tmp_2_min_8_v = select i1 %tmp_3_8, i6 %p_read_2, i6 %tmp_2_min_7_v

ST_4: tmp_3_9 [1/1] 1.94ns (out node of the LUT)
._crit_edge.0:38  %tmp_3_9 = icmp ugt i6 %tmp_2_min_8_v, %p_read_1

ST_4: agg_result_V_0_agg_result_V_02_8 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_9)
._crit_edge.0:39  %agg_result_V_0_agg_result_V_02_8 = select i1 %tmp_3_9, i4 -7, i4 -8

ST_4: tmp_2 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_9)
._crit_edge.0:40  %tmp_2 = or i1 %tmp_3_9, %tmp_3_8

ST_4: agg_result_V_0_agg_result_V_02_9 [1/1] 1.37ns (out node of the LUT)
._crit_edge.0:41  %agg_result_V_0_agg_result_V_02_9 = select i1 %tmp_2, i4 %agg_result_V_0_agg_result_V_02_8, i4 %agg_result_V_0_agg_result_V_02_6

ST_4: stg_47 [1/1] 0.00ns
._crit_edge.0:42  ret i4 %agg_result_V_0_agg_result_V_02_9



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_8                         (read  ) [ 00000]
p_read_9                         (read  ) [ 00000]
p_read_10                        (read  ) [ 00000]
tmp_3_1                          (icmp  ) [ 00110]
tmp_2_min_1_v                    (select) [ 00000]
tmp_3_2                          (icmp  ) [ 00110]
tmp_2_min_2_v                    (select) [ 00100]
p_read_6                         (read  ) [ 00000]
p_read_7                         (read  ) [ 00000]
tmp_3_3                          (icmp  ) [ 00010]
tmp_2_min_3_v                    (select) [ 00000]
tmp_3_4                          (icmp  ) [ 00010]
tmp_2_min_4_v                    (select) [ 00010]
p_read_4                         (read  ) [ 00000]
p_read_5                         (read  ) [ 00000]
agg_result_V_0_agg_result_V_s    (zext  ) [ 00000]
agg_result_V_0_agg_result_V_02_2 (select) [ 00000]
tmp_8                            (or    ) [ 00000]
agg_result_V_0_agg_result_V_02_3 (select) [ 00000]
agg_result_V_0_agg_result_V_02_1 (zext  ) [ 00000]
tmp_3_5                          (icmp  ) [ 00000]
agg_result_V_0_agg_result_V_02_4 (select) [ 00000]
tmp_s                            (or    ) [ 00000]
agg_result_V_0_agg_result_V_02_5 (select) [ 00001]
tmp_2_min_5_v                    (select) [ 00000]
tmp_3_6                          (icmp  ) [ 00001]
tmp_2_min_6_v                    (select) [ 00001]
p_read_1                         (read  ) [ 00000]
p_read_2                         (read  ) [ 00000]
p_read_3                         (read  ) [ 00000]
tmp_3_7                          (icmp  ) [ 00000]
agg_result_V_0_agg_result_V_02   (select) [ 00000]
tmp_1                            (or    ) [ 00000]
agg_result_V_0_agg_result_V_02_7 (select) [ 00000]
agg_result_V_0_agg_result_V_02_6 (zext  ) [ 00000]
tmp_2_min_7_v                    (select) [ 00000]
tmp_3_8                          (icmp  ) [ 00000]
tmp_2_min_8_v                    (select) [ 00000]
tmp_3_9                          (icmp  ) [ 00000]
agg_result_V_0_agg_result_V_02_8 (select) [ 00000]
tmp_2                            (or    ) [ 00000]
agg_result_V_0_agg_result_V_02_9 (select) [ 00000]
stg_47                           (ret   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="p_read_8_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="6" slack="0"/>
<pin id="40" dir="0" index="1" bw="6" slack="0"/>
<pin id="41" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_read_9_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="6" slack="0"/>
<pin id="46" dir="0" index="1" bw="6" slack="0"/>
<pin id="47" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_read_10_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="6" slack="0"/>
<pin id="52" dir="0" index="1" bw="6" slack="0"/>
<pin id="53" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_read_6_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="6" slack="0"/>
<pin id="59" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_read_7_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="6" slack="0"/>
<pin id="64" dir="0" index="1" bw="6" slack="0"/>
<pin id="65" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read_4_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="0"/>
<pin id="70" dir="0" index="1" bw="6" slack="0"/>
<pin id="71" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read_5_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_read_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="6" slack="0"/>
<pin id="83" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read_2_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="6" slack="0"/>
<pin id="89" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read_3_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="0"/>
<pin id="95" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_3_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_2_min_1_v_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="6" slack="0"/>
<pin id="107" dir="0" index="2" bw="6" slack="0"/>
<pin id="108" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_min_1_v/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_3_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="6" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_2_min_2_v_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="6" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_min_2_v/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_3_3_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="1"/>
<pin id="128" dir="0" index="1" bw="6" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_3/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_2_min_3_v_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="6" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="1"/>
<pin id="135" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_min_3_v/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_3_4_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_4/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_2_min_4_v_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_min_4_v/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="agg_result_V_0_agg_result_V_s_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="2"/>
<pin id="154" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_V_0_agg_result_V_s/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="agg_result_V_0_agg_result_V_02_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="2" slack="0"/>
<pin id="159" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_2/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_8_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="1" slack="2"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="agg_result_V_0_agg_result_V_02_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="2" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_3/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="agg_result_V_0_agg_result_V_02_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="0"/>
<pin id="176" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_V_0_agg_result_V_02_1/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_3_5_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="1"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_5/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="agg_result_V_0_agg_result_V_02_4_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="3" slack="0"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_4/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_s_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="1"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="agg_result_V_0_agg_result_V_02_5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="0" index="2" bw="2" slack="0"/>
<pin id="200" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_5/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_2_min_5_v_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="6" slack="0"/>
<pin id="207" dir="0" index="2" bw="6" slack="1"/>
<pin id="208" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_min_5_v/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_3_6_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="6" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_6/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_2_min_6_v_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="0" index="2" bw="6" slack="0"/>
<pin id="221" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_min_6_v/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_3_7_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="1"/>
<pin id="227" dir="0" index="1" bw="6" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_7/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="agg_result_V_0_agg_result_V_02_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="2" slack="0"/>
<pin id="234" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="1"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="agg_result_V_0_agg_result_V_02_7_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="2" slack="0"/>
<pin id="246" dir="0" index="2" bw="3" slack="1"/>
<pin id="247" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_7/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="agg_result_V_0_agg_result_V_02_6_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_V_0_agg_result_V_02_6/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_2_min_7_v_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="6" slack="0"/>
<pin id="257" dir="0" index="2" bw="6" slack="1"/>
<pin id="258" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_min_7_v/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_3_8_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="0" index="1" bw="6" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_8/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_2_min_8_v_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="6" slack="0"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_min_8_v/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_3_9_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="0" index="1" bw="6" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_9/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="agg_result_V_0_agg_result_V_02_8_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="4" slack="0"/>
<pin id="284" dir="0" index="2" bw="4" slack="0"/>
<pin id="285" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_8/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="agg_result_V_0_agg_result_V_02_9_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="4" slack="0"/>
<pin id="298" dir="0" index="2" bw="3" slack="0"/>
<pin id="299" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_9/4 "/>
</bind>
</comp>

<comp id="303" class="1005" name="tmp_3_1_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="2"/>
<pin id="305" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3_1 "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_3_2_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="2"/>
<pin id="310" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3_2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="tmp_2_min_2_v_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="1"/>
<pin id="315" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_min_2_v "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_3_3_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_3 "/>
</bind>
</comp>

<comp id="325" class="1005" name="tmp_3_4_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_4 "/>
</bind>
</comp>

<comp id="330" class="1005" name="tmp_2_min_4_v_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="1"/>
<pin id="332" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_min_4_v "/>
</bind>
</comp>

<comp id="336" class="1005" name="agg_result_V_0_agg_result_V_02_5_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="1"/>
<pin id="338" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_0_agg_result_V_02_5 "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_3_6_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_6 "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp_2_min_6_v_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="1"/>
<pin id="348" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_min_6_v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="20" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="20" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="44" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="50" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="98" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="44" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="50" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="38" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="38" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="104" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="62" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="126" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="62" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="56" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="56" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="131" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="171"><net_src comp="162" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="155" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="152" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="74" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="178" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="183" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="174" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="178" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="74" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="68" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="68" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="204" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="92" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="225" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="230" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="243" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="225" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="92" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="86" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="86" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="254" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="80" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="275" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="261" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="281" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="250" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="98" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="311"><net_src comp="112" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="316"><net_src comp="118" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="322"><net_src comp="126" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="328"><net_src comp="138" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="333"><net_src comp="144" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="339"><net_src comp="196" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="344"><net_src comp="211" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="349"><net_src comp="217" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="254" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: digitrec_knn_vote : p_read | {1 }
	Port: digitrec_knn_vote : p_read1 | {1 }
	Port: digitrec_knn_vote : p_read2 | {1 }
	Port: digitrec_knn_vote : p_read3 | {2 }
	Port: digitrec_knn_vote : p_read4 | {2 }
	Port: digitrec_knn_vote : p_read5 | {3 }
	Port: digitrec_knn_vote : p_read6 | {3 }
	Port: digitrec_knn_vote : p_read7 | {4 }
	Port: digitrec_knn_vote : p_read8 | {4 }
	Port: digitrec_knn_vote : p_read9 | {4 }
  - Chain level:
	State 1
		tmp_2_min_1_v : 1
		tmp_3_2 : 2
		tmp_2_min_2_v : 3
	State 2
		tmp_2_min_3_v : 1
		tmp_3_4 : 2
		tmp_2_min_4_v : 3
	State 3
		agg_result_V_0_agg_result_V_02_1 : 1
		agg_result_V_0_agg_result_V_02_4 : 1
		tmp_s : 1
		agg_result_V_0_agg_result_V_02_5 : 2
		tmp_2_min_5_v : 1
		tmp_3_6 : 2
		tmp_2_min_6_v : 3
	State 4
		agg_result_V_0_agg_result_V_02 : 1
		tmp_1 : 1
		agg_result_V_0_agg_result_V_02_7 : 1
		agg_result_V_0_agg_result_V_02_6 : 2
		tmp_2_min_7_v : 1
		tmp_3_8 : 2
		tmp_2_min_8_v : 3
		tmp_3_9 : 4
		agg_result_V_0_agg_result_V_02_8 : 5
		tmp_2 : 5
		agg_result_V_0_agg_result_V_02_9 : 5
		stg_47 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|          |           tmp_2_min_1_v_fu_104          |    0    |    6    |
|          |           tmp_2_min_2_v_fu_118          |    0    |    6    |
|          |           tmp_2_min_3_v_fu_131          |    0    |    6    |
|          |           tmp_2_min_4_v_fu_144          |    0    |    6    |
|          | agg_result_V_0_agg_result_V_02_2_fu_155 |    0    |    2    |
|          | agg_result_V_0_agg_result_V_02_3_fu_166 |    0    |    2    |
|          | agg_result_V_0_agg_result_V_02_4_fu_183 |    0    |    3    |
|  select  | agg_result_V_0_agg_result_V_02_5_fu_196 |    0    |    3    |
|          |           tmp_2_min_5_v_fu_204          |    0    |    6    |
|          |           tmp_2_min_6_v_fu_217          |    0    |    6    |
|          |  agg_result_V_0_agg_result_V_02_fu_230  |    0    |    2    |
|          | agg_result_V_0_agg_result_V_02_7_fu_243 |    0    |    3    |
|          |           tmp_2_min_7_v_fu_254          |    0    |    6    |
|          |           tmp_2_min_8_v_fu_267          |    0    |    6    |
|          | agg_result_V_0_agg_result_V_02_8_fu_281 |    0    |    4    |
|          | agg_result_V_0_agg_result_V_02_9_fu_295 |    0    |    4    |
|----------|-----------------------------------------|---------|---------|
|          |              tmp_3_1_fu_98              |    0    |    3    |
|          |              tmp_3_2_fu_112             |    0    |    3    |
|          |              tmp_3_3_fu_126             |    0    |    3    |
|          |              tmp_3_4_fu_138             |    0    |    3    |
|   icmp   |              tmp_3_5_fu_178             |    0    |    3    |
|          |              tmp_3_6_fu_211             |    0    |    3    |
|          |              tmp_3_7_fu_225             |    0    |    3    |
|          |              tmp_3_8_fu_261             |    0    |    3    |
|          |              tmp_3_9_fu_275             |    0    |    3    |
|----------|-----------------------------------------|---------|---------|
|          |               tmp_8_fu_162              |    0    |    1    |
|    or    |               tmp_s_fu_191              |    0    |    1    |
|          |               tmp_1_fu_238              |    0    |    1    |
|          |               tmp_2_fu_289              |    0    |    1    |
|----------|-----------------------------------------|---------|---------|
|          |           p_read_8_read_fu_38           |    0    |    0    |
|          |           p_read_9_read_fu_44           |    0    |    0    |
|          |           p_read_10_read_fu_50          |    0    |    0    |
|          |           p_read_6_read_fu_56           |    0    |    0    |
|   read   |           p_read_7_read_fu_62           |    0    |    0    |
|          |           p_read_4_read_fu_68           |    0    |    0    |
|          |           p_read_5_read_fu_74           |    0    |    0    |
|          |           p_read_1_read_fu_80           |    0    |    0    |
|          |           p_read_2_read_fu_86           |    0    |    0    |
|          |           p_read_3_read_fu_92           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |   agg_result_V_0_agg_result_V_s_fu_152  |    0    |    0    |
|   zext   | agg_result_V_0_agg_result_V_02_1_fu_174 |    0    |    0    |
|          | agg_result_V_0_agg_result_V_02_6_fu_250 |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |   102   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|agg_result_V_0_agg_result_V_02_5_reg_336|    3   |
|          tmp_2_min_2_v_reg_313         |    6   |
|          tmp_2_min_4_v_reg_330         |    6   |
|          tmp_2_min_6_v_reg_346         |    6   |
|             tmp_3_1_reg_303            |    1   |
|             tmp_3_2_reg_308            |    1   |
|             tmp_3_3_reg_319            |    1   |
|             tmp_3_4_reg_325            |    1   |
|             tmp_3_6_reg_341            |    1   |
+----------------------------------------+--------+
|                  Total                 |   26   |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   102  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   26   |    -   |
+-----------+--------+--------+
|   Total   |   26   |   102  |
+-----------+--------+--------+
