// Seed: 2050968173
module module_0 (
    output tri id_0,
    input supply1 id_1,
    output tri id_2,
    output tri1 id_3,
    input wor id_4,
    output tri1 id_5,
    input wor id_6,
    output supply1 id_7,
    input wor id_8,
    input uwire id_9,
    input supply1 id_10
);
  logic [7:0] id_12;
  assign module_1.id_2 = 0;
  assign id_12[1] = 1;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    output uwire id_2
);
  wire [1 'b0 : -1] id_4;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0
  );
endmodule
