
// generated by NetAssembler Version 16.2-p001 (v16-2-57A) 9/30/2008 
// on Mon Nov 15 13:04:58 2010


`timescale 1ns/1ns

`define scale_fs	* 0.000001000000000
`define scale_ps	* 0.001000000000000
`define scale_ns	* 1.000000000000000
`define scale_us	* 1000.000000000000000
`define scale_ms	* 1000000.000000000000000
`define scale_sec	* 1000000000.000000000000000
`define scale_min	* 60000000000.000000000000000
`define scale_hr	* 3600000000000.000000000000000



module alias_vector (a, a);
 parameter size = 1;
 inout [size-1:0] a;
endmodule

module alias_bit (a, a);
 inout a;
endmodule


module glbl ();
`ifdef XILINX
`include "C:/Xilinx92i/cadence/data/global.v"
`endif
// Verilog global signals module 
  wire gnd_signal;
  wire p1v25a;
  wire p1v25d;
  wire p2v5;
  wire p2v5b;
  wire p3v3;
endmodule
