<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="F"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><device die="PA5SOC250TS" family="PolarFireSoC" package="fcg1152"/><componentInstances/><component name="Bayer_Interpolation_C0::work"/><component name="CoreAPB3_C0::work"/><component name="CORERESET::work"/><component name="CORERESET_PF_C1::work"/><component name="CORERESET_PF_C2::work"/><component name="CORERESET_PF_C5::work"/><component name="CORERXIODBITALIGN_C1::work"/><component name="DDR_AXI4_ARBITER_PF_C0::work"/><component name="Gamma_Correction_C0::work"/><component name="Image_Enhancement_C0::work"/><component name="IMAGE_SCALER_C0::work"/><component name="INIT_MONITOR::work"/><component name="mipicsi2rxdecoderPF_C0::work"/><component name="PF_CCC_C0::work"/><component name="PF_CCC_C2::work"/><component name="PF_CLK_DIV_C0::work"/><component name="PF_OSC_C0::work"/><component name="RGBtoYCbCr_C0::work"/><component name="PF_XCVR_REF_CLK_C0::work"/><component name="CLOCKS_AND_RESETS::work"/><component name="PF_IOD_GENERIC_RX_C0::work"/><component name="PF_IOD_GENERIC_RX_C0_TR::work"/><component name="FIC_CONVERTER::work"/><component name="CAM_IOD_TIP_TOP::work"/><component name="IMX334_IF_TOP::work"/><component name="H264_Iframe_Encoder_C0::work"/><component name="H264_DDR_WRITE::work"/><component name="h264_top::work"/><component name="video_processing::work"/><component name="Video_Pipeline::work"/><component name="VKPFSOC_TOP::work"/><component name="MSS_VIDEO_KIT_H264::work"/><SmartGen version="8.0"/></workspace>