
Test09_TIMINT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029f4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002b7c  08002b7c  00012b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  08002bb4  08002bb4  00012bb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002bbc  08002bbc  00012bbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000042c  20000000  08002bc0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002042c  2**0
                  CONTENTS
  7 .bss          0000005c  2000042c  2000042c  0002042c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000488  20000488  0002042c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002042c  2**0
                  CONTENTS, READONLY
 10 .debug_line   00003d03  00000000  00000000  0002045c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0000883a  00000000  00000000  0002415f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000119a  00000000  00000000  0002c999  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000898  00000000  00000000  0002db38  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000007f0  00000000  00000000  0002e3d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00004bc6  00000000  00000000  0002ebc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00002899  00000000  00000000  00033786  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000006e  00000000  00000000  0003601f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000022d8  00000000  00000000  00036090  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <deregister_tm_clones>:
 8000188:	4b04      	ldr	r3, [pc, #16]	; (800019c <deregister_tm_clones+0x14>)
 800018a:	4805      	ldr	r0, [pc, #20]	; (80001a0 <deregister_tm_clones+0x18>)
 800018c:	1a1b      	subs	r3, r3, r0
 800018e:	2b06      	cmp	r3, #6
 8000190:	d902      	bls.n	8000198 <deregister_tm_clones+0x10>
 8000192:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <deregister_tm_clones+0x1c>)
 8000194:	b103      	cbz	r3, 8000198 <deregister_tm_clones+0x10>
 8000196:	4718      	bx	r3
 8000198:	4770      	bx	lr
 800019a:	bf00      	nop
 800019c:	2000042f 	.word	0x2000042f
 80001a0:	2000042c 	.word	0x2000042c
 80001a4:	00000000 	.word	0x00000000

080001a8 <register_tm_clones>:
 80001a8:	4905      	ldr	r1, [pc, #20]	; (80001c0 <register_tm_clones+0x18>)
 80001aa:	4806      	ldr	r0, [pc, #24]	; (80001c4 <register_tm_clones+0x1c>)
 80001ac:	1a09      	subs	r1, r1, r0
 80001ae:	1089      	asrs	r1, r1, #2
 80001b0:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 80001b4:	1049      	asrs	r1, r1, #1
 80001b6:	d002      	beq.n	80001be <register_tm_clones+0x16>
 80001b8:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <register_tm_clones+0x20>)
 80001ba:	b103      	cbz	r3, 80001be <register_tm_clones+0x16>
 80001bc:	4718      	bx	r3
 80001be:	4770      	bx	lr
 80001c0:	2000042c 	.word	0x2000042c
 80001c4:	2000042c 	.word	0x2000042c
 80001c8:	00000000 	.word	0x00000000

080001cc <__do_global_dtors_aux>:
 80001cc:	b510      	push	{r4, lr}
 80001ce:	4c06      	ldr	r4, [pc, #24]	; (80001e8 <__do_global_dtors_aux+0x1c>)
 80001d0:	7823      	ldrb	r3, [r4, #0]
 80001d2:	b943      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x1a>
 80001d4:	f7ff ffd8 	bl	8000188 <deregister_tm_clones>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x20>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x16>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x24>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000042c 	.word	0x2000042c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002b64 	.word	0x08002b64

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b08      	ldr	r3, [pc, #32]	; (8000218 <frame_dummy+0x24>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4908      	ldr	r1, [pc, #32]	; (800021c <frame_dummy+0x28>)
 80001fc:	4808      	ldr	r0, [pc, #32]	; (8000220 <frame_dummy+0x2c>)
 80001fe:	f3af 8000 	nop.w
 8000202:	4808      	ldr	r0, [pc, #32]	; (8000224 <frame_dummy+0x30>)
 8000204:	6803      	ldr	r3, [r0, #0]
 8000206:	b913      	cbnz	r3, 800020e <frame_dummy+0x1a>
 8000208:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800020c:	e7cc      	b.n	80001a8 <register_tm_clones>
 800020e:	4b06      	ldr	r3, [pc, #24]	; (8000228 <frame_dummy+0x34>)
 8000210:	2b00      	cmp	r3, #0
 8000212:	d0f9      	beq.n	8000208 <frame_dummy+0x14>
 8000214:	4798      	blx	r3
 8000216:	e7f7      	b.n	8000208 <frame_dummy+0x14>
 8000218:	00000000 	.word	0x00000000
 800021c:	20000430 	.word	0x20000430
 8000220:	08002b64 	.word	0x08002b64
 8000224:	2000042c 	.word	0x2000042c
 8000228:	00000000 	.word	0x00000000

0800022c <__libc_init_array>:
 800022c:	b570      	push	{r4, r5, r6, lr}
 800022e:	4e0f      	ldr	r6, [pc, #60]	; (800026c <__libc_init_array+0x40>)
 8000230:	4d0f      	ldr	r5, [pc, #60]	; (8000270 <__libc_init_array+0x44>)
 8000232:	1b76      	subs	r6, r6, r5
 8000234:	10b6      	asrs	r6, r6, #2
 8000236:	bf18      	it	ne
 8000238:	2400      	movne	r4, #0
 800023a:	d005      	beq.n	8000248 <__libc_init_array+0x1c>
 800023c:	3401      	adds	r4, #1
 800023e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000242:	4798      	blx	r3
 8000244:	42a6      	cmp	r6, r4
 8000246:	d1f9      	bne.n	800023c <__libc_init_array+0x10>
 8000248:	4e0a      	ldr	r6, [pc, #40]	; (8000274 <__libc_init_array+0x48>)
 800024a:	4d0b      	ldr	r5, [pc, #44]	; (8000278 <__libc_init_array+0x4c>)
 800024c:	1b76      	subs	r6, r6, r5
 800024e:	f002 fc89 	bl	8002b64 <_init>
 8000252:	10b6      	asrs	r6, r6, #2
 8000254:	bf18      	it	ne
 8000256:	2400      	movne	r4, #0
 8000258:	d006      	beq.n	8000268 <__libc_init_array+0x3c>
 800025a:	3401      	adds	r4, #1
 800025c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000260:	4798      	blx	r3
 8000262:	42a6      	cmp	r6, r4
 8000264:	d1f9      	bne.n	800025a <__libc_init_array+0x2e>
 8000266:	bd70      	pop	{r4, r5, r6, pc}
 8000268:	bd70      	pop	{r4, r5, r6, pc}
 800026a:	bf00      	nop
 800026c:	08002bb4 	.word	0x08002bb4
 8000270:	08002bb4 	.word	0x08002bb4
 8000274:	08002bbc 	.word	0x08002bbc
 8000278:	08002bb4 	.word	0x08002bb4

0800027c <register_fini>:
 800027c:	4b02      	ldr	r3, [pc, #8]	; (8000288 <register_fini+0xc>)
 800027e:	b113      	cbz	r3, 8000286 <register_fini+0xa>
 8000280:	4802      	ldr	r0, [pc, #8]	; (800028c <register_fini+0x10>)
 8000282:	f000 b805 	b.w	8000290 <atexit>
 8000286:	4770      	bx	lr
 8000288:	00000000 	.word	0x00000000
 800028c:	0800029d 	.word	0x0800029d

08000290 <atexit>:
 8000290:	2300      	movs	r3, #0
 8000292:	4601      	mov	r1, r0
 8000294:	461a      	mov	r2, r3
 8000296:	4618      	mov	r0, r3
 8000298:	f000 b814 	b.w	80002c4 <__register_exitproc>

0800029c <__libc_fini_array>:
 800029c:	b538      	push	{r3, r4, r5, lr}
 800029e:	4d07      	ldr	r5, [pc, #28]	; (80002bc <__libc_fini_array+0x20>)
 80002a0:	4c07      	ldr	r4, [pc, #28]	; (80002c0 <__libc_fini_array+0x24>)
 80002a2:	1b2c      	subs	r4, r5, r4
 80002a4:	10a4      	asrs	r4, r4, #2
 80002a6:	d005      	beq.n	80002b4 <__libc_fini_array+0x18>
 80002a8:	3c01      	subs	r4, #1
 80002aa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80002ae:	4798      	blx	r3
 80002b0:	2c00      	cmp	r4, #0
 80002b2:	d1f9      	bne.n	80002a8 <__libc_fini_array+0xc>
 80002b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80002b8:	f002 bc5a 	b.w	8002b70 <_fini>
 80002bc:	08002bc0 	.word	0x08002bc0
 80002c0:	08002bbc 	.word	0x08002bbc

080002c4 <__register_exitproc>:
 80002c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c8:	4c25      	ldr	r4, [pc, #148]	; (8000360 <__register_exitproc+0x9c>)
 80002ca:	6825      	ldr	r5, [r4, #0]
 80002cc:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
 80002d0:	4606      	mov	r6, r0
 80002d2:	4688      	mov	r8, r1
 80002d4:	4692      	mov	sl, r2
 80002d6:	4699      	mov	r9, r3
 80002d8:	b3c4      	cbz	r4, 800034c <__register_exitproc+0x88>
 80002da:	6860      	ldr	r0, [r4, #4]
 80002dc:	281f      	cmp	r0, #31
 80002de:	dc17      	bgt.n	8000310 <__register_exitproc+0x4c>
 80002e0:	1c43      	adds	r3, r0, #1
 80002e2:	b176      	cbz	r6, 8000302 <__register_exitproc+0x3e>
 80002e4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 80002e8:	2201      	movs	r2, #1
 80002ea:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
 80002ee:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
 80002f2:	4082      	lsls	r2, r0
 80002f4:	4311      	orrs	r1, r2
 80002f6:	2e02      	cmp	r6, #2
 80002f8:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
 80002fc:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
 8000300:	d01e      	beq.n	8000340 <__register_exitproc+0x7c>
 8000302:	3002      	adds	r0, #2
 8000304:	6063      	str	r3, [r4, #4]
 8000306:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
 800030a:	2000      	movs	r0, #0
 800030c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000310:	4b14      	ldr	r3, [pc, #80]	; (8000364 <__register_exitproc+0xa0>)
 8000312:	b303      	cbz	r3, 8000356 <__register_exitproc+0x92>
 8000314:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000318:	f3af 8000 	nop.w
 800031c:	4604      	mov	r4, r0
 800031e:	b1d0      	cbz	r0, 8000356 <__register_exitproc+0x92>
 8000320:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 8000324:	2700      	movs	r7, #0
 8000326:	e880 0088 	stmia.w	r0, {r3, r7}
 800032a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 800032e:	4638      	mov	r0, r7
 8000330:	2301      	movs	r3, #1
 8000332:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 8000336:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
 800033a:	2e00      	cmp	r6, #0
 800033c:	d0e1      	beq.n	8000302 <__register_exitproc+0x3e>
 800033e:	e7d1      	b.n	80002e4 <__register_exitproc+0x20>
 8000340:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
 8000344:	430a      	orrs	r2, r1
 8000346:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
 800034a:	e7da      	b.n	8000302 <__register_exitproc+0x3e>
 800034c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
 8000350:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 8000354:	e7c1      	b.n	80002da <__register_exitproc+0x16>
 8000356:	f04f 30ff 	mov.w	r0, #4294967295
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	bf00      	nop
 8000360:	08002b80 	.word	0x08002b80
 8000364:	00000000 	.word	0x00000000

08000368 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000368:	f8df d034 	ldr.w	sp, [pc, #52]	; 80003a0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800036c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800036e:	e003      	b.n	8000378 <LoopCopyDataInit>

08000370 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000370:	4b0c      	ldr	r3, [pc, #48]	; (80003a4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000372:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000374:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000376:	3104      	adds	r1, #4

08000378 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000378:	480b      	ldr	r0, [pc, #44]	; (80003a8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800037a:	4b0c      	ldr	r3, [pc, #48]	; (80003ac <LoopForever+0xe>)
	adds	r2, r0, r1
 800037c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800037e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000380:	d3f6      	bcc.n	8000370 <CopyDataInit>
	ldr	r2, =_sbss
 8000382:	4a0b      	ldr	r2, [pc, #44]	; (80003b0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000384:	e002      	b.n	800038c <LoopFillZerobss>

08000386 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000386:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000388:	f842 3b04 	str.w	r3, [r2], #4

0800038c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800038c:	4b09      	ldr	r3, [pc, #36]	; (80003b4 <LoopForever+0x16>)
	cmp	r2, r3
 800038e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000390:	d3f9      	bcc.n	8000386 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000392:	f000 f923 	bl	80005dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000396:	f7ff ff49 	bl	800022c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800039a:	f000 f80f 	bl	80003bc <main>

0800039e <LoopForever>:

LoopForever:
    b LoopForever
 800039e:	e7fe      	b.n	800039e <LoopForever>

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80003a0:	20003000 	.word	0x20003000
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 80003a4:	08002bc0 	.word	0x08002bc0
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 80003a8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80003ac:	2000042c 	.word	0x2000042c
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 80003b0:	2000042c 	.word	0x2000042c
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 80003b4:	20000488 	.word	0x20000488

080003b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80003b8:	e7fe      	b.n	80003b8 <ADC1_2_IRQHandler>
	...

080003bc <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003c0:	f000 f9be 	bl	8000740 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80003c4:	f000 f806 	bl	80003d4 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003c8:	f000 f88a 	bl	80004e0 <MX_GPIO_Init>
  MX_TIM15_Init();
 80003cc:	f000 f844 	bl	8000458 <MX_TIM15_Init>
  {
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */

  }
 80003d0:	e7fe      	b.n	80003d0 <main+0x14>
 80003d2:	bf00      	nop

080003d4 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b090      	sub	sp, #64	; 0x40
 80003d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003da:	2302      	movs	r3, #2
 80003dc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003de:	2301      	movs	r3, #1
 80003e0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80003e2:	2310      	movs	r3, #16
 80003e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80003e6:	2300      	movs	r3, #0
 80003e8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003ea:	f107 0318 	add.w	r3, r7, #24
 80003ee:	4618      	mov	r0, r3
 80003f0:	f000 fcc8 	bl	8000d84 <HAL_RCC_OscConfig>
 80003f4:	4603      	mov	r3, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d001      	beq.n	80003fe <SystemClock_Config+0x2a>
  {
    Error_Handler();
 80003fa:	f000 f8a9 	bl	8000550 <Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003fe:	230f      	movs	r3, #15
 8000400:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000402:	2300      	movs	r3, #0
 8000404:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000406:	2300      	movs	r3, #0
 8000408:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800040a:	2300      	movs	r3, #0
 800040c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800040e:	2300      	movs	r3, #0
 8000410:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000412:	1d3b      	adds	r3, r7, #4
 8000414:	2100      	movs	r1, #0
 8000416:	4618      	mov	r0, r3
 8000418:	f001 fd76 	bl	8001f08 <HAL_RCC_ClockConfig>
 800041c:	4603      	mov	r3, r0
 800041e:	2b00      	cmp	r3, #0
 8000420:	d001      	beq.n	8000426 <SystemClock_Config+0x52>
  {
    Error_Handler();
 8000422:	f000 f895 	bl	8000550 <Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000426:	f001 ffd5 	bl	80023d4 <HAL_RCC_GetHCLKFreq>
 800042a:	4602      	mov	r2, r0
 800042c:	4b09      	ldr	r3, [pc, #36]	; (8000454 <SystemClock_Config+0x80>)
 800042e:	fba3 2302 	umull	r2, r3, r3, r2
 8000432:	099b      	lsrs	r3, r3, #6
 8000434:	4618      	mov	r0, r3
 8000436:	f000 facf 	bl	80009d8 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800043a:	2004      	movs	r0, #4
 800043c:	f000 fad8 	bl	80009f0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000440:	2200      	movs	r2, #0
 8000442:	2100      	movs	r1, #0
 8000444:	f04f 30ff 	mov.w	r0, #4294967295
 8000448:	f000 fa9c 	bl	8000984 <HAL_NVIC_SetPriority>
}
 800044c:	bf00      	nop
 800044e:	3740      	adds	r7, #64	; 0x40
 8000450:	46bd      	mov	sp, r7
 8000452:	bd80      	pop	{r7, pc}
 8000454:	10624dd3 	.word	0x10624dd3

08000458 <MX_TIM15_Init>:

/* TIM15 init function */
static void MX_TIM15_Init(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b088      	sub	sp, #32
 800045c:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim15.Instance = TIM15;
 800045e:	4b1e      	ldr	r3, [pc, #120]	; (80004d8 <MX_TIM15_Init+0x80>)
 8000460:	4a1e      	ldr	r2, [pc, #120]	; (80004dc <MX_TIM15_Init+0x84>)
 8000462:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 8000;
 8000464:	4b1c      	ldr	r3, [pc, #112]	; (80004d8 <MX_TIM15_Init+0x80>)
 8000466:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800046a:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800046c:	4b1a      	ldr	r3, [pc, #104]	; (80004d8 <MX_TIM15_Init+0x80>)
 800046e:	2200      	movs	r2, #0
 8000470:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1000;
 8000472:	4b19      	ldr	r3, [pc, #100]	; (80004d8 <MX_TIM15_Init+0x80>)
 8000474:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000478:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800047a:	4b17      	ldr	r3, [pc, #92]	; (80004d8 <MX_TIM15_Init+0x80>)
 800047c:	2200      	movs	r2, #0
 800047e:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000480:	4b15      	ldr	r3, [pc, #84]	; (80004d8 <MX_TIM15_Init+0x80>)
 8000482:	2200      	movs	r2, #0
 8000484:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8000486:	4814      	ldr	r0, [pc, #80]	; (80004d8 <MX_TIM15_Init+0x80>)
 8000488:	f001 ffb0 	bl	80023ec <HAL_TIM_Base_Init>
 800048c:	4603      	mov	r3, r0
 800048e:	2b00      	cmp	r3, #0
 8000490:	d001      	beq.n	8000496 <MX_TIM15_Init+0x3e>
  {
    Error_Handler();
 8000492:	f000 f85d 	bl	8000550 <Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000496:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800049a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800049c:	f107 0310 	add.w	r3, r7, #16
 80004a0:	4619      	mov	r1, r3
 80004a2:	480d      	ldr	r0, [pc, #52]	; (80004d8 <MX_TIM15_Init+0x80>)
 80004a4:	f002 f8d6 	bl	8002654 <HAL_TIM_ConfigClockSource>
 80004a8:	4603      	mov	r3, r0
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d001      	beq.n	80004b2 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 80004ae:	f000 f84f 	bl	8000550 <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004b2:	2300      	movs	r3, #0
 80004b4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004b6:	2300      	movs	r3, #0
 80004b8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80004ba:	1d3b      	adds	r3, r7, #4
 80004bc:	4619      	mov	r1, r3
 80004be:	4806      	ldr	r0, [pc, #24]	; (80004d8 <MX_TIM15_Init+0x80>)
 80004c0:	f002 faee 	bl	8002aa0 <HAL_TIMEx_MasterConfigSynchronization>
 80004c4:	4603      	mov	r3, r0
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d001      	beq.n	80004ce <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 80004ca:	f000 f841 	bl	8000550 <Error_Handler>
  }

}
 80004ce:	bf00      	nop
 80004d0:	3720      	adds	r7, #32
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop
 80004d8:	20000448 	.word	0x20000448
 80004dc:	40014000 	.word	0x40014000

080004e0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b086      	sub	sp, #24
 80004e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004e6:	4a11      	ldr	r2, [pc, #68]	; (800052c <MX_GPIO_Init+0x4c>)
 80004e8:	4b10      	ldr	r3, [pc, #64]	; (800052c <MX_GPIO_Init+0x4c>)
 80004ea:	695b      	ldr	r3, [r3, #20]
 80004ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80004f0:	6153      	str	r3, [r2, #20]
 80004f2:	4b0e      	ldr	r3, [pc, #56]	; (800052c <MX_GPIO_Init+0x4c>)
 80004f4:	695b      	ldr	r3, [r3, #20]
 80004f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80004fa:	603b      	str	r3, [r7, #0]
 80004fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80004fe:	2200      	movs	r2, #0
 8000500:	2108      	movs	r1, #8
 8000502:	480b      	ldr	r0, [pc, #44]	; (8000530 <MX_GPIO_Init+0x50>)
 8000504:	f000 fc14 	bl	8000d30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000508:	2308      	movs	r3, #8
 800050a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800050c:	2301      	movs	r3, #1
 800050e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000510:	2300      	movs	r3, #0
 8000512:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000514:	2300      	movs	r3, #0
 8000516:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000518:	1d3b      	adds	r3, r7, #4
 800051a:	4619      	mov	r1, r3
 800051c:	4804      	ldr	r0, [pc, #16]	; (8000530 <MX_GPIO_Init+0x50>)
 800051e:	f000 fa91 	bl	8000a44 <HAL_GPIO_Init>

}
 8000522:	bf00      	nop
 8000524:	3718      	adds	r7, #24
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}
 800052a:	bf00      	nop
 800052c:	40021000 	.word	0x40021000
 8000530:	48000400 	.word	0x48000400

08000534 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 800053c:	2108      	movs	r1, #8
 800053e:	4803      	ldr	r0, [pc, #12]	; (800054c <HAL_TIM_PeriodElapsedCallback+0x18>)
 8000540:	f000 fc0e 	bl	8000d60 <HAL_GPIO_TogglePin>
}
 8000544:	bf00      	nop
 8000546:	3708      	adds	r7, #8
 8000548:	46bd      	mov	sp, r7
 800054a:	bd80      	pop	{r7, pc}
 800054c:	48000400 	.word	0x48000400

08000550 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
  {
  }
 8000554:	e7fe      	b.n	8000554 <Error_Handler+0x4>
 8000556:	bf00      	nop

08000558 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800055c:	bf00      	nop
 800055e:	46bd      	mov	sp, r7
 8000560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
  }
 800056c:	e7fe      	b.n	800056c <HardFault_Handler+0x4>
 800056e:	bf00      	nop

08000570 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
  }
 8000574:	e7fe      	b.n	8000574 <MemManage_Handler+0x4>
 8000576:	bf00      	nop

08000578 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
  }
 800057c:	e7fe      	b.n	800057c <BusFault_Handler+0x4>
 800057e:	bf00      	nop

08000580 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
  }
 8000584:	e7fe      	b.n	8000584 <UsageFault_Handler+0x4>
 8000586:	bf00      	nop

08000588 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800058c:	bf00      	nop
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop

08000598 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800059c:	bf00      	nop
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005ac:	bf00      	nop
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop

080005b8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005bc:	f000 f8f2 	bl	80007a4 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80005c0:	f000 fa32 	bl	8000a28 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005c4:	bf00      	nop
 80005c6:	bd80      	pop	{r7, pc}

080005c8 <TIM1_BRK_TIM15_IRQHandler>:

/**
* @brief This function handles TIM1 break and TIM15 interrupts.
*/
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 80005cc:	4802      	ldr	r0, [pc, #8]	; (80005d8 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 80005ce:	f001 ff39 	bl	8002444 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 80005d2:	bf00      	nop
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	20000448 	.word	0x20000448

080005dc <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80005e0:	4a1f      	ldr	r2, [pc, #124]	; (8000660 <SystemInit+0x84>)
 80005e2:	4b1f      	ldr	r3, [pc, #124]	; (8000660 <SystemInit+0x84>)
 80005e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80005f0:	4a1c      	ldr	r2, [pc, #112]	; (8000664 <SystemInit+0x88>)
 80005f2:	4b1c      	ldr	r3, [pc, #112]	; (8000664 <SystemInit+0x88>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	f043 0301 	orr.w	r3, r3, #1
 80005fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80005fc:	4919      	ldr	r1, [pc, #100]	; (8000664 <SystemInit+0x88>)
 80005fe:	4b19      	ldr	r3, [pc, #100]	; (8000664 <SystemInit+0x88>)
 8000600:	685a      	ldr	r2, [r3, #4]
 8000602:	4b19      	ldr	r3, [pc, #100]	; (8000668 <SystemInit+0x8c>)
 8000604:	4013      	ands	r3, r2
 8000606:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000608:	4a16      	ldr	r2, [pc, #88]	; (8000664 <SystemInit+0x88>)
 800060a:	4b16      	ldr	r3, [pc, #88]	; (8000664 <SystemInit+0x88>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000612:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000616:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000618:	4a12      	ldr	r2, [pc, #72]	; (8000664 <SystemInit+0x88>)
 800061a:	4b12      	ldr	r3, [pc, #72]	; (8000664 <SystemInit+0x88>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000622:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000624:	4a0f      	ldr	r2, [pc, #60]	; (8000664 <SystemInit+0x88>)
 8000626:	4b0f      	ldr	r3, [pc, #60]	; (8000664 <SystemInit+0x88>)
 8000628:	685b      	ldr	r3, [r3, #4]
 800062a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800062e:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8000630:	4a0c      	ldr	r2, [pc, #48]	; (8000664 <SystemInit+0x88>)
 8000632:	4b0c      	ldr	r3, [pc, #48]	; (8000664 <SystemInit+0x88>)
 8000634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000636:	f023 030f 	bic.w	r3, r3, #15
 800063a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 800063c:	4909      	ldr	r1, [pc, #36]	; (8000664 <SystemInit+0x88>)
 800063e:	4b09      	ldr	r3, [pc, #36]	; (8000664 <SystemInit+0x88>)
 8000640:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000642:	4b0a      	ldr	r3, [pc, #40]	; (800066c <SystemInit+0x90>)
 8000644:	4013      	ands	r3, r2
 8000646:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000648:	4b06      	ldr	r3, [pc, #24]	; (8000664 <SystemInit+0x88>)
 800064a:	2200      	movs	r2, #0
 800064c:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800064e:	4b04      	ldr	r3, [pc, #16]	; (8000660 <SystemInit+0x84>)
 8000650:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000654:	609a      	str	r2, [r3, #8]
#endif
}
 8000656:	bf00      	nop
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	e000ed00 	.word	0xe000ed00
 8000664:	40021000 	.word	0x40021000
 8000668:	f87fc00c 	.word	0xf87fc00c
 800066c:	ff00fccc 	.word	0xff00fccc

08000670 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000676:	4a1e      	ldr	r2, [pc, #120]	; (80006f0 <HAL_MspInit+0x80>)
 8000678:	4b1d      	ldr	r3, [pc, #116]	; (80006f0 <HAL_MspInit+0x80>)
 800067a:	699b      	ldr	r3, [r3, #24]
 800067c:	f043 0301 	orr.w	r3, r3, #1
 8000680:	6193      	str	r3, [r2, #24]
 8000682:	4b1b      	ldr	r3, [pc, #108]	; (80006f0 <HAL_MspInit+0x80>)
 8000684:	699b      	ldr	r3, [r3, #24]
 8000686:	f003 0301 	and.w	r3, r3, #1
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800068e:	2003      	movs	r0, #3
 8000690:	f000 f96c 	bl	800096c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000694:	2200      	movs	r2, #0
 8000696:	2100      	movs	r1, #0
 8000698:	f06f 000b 	mvn.w	r0, #11
 800069c:	f000 f972 	bl	8000984 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80006a0:	2200      	movs	r2, #0
 80006a2:	2100      	movs	r1, #0
 80006a4:	f06f 000a 	mvn.w	r0, #10
 80006a8:	f000 f96c 	bl	8000984 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80006ac:	2200      	movs	r2, #0
 80006ae:	2100      	movs	r1, #0
 80006b0:	f06f 0009 	mvn.w	r0, #9
 80006b4:	f000 f966 	bl	8000984 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80006b8:	2200      	movs	r2, #0
 80006ba:	2100      	movs	r1, #0
 80006bc:	f06f 0004 	mvn.w	r0, #4
 80006c0:	f000 f960 	bl	8000984 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80006c4:	2200      	movs	r2, #0
 80006c6:	2100      	movs	r1, #0
 80006c8:	f06f 0003 	mvn.w	r0, #3
 80006cc:	f000 f95a 	bl	8000984 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80006d0:	2200      	movs	r2, #0
 80006d2:	2100      	movs	r1, #0
 80006d4:	f06f 0001 	mvn.w	r0, #1
 80006d8:	f000 f954 	bl	8000984 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80006dc:	2200      	movs	r2, #0
 80006de:	2100      	movs	r1, #0
 80006e0:	f04f 30ff 	mov.w	r0, #4294967295
 80006e4:	f000 f94e 	bl	8000984 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006e8:	bf00      	nop
 80006ea:	3708      	adds	r7, #8
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	40021000 	.word	0x40021000

080006f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM15)
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a0d      	ldr	r2, [pc, #52]	; (8000738 <HAL_TIM_Base_MspInit+0x44>)
 8000702:	4293      	cmp	r3, r2
 8000704:	d113      	bne.n	800072e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 8000706:	4a0d      	ldr	r2, [pc, #52]	; (800073c <HAL_TIM_Base_MspInit+0x48>)
 8000708:	4b0c      	ldr	r3, [pc, #48]	; (800073c <HAL_TIM_Base_MspInit+0x48>)
 800070a:	699b      	ldr	r3, [r3, #24]
 800070c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000710:	6193      	str	r3, [r2, #24]
 8000712:	4b0a      	ldr	r3, [pc, #40]	; (800073c <HAL_TIM_Base_MspInit+0x48>)
 8000714:	699b      	ldr	r3, [r3, #24]
 8000716:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800071a:	60fb      	str	r3, [r7, #12]
 800071c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 800071e:	2200      	movs	r2, #0
 8000720:	2100      	movs	r1, #0
 8000722:	2018      	movs	r0, #24
 8000724:	f000 f92e 	bl	8000984 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8000728:	2018      	movs	r0, #24
 800072a:	f000 f947 	bl	80009bc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 800072e:	bf00      	nop
 8000730:	3710      	adds	r7, #16
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40014000 	.word	0x40014000
 800073c:	40021000 	.word	0x40021000

08000740 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000744:	4a08      	ldr	r2, [pc, #32]	; (8000768 <HAL_Init+0x28>)
 8000746:	4b08      	ldr	r3, [pc, #32]	; (8000768 <HAL_Init+0x28>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	f043 0310 	orr.w	r3, r3, #16
 800074e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000750:	2003      	movs	r0, #3
 8000752:	f000 f90b 	bl	800096c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000756:	2000      	movs	r0, #0
 8000758:	f000 f808 	bl	800076c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800075c:	f7ff ff88 	bl	8000670 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000760:	2300      	movs	r3, #0
}
 8000762:	4618      	mov	r0, r3
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	40022000 	.word	0x40022000

0800076c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000);
 8000774:	4b09      	ldr	r3, [pc, #36]	; (800079c <HAL_InitTick+0x30>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a09      	ldr	r2, [pc, #36]	; (80007a0 <HAL_InitTick+0x34>)
 800077a:	fba2 2303 	umull	r2, r3, r2, r3
 800077e:	099b      	lsrs	r3, r3, #6
 8000780:	4618      	mov	r0, r3
 8000782:	f000 f929 	bl	80009d8 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000786:	2200      	movs	r2, #0
 8000788:	6879      	ldr	r1, [r7, #4]
 800078a:	f04f 30ff 	mov.w	r0, #4294967295
 800078e:	f000 f8f9 	bl	8000984 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8000792:	2300      	movs	r3, #0
}
 8000794:	4618      	mov	r0, r3
 8000796:	3708      	adds	r7, #8
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	20000428 	.word	0x20000428
 80007a0:	10624dd3 	.word	0x10624dd3

080007a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  uwTick++;
 80007a8:	4b04      	ldr	r3, [pc, #16]	; (80007bc <HAL_IncTick+0x18>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	3301      	adds	r3, #1
 80007ae:	4a03      	ldr	r2, [pc, #12]	; (80007bc <HAL_IncTick+0x18>)
 80007b0:	6013      	str	r3, [r2, #0]
}
 80007b2:	bf00      	nop
 80007b4:	46bd      	mov	sp, r7
 80007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ba:	4770      	bx	lr
 80007bc:	20000484 	.word	0x20000484

080007c0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  return uwTick;  
 80007c4:	4b03      	ldr	r3, [pc, #12]	; (80007d4 <HAL_GetTick+0x14>)
 80007c6:	681b      	ldr	r3, [r3, #0]
}
 80007c8:	4618      	mov	r0, r3
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop
 80007d4:	20000484 	.word	0x20000484

080007d8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007d8:	b480      	push	{r7}
 80007da:	b085      	sub	sp, #20
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	f003 0307 	and.w	r3, r3, #7
 80007e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007e8:	4b0c      	ldr	r3, [pc, #48]	; (800081c <NVIC_SetPriorityGrouping+0x44>)
 80007ea:	68db      	ldr	r3, [r3, #12]
 80007ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007ee:	68ba      	ldr	r2, [r7, #8]
 80007f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007f4:	4013      	ands	r3, r2
 80007f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007fc:	68bb      	ldr	r3, [r7, #8]
 80007fe:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000800:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000804:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000808:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 800080a:	4a04      	ldr	r2, [pc, #16]	; (800081c <NVIC_SetPriorityGrouping+0x44>)
 800080c:	68bb      	ldr	r3, [r7, #8]
 800080e:	60d3      	str	r3, [r2, #12]
}
 8000810:	bf00      	nop
 8000812:	3714      	adds	r7, #20
 8000814:	46bd      	mov	sp, r7
 8000816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081a:	4770      	bx	lr
 800081c:	e000ed00 	.word	0xe000ed00

08000820 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000824:	4b04      	ldr	r3, [pc, #16]	; (8000838 <NVIC_GetPriorityGrouping+0x18>)
 8000826:	68db      	ldr	r3, [r3, #12]
 8000828:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800082c:	0a1b      	lsrs	r3, r3, #8
}
 800082e:	4618      	mov	r0, r3
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr
 8000838:	e000ed00 	.word	0xe000ed00

0800083c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800083c:	b480      	push	{r7}
 800083e:	b083      	sub	sp, #12
 8000840:	af00      	add	r7, sp, #0
 8000842:	4603      	mov	r3, r0
 8000844:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000846:	4909      	ldr	r1, [pc, #36]	; (800086c <NVIC_EnableIRQ+0x30>)
 8000848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800084c:	095b      	lsrs	r3, r3, #5
 800084e:	79fa      	ldrb	r2, [r7, #7]
 8000850:	f002 021f 	and.w	r2, r2, #31
 8000854:	2001      	movs	r0, #1
 8000856:	fa00 f202 	lsl.w	r2, r0, r2
 800085a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800085e:	bf00      	nop
 8000860:	370c      	adds	r7, #12
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	e000e100 	.word	0xe000e100

08000870 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	6039      	str	r1, [r7, #0]
 800087a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800087c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000880:	2b00      	cmp	r3, #0
 8000882:	da0b      	bge.n	800089c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000884:	490d      	ldr	r1, [pc, #52]	; (80008bc <NVIC_SetPriority+0x4c>)
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	f003 030f 	and.w	r3, r3, #15
 800088c:	3b04      	subs	r3, #4
 800088e:	683a      	ldr	r2, [r7, #0]
 8000890:	b2d2      	uxtb	r2, r2
 8000892:	0112      	lsls	r2, r2, #4
 8000894:	b2d2      	uxtb	r2, r2
 8000896:	440b      	add	r3, r1
 8000898:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800089a:	e009      	b.n	80008b0 <NVIC_SetPriority+0x40>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800089c:	4908      	ldr	r1, [pc, #32]	; (80008c0 <NVIC_SetPriority+0x50>)
 800089e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a2:	683a      	ldr	r2, [r7, #0]
 80008a4:	b2d2      	uxtb	r2, r2
 80008a6:	0112      	lsls	r2, r2, #4
 80008a8:	b2d2      	uxtb	r2, r2
 80008aa:	440b      	add	r3, r1
 80008ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
}
 80008b0:	bf00      	nop
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr
 80008bc:	e000ed00 	.word	0xe000ed00
 80008c0:	e000e100 	.word	0xe000e100

080008c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b089      	sub	sp, #36	; 0x24
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	60f8      	str	r0, [r7, #12]
 80008cc:	60b9      	str	r1, [r7, #8]
 80008ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	f003 0307 	and.w	r3, r3, #7
 80008d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008d8:	69fb      	ldr	r3, [r7, #28]
 80008da:	f1c3 0307 	rsb	r3, r3, #7
 80008de:	2b04      	cmp	r3, #4
 80008e0:	bf28      	it	cs
 80008e2:	2304      	movcs	r3, #4
 80008e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008e6:	69fb      	ldr	r3, [r7, #28]
 80008e8:	3304      	adds	r3, #4
 80008ea:	2b06      	cmp	r3, #6
 80008ec:	d902      	bls.n	80008f4 <NVIC_EncodePriority+0x30>
 80008ee:	69fb      	ldr	r3, [r7, #28]
 80008f0:	3b03      	subs	r3, #3
 80008f2:	e000      	b.n	80008f6 <NVIC_EncodePriority+0x32>
 80008f4:	2300      	movs	r3, #0
 80008f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008f8:	2201      	movs	r2, #1
 80008fa:	69bb      	ldr	r3, [r7, #24]
 80008fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000900:	1e5a      	subs	r2, r3, #1
 8000902:	68bb      	ldr	r3, [r7, #8]
 8000904:	401a      	ands	r2, r3
 8000906:	697b      	ldr	r3, [r7, #20]
 8000908:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800090a:	2101      	movs	r1, #1
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	fa01 f303 	lsl.w	r3, r1, r3
 8000912:	1e59      	subs	r1, r3, #1
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8000918:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 800091a:	4618      	mov	r0, r3
 800091c:	3724      	adds	r7, #36	; 0x24
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop

08000928 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	3b01      	subs	r3, #1
 8000934:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000938:	d301      	bcc.n	800093e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800093a:	2301      	movs	r3, #1
 800093c:	e00f      	b.n	800095e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800093e:	4a0a      	ldr	r2, [pc, #40]	; (8000968 <SysTick_Config+0x40>)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	3b01      	subs	r3, #1
 8000944:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000946:	210f      	movs	r1, #15
 8000948:	f04f 30ff 	mov.w	r0, #4294967295
 800094c:	f7ff ff90 	bl	8000870 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000950:	4b05      	ldr	r3, [pc, #20]	; (8000968 <SysTick_Config+0x40>)
 8000952:	2200      	movs	r2, #0
 8000954:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000956:	4b04      	ldr	r3, [pc, #16]	; (8000968 <SysTick_Config+0x40>)
 8000958:	2207      	movs	r2, #7
 800095a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800095c:	2300      	movs	r3, #0
}
 800095e:	4618      	mov	r0, r3
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	e000e010 	.word	0xe000e010

0800096c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000974:	6878      	ldr	r0, [r7, #4]
 8000976:	f7ff ff2f 	bl	80007d8 <NVIC_SetPriorityGrouping>
}
 800097a:	bf00      	nop
 800097c:	3708      	adds	r7, #8
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop

08000984 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b086      	sub	sp, #24
 8000988:	af00      	add	r7, sp, #0
 800098a:	4603      	mov	r3, r0
 800098c:	60b9      	str	r1, [r7, #8]
 800098e:	607a      	str	r2, [r7, #4]
 8000990:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000992:	2300      	movs	r3, #0
 8000994:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000996:	f7ff ff43 	bl	8000820 <NVIC_GetPriorityGrouping>
 800099a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800099c:	687a      	ldr	r2, [r7, #4]
 800099e:	68b9      	ldr	r1, [r7, #8]
 80009a0:	6978      	ldr	r0, [r7, #20]
 80009a2:	f7ff ff8f 	bl	80008c4 <NVIC_EncodePriority>
 80009a6:	4602      	mov	r2, r0
 80009a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009ac:	4611      	mov	r1, r2
 80009ae:	4618      	mov	r0, r3
 80009b0:	f7ff ff5e 	bl	8000870 <NVIC_SetPriority>
}
 80009b4:	bf00      	nop
 80009b6:	3718      	adds	r7, #24
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}

080009bc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	4603      	mov	r3, r0
 80009c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ca:	4618      	mov	r0, r3
 80009cc:	f7ff ff36 	bl	800083c <NVIC_EnableIRQ>
}
 80009d0:	bf00      	nop
 80009d2:	3708      	adds	r7, #8
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}

080009d8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009e0:	6878      	ldr	r0, [r7, #4]
 80009e2:	f7ff ffa1 	bl	8000928 <SysTick_Config>
 80009e6:	4603      	mov	r3, r0
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	3708      	adds	r7, #8
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}

080009f0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2b04      	cmp	r3, #4
 80009fc:	d106      	bne.n	8000a0c <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80009fe:	4a09      	ldr	r2, [pc, #36]	; (8000a24 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000a00:	4b08      	ldr	r3, [pc, #32]	; (8000a24 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	f043 0304 	orr.w	r3, r3, #4
 8000a08:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000a0a:	e005      	b.n	8000a18 <HAL_SYSTICK_CLKSourceConfig+0x28>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000a0c:	4a05      	ldr	r2, [pc, #20]	; (8000a24 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000a0e:	4b05      	ldr	r3, [pc, #20]	; (8000a24 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	f023 0304 	bic.w	r3, r3, #4
 8000a16:	6013      	str	r3, [r2, #0]
  }
}
 8000a18:	bf00      	nop
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr
 8000a24:	e000e010 	.word	0xe000e010

08000a28 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000a2c:	f000 f802 	bl	8000a34 <HAL_SYSTICK_Callback>
}
 8000a30:	bf00      	nop
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000a38:	bf00      	nop
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop

08000a44 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b087      	sub	sp, #28
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
 8000a4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000a52:	2300      	movs	r3, #0
 8000a54:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8000a56:	2300      	movs	r3, #0
 8000a58:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000a5a:	e14e      	b.n	8000cfa <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	2101      	movs	r1, #1
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	fa01 f303 	lsl.w	r3, r1, r3
 8000a68:	4013      	ands	r3, r2
 8000a6a:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	f000 8140 	beq.w	8000cf4 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	2b02      	cmp	r3, #2
 8000a7a:	d003      	beq.n	8000a84 <HAL_GPIO_Init+0x40>
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	2b12      	cmp	r3, #18
 8000a82:	d123      	bne.n	8000acc <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	08da      	lsrs	r2, r3, #3
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	3208      	adds	r2, #8
 8000a8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a90:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000a92:	697b      	ldr	r3, [r7, #20]
 8000a94:	f003 0307 	and.w	r3, r3, #7
 8000a98:	009b      	lsls	r3, r3, #2
 8000a9a:	220f      	movs	r2, #15
 8000a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa0:	43db      	mvns	r3, r3
 8000aa2:	693a      	ldr	r2, [r7, #16]
 8000aa4:	4013      	ands	r3, r2
 8000aa6:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	691a      	ldr	r2, [r3, #16]
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	f003 0307 	and.w	r3, r3, #7
 8000ab2:	009b      	lsls	r3, r3, #2
 8000ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab8:	693a      	ldr	r2, [r7, #16]
 8000aba:	4313      	orrs	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	08da      	lsrs	r2, r3, #3
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	3208      	adds	r2, #8
 8000ac6:	6939      	ldr	r1, [r7, #16]
 8000ac8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000ad2:	697b      	ldr	r3, [r7, #20]
 8000ad4:	005b      	lsls	r3, r3, #1
 8000ad6:	2203      	movs	r2, #3
 8000ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8000adc:	43db      	mvns	r3, r3
 8000ade:	693a      	ldr	r2, [r7, #16]
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	f003 0203 	and.w	r2, r3, #3
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	005b      	lsls	r3, r3, #1
 8000af0:	fa02 f303 	lsl.w	r3, r2, r3
 8000af4:	693a      	ldr	r2, [r7, #16]
 8000af6:	4313      	orrs	r3, r2
 8000af8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	693a      	ldr	r2, [r7, #16]
 8000afe:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	2b01      	cmp	r3, #1
 8000b06:	d00b      	beq.n	8000b20 <HAL_GPIO_Init+0xdc>
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	2b02      	cmp	r3, #2
 8000b0e:	d007      	beq.n	8000b20 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	685b      	ldr	r3, [r3, #4]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b14:	2b11      	cmp	r3, #17
 8000b16:	d003      	beq.n	8000b20 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	2b12      	cmp	r3, #18
 8000b1e:	d130      	bne.n	8000b82 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	689b      	ldr	r3, [r3, #8]
 8000b24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	2203      	movs	r2, #3
 8000b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b30:	43db      	mvns	r3, r3
 8000b32:	693a      	ldr	r2, [r7, #16]
 8000b34:	4013      	ands	r3, r2
 8000b36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	68da      	ldr	r2, [r3, #12]
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	005b      	lsls	r3, r3, #1
 8000b40:	fa02 f303 	lsl.w	r3, r2, r3
 8000b44:	693a      	ldr	r2, [r7, #16]
 8000b46:	4313      	orrs	r3, r2
 8000b48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	693a      	ldr	r2, [r7, #16]
 8000b4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b56:	2201      	movs	r2, #1
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5e:	43db      	mvns	r3, r3
 8000b60:	693a      	ldr	r2, [r7, #16]
 8000b62:	4013      	ands	r3, r2
 8000b64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	091b      	lsrs	r3, r3, #4
 8000b6c:	f003 0201 	and.w	r2, r3, #1
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	fa02 f303 	lsl.w	r3, r2, r3
 8000b76:	693a      	ldr	r2, [r7, #16]
 8000b78:	4313      	orrs	r3, r2
 8000b7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	693a      	ldr	r2, [r7, #16]
 8000b80:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	68db      	ldr	r3, [r3, #12]
 8000b86:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	005b      	lsls	r3, r3, #1
 8000b8c:	2203      	movs	r2, #3
 8000b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b92:	43db      	mvns	r3, r3
 8000b94:	693a      	ldr	r2, [r7, #16]
 8000b96:	4013      	ands	r3, r2
 8000b98:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	689a      	ldr	r2, [r3, #8]
 8000b9e:	697b      	ldr	r3, [r7, #20]
 8000ba0:	005b      	lsls	r3, r3, #1
 8000ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba6:	693a      	ldr	r2, [r7, #16]
 8000ba8:	4313      	orrs	r3, r2
 8000baa:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	685b      	ldr	r3, [r3, #4]
 8000bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	f000 809a 	beq.w	8000cf4 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bc0:	4a55      	ldr	r2, [pc, #340]	; (8000d18 <HAL_GPIO_Init+0x2d4>)
 8000bc2:	4b55      	ldr	r3, [pc, #340]	; (8000d18 <HAL_GPIO_Init+0x2d4>)
 8000bc4:	699b      	ldr	r3, [r3, #24]
 8000bc6:	f043 0301 	orr.w	r3, r3, #1
 8000bca:	6193      	str	r3, [r2, #24]
 8000bcc:	4b52      	ldr	r3, [pc, #328]	; (8000d18 <HAL_GPIO_Init+0x2d4>)
 8000bce:	699b      	ldr	r3, [r3, #24]
 8000bd0:	f003 0301 	and.w	r3, r3, #1
 8000bd4:	60bb      	str	r3, [r7, #8]
 8000bd6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8000bd8:	4a50      	ldr	r2, [pc, #320]	; (8000d1c <HAL_GPIO_Init+0x2d8>)
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	089b      	lsrs	r3, r3, #2
 8000bde:	3302      	adds	r3, #2
 8000be0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000be4:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	f003 0303 	and.w	r3, r3, #3
 8000bec:	009b      	lsls	r3, r3, #2
 8000bee:	220f      	movs	r2, #15
 8000bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf4:	43db      	mvns	r3, r3
 8000bf6:	693a      	ldr	r2, [r7, #16]
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000c02:	d013      	beq.n	8000c2c <HAL_GPIO_Init+0x1e8>
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	4a46      	ldr	r2, [pc, #280]	; (8000d20 <HAL_GPIO_Init+0x2dc>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d00d      	beq.n	8000c28 <HAL_GPIO_Init+0x1e4>
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	4a45      	ldr	r2, [pc, #276]	; (8000d24 <HAL_GPIO_Init+0x2e0>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d007      	beq.n	8000c24 <HAL_GPIO_Init+0x1e0>
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4a44      	ldr	r2, [pc, #272]	; (8000d28 <HAL_GPIO_Init+0x2e4>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d101      	bne.n	8000c20 <HAL_GPIO_Init+0x1dc>
 8000c1c:	2303      	movs	r3, #3
 8000c1e:	e006      	b.n	8000c2e <HAL_GPIO_Init+0x1ea>
 8000c20:	2305      	movs	r3, #5
 8000c22:	e004      	b.n	8000c2e <HAL_GPIO_Init+0x1ea>
 8000c24:	2302      	movs	r3, #2
 8000c26:	e002      	b.n	8000c2e <HAL_GPIO_Init+0x1ea>
 8000c28:	2301      	movs	r3, #1
 8000c2a:	e000      	b.n	8000c2e <HAL_GPIO_Init+0x1ea>
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	697a      	ldr	r2, [r7, #20]
 8000c30:	f002 0203 	and.w	r2, r2, #3
 8000c34:	0092      	lsls	r2, r2, #2
 8000c36:	4093      	lsls	r3, r2
 8000c38:	693a      	ldr	r2, [r7, #16]
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000c3e:	4937      	ldr	r1, [pc, #220]	; (8000d1c <HAL_GPIO_Init+0x2d8>)
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	089b      	lsrs	r3, r3, #2
 8000c44:	3302      	adds	r3, #2
 8000c46:	693a      	ldr	r2, [r7, #16]
 8000c48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c4c:	4b37      	ldr	r3, [pc, #220]	; (8000d2c <HAL_GPIO_Init+0x2e8>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	43db      	mvns	r3, r3
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	4013      	ands	r3, r2
 8000c5a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d003      	beq.n	8000c70 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 8000c68:	693a      	ldr	r2, [r7, #16]
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c70:	4a2e      	ldr	r2, [pc, #184]	; (8000d2c <HAL_GPIO_Init+0x2e8>)
 8000c72:	693b      	ldr	r3, [r7, #16]
 8000c74:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000c76:	4b2d      	ldr	r3, [pc, #180]	; (8000d2c <HAL_GPIO_Init+0x2e8>)
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	43db      	mvns	r3, r3
 8000c80:	693a      	ldr	r2, [r7, #16]
 8000c82:	4013      	ands	r3, r2
 8000c84:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d003      	beq.n	8000c9a <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8000c92:	693a      	ldr	r2, [r7, #16]
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	4313      	orrs	r3, r2
 8000c98:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c9a:	4a24      	ldr	r2, [pc, #144]	; (8000d2c <HAL_GPIO_Init+0x2e8>)
 8000c9c:	693b      	ldr	r3, [r7, #16]
 8000c9e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ca0:	4b22      	ldr	r3, [pc, #136]	; (8000d2c <HAL_GPIO_Init+0x2e8>)
 8000ca2:	689b      	ldr	r3, [r3, #8]
 8000ca4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	43db      	mvns	r3, r3
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	4013      	ands	r3, r2
 8000cae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d003      	beq.n	8000cc4 <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 8000cbc:	693a      	ldr	r2, [r7, #16]
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000cc4:	4a19      	ldr	r2, [pc, #100]	; (8000d2c <HAL_GPIO_Init+0x2e8>)
 8000cc6:	693b      	ldr	r3, [r7, #16]
 8000cc8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000cca:	4b18      	ldr	r3, [pc, #96]	; (8000d2c <HAL_GPIO_Init+0x2e8>)
 8000ccc:	68db      	ldr	r3, [r3, #12]
 8000cce:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	43db      	mvns	r3, r3
 8000cd4:	693a      	ldr	r2, [r7, #16]
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d003      	beq.n	8000cee <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	4313      	orrs	r3, r2
 8000cec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000cee:	4a0f      	ldr	r2, [pc, #60]	; (8000d2c <HAL_GPIO_Init+0x2e8>)
 8000cf0:	693b      	ldr	r3, [r7, #16]
 8000cf2:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	3301      	adds	r3, #1
 8000cf8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	681a      	ldr	r2, [r3, #0]
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	fa22 f303 	lsr.w	r3, r2, r3
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	f47f aea9 	bne.w	8000a5c <HAL_GPIO_Init+0x18>
      }
    }
    
    position++;
  }
}
 8000d0a:	bf00      	nop
 8000d0c:	371c      	adds	r7, #28
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	40021000 	.word	0x40021000
 8000d1c:	40010000 	.word	0x40010000
 8000d20:	48000400 	.word	0x48000400
 8000d24:	48000800 	.word	0x48000800
 8000d28:	48000c00 	.word	0x48000c00
 8000d2c:	40010400 	.word	0x40010400

08000d30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	460b      	mov	r3, r1
 8000d3a:	807b      	strh	r3, [r7, #2]
 8000d3c:	4613      	mov	r3, r2
 8000d3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d40:	787b      	ldrb	r3, [r7, #1]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d003      	beq.n	8000d4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d46:	887a      	ldrh	r2, [r7, #2]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d4c:	e002      	b.n	8000d54 <HAL_GPIO_WritePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d4e:	887a      	ldrh	r2, [r7, #2]
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 8000d54:	bf00      	nop
 8000d56:	370c      	adds	r7, #12
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr

08000d60 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	460b      	mov	r3, r1
 8000d6a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	695a      	ldr	r2, [r3, #20]
 8000d70:	887b      	ldrh	r3, [r7, #2]
 8000d72:	405a      	eors	r2, r3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	615a      	str	r2, [r3, #20]
}
 8000d78:	bf00      	nop
 8000d7a:	370c      	adds	r7, #12
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr

08000d84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d84:	b590      	push	{r4, r7, lr}
 8000d86:	f5ad 7d01 	sub.w	sp, sp, #516	; 0x204
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	1d3b      	adds	r3, r7, #4
 8000d8e:	6018      	str	r0, [r3, #0]
   uint32_t tickstart = 0U;
 8000d90:	2300      	movs	r3, #0
 8000d92:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d96:	1d3b      	adds	r3, r7, #4
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f003 0301 	and.w	r3, r3, #1
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	f000 81e8 	beq.w	8001176 <HAL_RCC_OscConfig+0x3f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000da6:	4bb8      	ldr	r3, [pc, #736]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	f003 030c 	and.w	r3, r3, #12
 8000dae:	2b04      	cmp	r3, #4
 8000db0:	d00c      	beq.n	8000dcc <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000db2:	4bb5      	ldr	r3, [pc, #724]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	f003 030c 	and.w	r3, r3, #12
 8000dba:	2b08      	cmp	r3, #8
 8000dbc:	f040 8082 	bne.w	8000ec4 <HAL_RCC_OscConfig+0x140>
 8000dc0:	4bb1      	ldr	r3, [pc, #708]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d07b      	beq.n	8000ec4 <HAL_RCC_OscConfig+0x140>
 8000dcc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dd0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000dd8:	fa93 f2a3 	rbit	r2, r3
 8000ddc:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000de0:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000de2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000de6:	681b      	ldr	r3, [r3, #0]
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000de8:	fab3 f383 	clz	r3, r3
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	f043 0320 	orr.w	r3, r3, #32
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	095b      	lsrs	r3, r3, #5
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	2b01      	cmp	r3, #1
 8000dfc:	d102      	bne.n	8000e04 <HAL_RCC_OscConfig+0x80>
 8000dfe:	4ba2      	ldr	r3, [pc, #648]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	e039      	b.n	8000e78 <HAL_RCC_OscConfig+0xf4>
 8000e04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e08:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e0c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000e10:	fa93 f2a3 	rbit	r2, r3
 8000e14:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000e18:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000e1a:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	fab3 f383 	clz	r3, r3
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	f043 0320 	orr.w	r3, r3, #32
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	095b      	lsrs	r3, r3, #5
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	2b02      	cmp	r3, #2
 8000e34:	d102      	bne.n	8000e3c <HAL_RCC_OscConfig+0xb8>
 8000e36:	4b94      	ldr	r3, [pc, #592]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000e38:	6a1b      	ldr	r3, [r3, #32]
 8000e3a:	e01d      	b.n	8000e78 <HAL_RCC_OscConfig+0xf4>
 8000e3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e40:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e44:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000e48:	fa93 f2a3 	rbit	r2, r3
 8000e4c:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000e50:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000e52:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	fab3 f383 	clz	r3, r3
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	f043 0320 	orr.w	r3, r3, #32
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	b2db      	uxtb	r3, r3
 8000e66:	095b      	lsrs	r3, r3, #5
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	2b04      	cmp	r3, #4
 8000e6c:	d102      	bne.n	8000e74 <HAL_RCC_OscConfig+0xf0>
 8000e6e:	4b86      	ldr	r3, [pc, #536]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	e001      	b.n	8000e78 <HAL_RCC_OscConfig+0xf4>
 8000e74:	4b84      	ldr	r3, [pc, #528]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e78:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e7c:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e80:	f8d7 21cc 	ldr.w	r2, [r7, #460]	; 0x1cc
 8000e84:	fa92 f1a2 	rbit	r1, r2
 8000e88:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 8000e8c:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000e8e:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 8000e92:	6812      	ldr	r2, [r2, #0]
 8000e94:	fab2 f282 	clz	r2, r2
 8000e98:	b2d2      	uxtb	r2, r2
 8000e9a:	f042 0220 	orr.w	r2, r2, #32
 8000e9e:	b2d2      	uxtb	r2, r2
 8000ea0:	b2d2      	uxtb	r2, r2
 8000ea2:	f002 021f 	and.w	r2, r2, #31
 8000ea6:	40d3      	lsrs	r3, r2
 8000ea8:	f003 0301 	and.w	r3, r3, #1
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	f000 8161 	beq.w	8001174 <HAL_RCC_OscConfig+0x3f0>
 8000eb2:	1d3b      	adds	r3, r7, #4
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	f040 815b 	bne.w	8001174 <HAL_RCC_OscConfig+0x3f0>
      {
        return HAL_ERROR;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	f001 b81a 	b.w	8001ef8 <HAL_RCC_OscConfig+0x1174>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ec4:	1d3b      	adds	r3, r7, #4
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ece:	d106      	bne.n	8000ede <HAL_RCC_OscConfig+0x15a>
 8000ed0:	4a6d      	ldr	r2, [pc, #436]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000ed2:	4b6d      	ldr	r3, [pc, #436]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000eda:	6013      	str	r3, [r2, #0]
 8000edc:	e030      	b.n	8000f40 <HAL_RCC_OscConfig+0x1bc>
 8000ede:	1d3b      	adds	r3, r7, #4
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d10c      	bne.n	8000f02 <HAL_RCC_OscConfig+0x17e>
 8000ee8:	4a67      	ldr	r2, [pc, #412]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000eea:	4b67      	ldr	r3, [pc, #412]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ef2:	6013      	str	r3, [r2, #0]
 8000ef4:	4a64      	ldr	r2, [pc, #400]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000ef6:	4b64      	ldr	r3, [pc, #400]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000efe:	6013      	str	r3, [r2, #0]
 8000f00:	e01e      	b.n	8000f40 <HAL_RCC_OscConfig+0x1bc>
 8000f02:	1d3b      	adds	r3, r7, #4
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f0c:	d10c      	bne.n	8000f28 <HAL_RCC_OscConfig+0x1a4>
 8000f0e:	4a5e      	ldr	r2, [pc, #376]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000f10:	4b5d      	ldr	r3, [pc, #372]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f18:	6013      	str	r3, [r2, #0]
 8000f1a:	4a5b      	ldr	r2, [pc, #364]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000f1c:	4b5a      	ldr	r3, [pc, #360]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f24:	6013      	str	r3, [r2, #0]
 8000f26:	e00b      	b.n	8000f40 <HAL_RCC_OscConfig+0x1bc>
 8000f28:	4a57      	ldr	r2, [pc, #348]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000f2a:	4b57      	ldr	r3, [pc, #348]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f32:	6013      	str	r3, [r2, #0]
 8000f34:	4a54      	ldr	r2, [pc, #336]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000f36:	4b54      	ldr	r3, [pc, #336]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f3e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f40:	4951      	ldr	r1, [pc, #324]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000f42:	4b51      	ldr	r3, [pc, #324]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000f44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f46:	f023 020f 	bic.w	r2, r3, #15
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	689b      	ldr	r3, [r3, #8]
 8000f50:	4313      	orrs	r3, r2
 8000f52:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f54:	1d3b      	adds	r3, r7, #4
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	f000 8083 	beq.w	8001066 <HAL_RCC_OscConfig+0x2e2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f60:	f7ff fc2e 	bl	80007c0 <HAL_GetTick>
 8000f64:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f68:	e00a      	b.n	8000f80 <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f6a:	f7ff fc29 	bl	80007c0 <HAL_GetTick>
 8000f6e:	4602      	mov	r2, r0
 8000f70:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f74:	1ad3      	subs	r3, r2, r3
 8000f76:	2b64      	cmp	r3, #100	; 0x64
 8000f78:	d902      	bls.n	8000f80 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8000f7a:	2303      	movs	r3, #3
 8000f7c:	f000 bfbc 	b.w	8001ef8 <HAL_RCC_OscConfig+0x1174>
 8000f80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f84:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f88:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000f8c:	fa93 f2a3 	rbit	r2, r3
 8000f90:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000f94:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000f96:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000f9a:	681b      	ldr	r3, [r3, #0]
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f9c:	fab3 f383 	clz	r3, r3
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	f043 0320 	orr.w	r3, r3, #32
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	095b      	lsrs	r3, r3, #5
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d102      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x234>
 8000fb2:	4b35      	ldr	r3, [pc, #212]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	e039      	b.n	800102c <HAL_RCC_OscConfig+0x2a8>
 8000fb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fbc:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fc0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000fc4:	fa93 f2a3 	rbit	r2, r3
 8000fc8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000fcc:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000fce:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	fab3 f383 	clz	r3, r3
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	f043 0320 	orr.w	r3, r3, #32
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	095b      	lsrs	r3, r3, #5
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	2b02      	cmp	r3, #2
 8000fe8:	d102      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x26c>
 8000fea:	4b27      	ldr	r3, [pc, #156]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8000fec:	6a1b      	ldr	r3, [r3, #32]
 8000fee:	e01d      	b.n	800102c <HAL_RCC_OscConfig+0x2a8>
 8000ff0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ff4:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ff8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000ffc:	fa93 f2a3 	rbit	r2, r3
 8001000:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001004:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001006:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	fab3 f383 	clz	r3, r3
 8001010:	b2db      	uxtb	r3, r3
 8001012:	f043 0320 	orr.w	r3, r3, #32
 8001016:	b2db      	uxtb	r3, r3
 8001018:	b2db      	uxtb	r3, r3
 800101a:	095b      	lsrs	r3, r3, #5
 800101c:	b2db      	uxtb	r3, r3
 800101e:	2b04      	cmp	r3, #4
 8001020:	d102      	bne.n	8001028 <HAL_RCC_OscConfig+0x2a4>
 8001022:	4b19      	ldr	r3, [pc, #100]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	e001      	b.n	800102c <HAL_RCC_OscConfig+0x2a8>
 8001028:	4b17      	ldr	r3, [pc, #92]	; (8001088 <HAL_RCC_OscConfig+0x304>)
 800102a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800102c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001030:	f8c7 21ec 	str.w	r2, [r7, #492]	; 0x1ec
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001034:	f8d7 21ec 	ldr.w	r2, [r7, #492]	; 0x1ec
 8001038:	fa92 f1a2 	rbit	r1, r2
 800103c:	f107 02e4 	add.w	r2, r7, #228	; 0xe4
 8001040:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001042:	f107 02e4 	add.w	r2, r7, #228	; 0xe4
 8001046:	6812      	ldr	r2, [r2, #0]
 8001048:	fab2 f282 	clz	r2, r2
 800104c:	b2d2      	uxtb	r2, r2
 800104e:	f042 0220 	orr.w	r2, r2, #32
 8001052:	b2d2      	uxtb	r2, r2
 8001054:	b2d2      	uxtb	r2, r2
 8001056:	f002 021f 	and.w	r2, r2, #31
 800105a:	40d3      	lsrs	r3, r2
 800105c:	f003 0301 	and.w	r3, r3, #1
 8001060:	2b00      	cmp	r3, #0
 8001062:	d082      	beq.n	8000f6a <HAL_RCC_OscConfig+0x1e6>
 8001064:	e087      	b.n	8001176 <HAL_RCC_OscConfig+0x3f2>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001066:	f7ff fbab 	bl	80007c0 <HAL_GetTick>
 800106a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800106e:	e00d      	b.n	800108c <HAL_RCC_OscConfig+0x308>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001070:	f7ff fba6 	bl	80007c0 <HAL_GetTick>
 8001074:	4602      	mov	r2, r0
 8001076:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800107a:	1ad3      	subs	r3, r2, r3
 800107c:	2b64      	cmp	r3, #100	; 0x64
 800107e:	d905      	bls.n	800108c <HAL_RCC_OscConfig+0x308>
          {
            return HAL_TIMEOUT;
 8001080:	2303      	movs	r3, #3
 8001082:	f000 bf39 	b.w	8001ef8 <HAL_RCC_OscConfig+0x1174>
 8001086:	bf00      	nop
 8001088:	40021000 	.word	0x40021000
 800108c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001090:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001094:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8001098:	fa93 f2a3 	rbit	r2, r3
 800109c:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80010a0:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80010a2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80010a6:	681b      	ldr	r3, [r3, #0]
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010a8:	fab3 f383 	clz	r3, r3
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	f043 0320 	orr.w	r3, r3, #32
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	095b      	lsrs	r3, r3, #5
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d102      	bne.n	80010c4 <HAL_RCC_OscConfig+0x340>
 80010be:	4bb6      	ldr	r3, [pc, #728]	; (8001398 <HAL_RCC_OscConfig+0x614>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	e039      	b.n	8001138 <HAL_RCC_OscConfig+0x3b4>
 80010c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010c8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010cc:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80010d0:	fa93 f2a3 	rbit	r2, r3
 80010d4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80010d8:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80010da:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	fab3 f383 	clz	r3, r3
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	f043 0320 	orr.w	r3, r3, #32
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	095b      	lsrs	r3, r3, #5
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	2b02      	cmp	r3, #2
 80010f4:	d102      	bne.n	80010fc <HAL_RCC_OscConfig+0x378>
 80010f6:	4ba8      	ldr	r3, [pc, #672]	; (8001398 <HAL_RCC_OscConfig+0x614>)
 80010f8:	6a1b      	ldr	r3, [r3, #32]
 80010fa:	e01d      	b.n	8001138 <HAL_RCC_OscConfig+0x3b4>
 80010fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001100:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001104:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001108:	fa93 f2a3 	rbit	r2, r3
 800110c:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001110:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001112:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	fab3 f383 	clz	r3, r3
 800111c:	b2db      	uxtb	r3, r3
 800111e:	f043 0320 	orr.w	r3, r3, #32
 8001122:	b2db      	uxtb	r3, r3
 8001124:	b2db      	uxtb	r3, r3
 8001126:	095b      	lsrs	r3, r3, #5
 8001128:	b2db      	uxtb	r3, r3
 800112a:	2b04      	cmp	r3, #4
 800112c:	d102      	bne.n	8001134 <HAL_RCC_OscConfig+0x3b0>
 800112e:	4b9a      	ldr	r3, [pc, #616]	; (8001398 <HAL_RCC_OscConfig+0x614>)
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	e001      	b.n	8001138 <HAL_RCC_OscConfig+0x3b4>
 8001134:	4b98      	ldr	r3, [pc, #608]	; (8001398 <HAL_RCC_OscConfig+0x614>)
 8001136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001138:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800113c:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001140:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001144:	fa92 f1a2 	rbit	r1, r2
 8001148:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 800114c:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800114e:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 8001152:	6812      	ldr	r2, [r2, #0]
 8001154:	fab2 f282 	clz	r2, r2
 8001158:	b2d2      	uxtb	r2, r2
 800115a:	f042 0220 	orr.w	r2, r2, #32
 800115e:	b2d2      	uxtb	r2, r2
 8001160:	b2d2      	uxtb	r2, r2
 8001162:	f002 021f 	and.w	r2, r2, #31
 8001166:	40d3      	lsrs	r3, r2
 8001168:	f003 0301 	and.w	r3, r3, #1
 800116c:	2b00      	cmp	r3, #0
 800116e:	f47f af7f 	bne.w	8001070 <HAL_RCC_OscConfig+0x2ec>
 8001172:	e000      	b.n	8001176 <HAL_RCC_OscConfig+0x3f2>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001174:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001176:	1d3b      	adds	r3, r7, #4
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f003 0302 	and.w	r3, r3, #2
 8001180:	2b00      	cmp	r3, #0
 8001182:	f000 81f4 	beq.w	800156e <HAL_RCC_OscConfig+0x7ea>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001186:	4b84      	ldr	r3, [pc, #528]	; (8001398 <HAL_RCC_OscConfig+0x614>)
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f003 030c 	and.w	r3, r3, #12
 800118e:	2b00      	cmp	r3, #0
 8001190:	d00d      	beq.n	80011ae <HAL_RCC_OscConfig+0x42a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001192:	4b81      	ldr	r3, [pc, #516]	; (8001398 <HAL_RCC_OscConfig+0x614>)
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f003 030c 	and.w	r3, r3, #12
 800119a:	2b08      	cmp	r3, #8
 800119c:	f040 8099 	bne.w	80012d2 <HAL_RCC_OscConfig+0x54e>
 80011a0:	4b7d      	ldr	r3, [pc, #500]	; (8001398 <HAL_RCC_OscConfig+0x614>)
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	f040 8092 	bne.w	80012d2 <HAL_RCC_OscConfig+0x54e>
 80011ae:	2302      	movs	r3, #2
 80011b0:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011b4:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 80011b8:	fa93 f2a3 	rbit	r2, r3
 80011bc:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80011c0:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80011c2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80011c6:	681b      	ldr	r3, [r3, #0]
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011c8:	fab3 f383 	clz	r3, r3
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	f043 0320 	orr.w	r3, r3, #32
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	095b      	lsrs	r3, r3, #5
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d102      	bne.n	80011e4 <HAL_RCC_OscConfig+0x460>
 80011de:	4b6e      	ldr	r3, [pc, #440]	; (8001398 <HAL_RCC_OscConfig+0x614>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	e037      	b.n	8001254 <HAL_RCC_OscConfig+0x4d0>
 80011e4:	2302      	movs	r3, #2
 80011e6:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ea:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80011ee:	fa93 f2a3 	rbit	r2, r3
 80011f2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80011f6:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80011f8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	fab3 f383 	clz	r3, r3
 8001202:	b2db      	uxtb	r3, r3
 8001204:	f043 0320 	orr.w	r3, r3, #32
 8001208:	b2db      	uxtb	r3, r3
 800120a:	b2db      	uxtb	r3, r3
 800120c:	095b      	lsrs	r3, r3, #5
 800120e:	b2db      	uxtb	r3, r3
 8001210:	2b02      	cmp	r3, #2
 8001212:	d102      	bne.n	800121a <HAL_RCC_OscConfig+0x496>
 8001214:	4b60      	ldr	r3, [pc, #384]	; (8001398 <HAL_RCC_OscConfig+0x614>)
 8001216:	6a1b      	ldr	r3, [r3, #32]
 8001218:	e01c      	b.n	8001254 <HAL_RCC_OscConfig+0x4d0>
 800121a:	2302      	movs	r3, #2
 800121c:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001220:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001224:	fa93 f2a3 	rbit	r2, r3
 8001228:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800122c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800122e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	fab3 f383 	clz	r3, r3
 8001238:	b2db      	uxtb	r3, r3
 800123a:	f043 0320 	orr.w	r3, r3, #32
 800123e:	b2db      	uxtb	r3, r3
 8001240:	b2db      	uxtb	r3, r3
 8001242:	095b      	lsrs	r3, r3, #5
 8001244:	b2db      	uxtb	r3, r3
 8001246:	2b04      	cmp	r3, #4
 8001248:	d102      	bne.n	8001250 <HAL_RCC_OscConfig+0x4cc>
 800124a:	4b53      	ldr	r3, [pc, #332]	; (8001398 <HAL_RCC_OscConfig+0x614>)
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	e001      	b.n	8001254 <HAL_RCC_OscConfig+0x4d0>
 8001250:	4b51      	ldr	r3, [pc, #324]	; (8001398 <HAL_RCC_OscConfig+0x614>)
 8001252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001254:	2202      	movs	r2, #2
 8001256:	f8c7 2190 	str.w	r2, [r7, #400]	; 0x190
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800125a:	f8d7 2190 	ldr.w	r2, [r7, #400]	; 0x190
 800125e:	fa92 f1a2 	rbit	r1, r2
 8001262:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 8001266:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001268:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 800126c:	6812      	ldr	r2, [r2, #0]
 800126e:	fab2 f282 	clz	r2, r2
 8001272:	b2d2      	uxtb	r2, r2
 8001274:	f042 0220 	orr.w	r2, r2, #32
 8001278:	b2d2      	uxtb	r2, r2
 800127a:	b2d2      	uxtb	r2, r2
 800127c:	f002 021f 	and.w	r2, r2, #31
 8001280:	40d3      	lsrs	r3, r2
 8001282:	f003 0301 	and.w	r3, r3, #1
 8001286:	2b00      	cmp	r3, #0
 8001288:	d007      	beq.n	800129a <HAL_RCC_OscConfig+0x516>
 800128a:	1d3b      	adds	r3, r7, #4
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	691b      	ldr	r3, [r3, #16]
 8001290:	2b01      	cmp	r3, #1
 8001292:	d002      	beq.n	800129a <HAL_RCC_OscConfig+0x516>
      {
        return HAL_ERROR;
 8001294:	2301      	movs	r3, #1
 8001296:	f000 be2f 	b.w	8001ef8 <HAL_RCC_OscConfig+0x1174>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800129a:	4c3f      	ldr	r4, [pc, #252]	; (8001398 <HAL_RCC_OscConfig+0x614>)
 800129c:	4b3e      	ldr	r3, [pc, #248]	; (8001398 <HAL_RCC_OscConfig+0x614>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012a4:	1d3b      	adds	r3, r7, #4
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	6959      	ldr	r1, [r3, #20]
 80012aa:	23f8      	movs	r3, #248	; 0xf8
 80012ac:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012b0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80012b4:	fa93 f0a3 	rbit	r0, r3
 80012b8:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80012bc:	6018      	str	r0, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80012be:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	fab3 f383 	clz	r3, r3
 80012c8:	fa01 f303 	lsl.w	r3, r1, r3
 80012cc:	4313      	orrs	r3, r2
 80012ce:	6023      	str	r3, [r4, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012d0:	e14d      	b.n	800156e <HAL_RCC_OscConfig+0x7ea>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012d2:	1d3b      	adds	r3, r7, #4
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	691b      	ldr	r3, [r3, #16]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	f000 80b3 	beq.w	8001444 <HAL_RCC_OscConfig+0x6c0>
 80012de:	2301      	movs	r3, #1
 80012e0:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012e4:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80012e8:	fa93 f2a3 	rbit	r2, r3
 80012ec:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80012f0:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80012f2:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80012f6:	681b      	ldr	r3, [r3, #0]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012f8:	fab3 f383 	clz	r3, r3
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001302:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001306:	461a      	mov	r2, r3
 8001308:	2301      	movs	r3, #1
 800130a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800130c:	f7ff fa58 	bl	80007c0 <HAL_GetTick>
 8001310:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001314:	e00a      	b.n	800132c <HAL_RCC_OscConfig+0x5a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001316:	f7ff fa53 	bl	80007c0 <HAL_GetTick>
 800131a:	4602      	mov	r2, r0
 800131c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b02      	cmp	r3, #2
 8001324:	d902      	bls.n	800132c <HAL_RCC_OscConfig+0x5a8>
          {
            return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	f000 bde6 	b.w	8001ef8 <HAL_RCC_OscConfig+0x1174>
 800132c:	2302      	movs	r3, #2
 800132e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001332:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001336:	fa93 f2a3 	rbit	r2, r3
 800133a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800133e:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001340:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001344:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001346:	fab3 f383 	clz	r3, r3
 800134a:	b2db      	uxtb	r3, r3
 800134c:	f043 0320 	orr.w	r3, r3, #32
 8001350:	b2db      	uxtb	r3, r3
 8001352:	b2db      	uxtb	r3, r3
 8001354:	095b      	lsrs	r3, r3, #5
 8001356:	b2db      	uxtb	r3, r3
 8001358:	2b01      	cmp	r3, #1
 800135a:	d102      	bne.n	8001362 <HAL_RCC_OscConfig+0x5de>
 800135c:	4b0e      	ldr	r3, [pc, #56]	; (8001398 <HAL_RCC_OscConfig+0x614>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	e039      	b.n	80013d6 <HAL_RCC_OscConfig+0x652>
 8001362:	2302      	movs	r3, #2
 8001364:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001368:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800136c:	fa93 f2a3 	rbit	r2, r3
 8001370:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001374:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001376:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	fab3 f383 	clz	r3, r3
 8001380:	b2db      	uxtb	r3, r3
 8001382:	f043 0320 	orr.w	r3, r3, #32
 8001386:	b2db      	uxtb	r3, r3
 8001388:	b2db      	uxtb	r3, r3
 800138a:	095b      	lsrs	r3, r3, #5
 800138c:	b2db      	uxtb	r3, r3
 800138e:	2b02      	cmp	r3, #2
 8001390:	d104      	bne.n	800139c <HAL_RCC_OscConfig+0x618>
 8001392:	4b01      	ldr	r3, [pc, #4]	; (8001398 <HAL_RCC_OscConfig+0x614>)
 8001394:	6a1b      	ldr	r3, [r3, #32]
 8001396:	e01e      	b.n	80013d6 <HAL_RCC_OscConfig+0x652>
 8001398:	40021000 	.word	0x40021000
 800139c:	2302      	movs	r3, #2
 800139e:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013a2:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 80013a6:	fa93 f2a3 	rbit	r2, r3
 80013aa:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80013ae:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80013b0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	fab3 f383 	clz	r3, r3
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	f043 0320 	orr.w	r3, r3, #32
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	095b      	lsrs	r3, r3, #5
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	2b04      	cmp	r3, #4
 80013ca:	d102      	bne.n	80013d2 <HAL_RCC_OscConfig+0x64e>
 80013cc:	4bb9      	ldr	r3, [pc, #740]	; (80016b4 <HAL_RCC_OscConfig+0x930>)
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	e001      	b.n	80013d6 <HAL_RCC_OscConfig+0x652>
 80013d2:	4bb8      	ldr	r3, [pc, #736]	; (80016b4 <HAL_RCC_OscConfig+0x930>)
 80013d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d6:	2202      	movs	r2, #2
 80013d8:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013dc:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80013e0:	fa92 f1a2 	rbit	r1, r2
 80013e4:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80013e8:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80013ea:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80013ee:	6812      	ldr	r2, [r2, #0]
 80013f0:	fab2 f282 	clz	r2, r2
 80013f4:	b2d2      	uxtb	r2, r2
 80013f6:	f042 0220 	orr.w	r2, r2, #32
 80013fa:	b2d2      	uxtb	r2, r2
 80013fc:	b2d2      	uxtb	r2, r2
 80013fe:	f002 021f 	and.w	r2, r2, #31
 8001402:	40d3      	lsrs	r3, r2
 8001404:	f003 0301 	and.w	r3, r3, #1
 8001408:	2b00      	cmp	r3, #0
 800140a:	d084      	beq.n	8001316 <HAL_RCC_OscConfig+0x592>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800140c:	4ca9      	ldr	r4, [pc, #676]	; (80016b4 <HAL_RCC_OscConfig+0x930>)
 800140e:	4ba9      	ldr	r3, [pc, #676]	; (80016b4 <HAL_RCC_OscConfig+0x930>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001416:	1d3b      	adds	r3, r7, #4
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	6959      	ldr	r1, [r3, #20]
 800141c:	23f8      	movs	r3, #248	; 0xf8
 800141e:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001422:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001426:	fa93 f0a3 	rbit	r0, r3
 800142a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800142e:	6018      	str	r0, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001430:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	fab3 f383 	clz	r3, r3
 800143a:	fa01 f303 	lsl.w	r3, r1, r3
 800143e:	4313      	orrs	r3, r2
 8001440:	6023      	str	r3, [r4, #0]
 8001442:	e094      	b.n	800156e <HAL_RCC_OscConfig+0x7ea>
 8001444:	2301      	movs	r3, #1
 8001446:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800144a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800144e:	fa93 f2a3 	rbit	r2, r3
 8001452:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001456:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001458:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800145c:	681b      	ldr	r3, [r3, #0]
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800145e:	fab3 f383 	clz	r3, r3
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001468:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 800146c:	461a      	mov	r2, r3
 800146e:	2300      	movs	r3, #0
 8001470:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001472:	f7ff f9a5 	bl	80007c0 <HAL_GetTick>
 8001476:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800147a:	e00a      	b.n	8001492 <HAL_RCC_OscConfig+0x70e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800147c:	f7ff f9a0 	bl	80007c0 <HAL_GetTick>
 8001480:	4602      	mov	r2, r0
 8001482:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	2b02      	cmp	r3, #2
 800148a:	d902      	bls.n	8001492 <HAL_RCC_OscConfig+0x70e>
          {
            return HAL_TIMEOUT;
 800148c:	2303      	movs	r3, #3
 800148e:	f000 bd33 	b.w	8001ef8 <HAL_RCC_OscConfig+0x1174>
 8001492:	2302      	movs	r3, #2
 8001494:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001498:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800149c:	fa93 f2a3 	rbit	r2, r3
 80014a0:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80014a4:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80014a6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80014aa:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014ac:	fab3 f383 	clz	r3, r3
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	f043 0320 	orr.w	r3, r3, #32
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	095b      	lsrs	r3, r3, #5
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d102      	bne.n	80014c8 <HAL_RCC_OscConfig+0x744>
 80014c2:	4b7c      	ldr	r3, [pc, #496]	; (80016b4 <HAL_RCC_OscConfig+0x930>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	e037      	b.n	8001538 <HAL_RCC_OscConfig+0x7b4>
 80014c8:	2302      	movs	r3, #2
 80014ca:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ce:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80014d2:	fa93 f2a3 	rbit	r2, r3
 80014d6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80014da:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80014dc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	fab3 f383 	clz	r3, r3
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	f043 0320 	orr.w	r3, r3, #32
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	095b      	lsrs	r3, r3, #5
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	2b02      	cmp	r3, #2
 80014f6:	d102      	bne.n	80014fe <HAL_RCC_OscConfig+0x77a>
 80014f8:	4b6e      	ldr	r3, [pc, #440]	; (80016b4 <HAL_RCC_OscConfig+0x930>)
 80014fa:	6a1b      	ldr	r3, [r3, #32]
 80014fc:	e01c      	b.n	8001538 <HAL_RCC_OscConfig+0x7b4>
 80014fe:	2302      	movs	r3, #2
 8001500:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001504:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001508:	fa93 f2a3 	rbit	r2, r3
 800150c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001510:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001512:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	fab3 f383 	clz	r3, r3
 800151c:	b2db      	uxtb	r3, r3
 800151e:	f043 0320 	orr.w	r3, r3, #32
 8001522:	b2db      	uxtb	r3, r3
 8001524:	b2db      	uxtb	r3, r3
 8001526:	095b      	lsrs	r3, r3, #5
 8001528:	b2db      	uxtb	r3, r3
 800152a:	2b04      	cmp	r3, #4
 800152c:	d102      	bne.n	8001534 <HAL_RCC_OscConfig+0x7b0>
 800152e:	4b61      	ldr	r3, [pc, #388]	; (80016b4 <HAL_RCC_OscConfig+0x930>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	e001      	b.n	8001538 <HAL_RCC_OscConfig+0x7b4>
 8001534:	4b5f      	ldr	r3, [pc, #380]	; (80016b4 <HAL_RCC_OscConfig+0x930>)
 8001536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001538:	2202      	movs	r2, #2
 800153a:	f8c7 21a0 	str.w	r2, [r7, #416]	; 0x1a0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800153e:	f8d7 21a0 	ldr.w	r2, [r7, #416]	; 0x1a0
 8001542:	fa92 f1a2 	rbit	r1, r2
 8001546:	f107 0294 	add.w	r2, r7, #148	; 0x94
 800154a:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800154c:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8001550:	6812      	ldr	r2, [r2, #0]
 8001552:	fab2 f282 	clz	r2, r2
 8001556:	b2d2      	uxtb	r2, r2
 8001558:	f042 0220 	orr.w	r2, r2, #32
 800155c:	b2d2      	uxtb	r2, r2
 800155e:	b2d2      	uxtb	r2, r2
 8001560:	f002 021f 	and.w	r2, r2, #31
 8001564:	40d3      	lsrs	r3, r2
 8001566:	f003 0301 	and.w	r3, r3, #1
 800156a:	2b00      	cmp	r3, #0
 800156c:	d186      	bne.n	800147c <HAL_RCC_OscConfig+0x6f8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800156e:	1d3b      	adds	r3, r7, #4
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f003 0308 	and.w	r3, r3, #8
 8001578:	2b00      	cmp	r3, #0
 800157a:	f000 8132 	beq.w	80017e2 <HAL_RCC_OscConfig+0xa5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800157e:	1d3b      	adds	r3, r7, #4
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	2b00      	cmp	r3, #0
 8001586:	f000 8099 	beq.w	80016bc <HAL_RCC_OscConfig+0x938>
 800158a:	2301      	movs	r3, #1
 800158c:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001590:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8001594:	fa93 f2a3 	rbit	r2, r3
 8001598:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800159c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800159e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80015a2:	681b      	ldr	r3, [r3, #0]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015a4:	fab3 f383 	clz	r3, r3
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	461a      	mov	r2, r3
 80015ac:	4b42      	ldr	r3, [pc, #264]	; (80016b8 <HAL_RCC_OscConfig+0x934>)
 80015ae:	4413      	add	r3, r2
 80015b0:	461a      	mov	r2, r3
 80015b2:	2301      	movs	r3, #1
 80015b4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015b6:	f7ff f903 	bl	80007c0 <HAL_GetTick>
 80015ba:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015be:	e00a      	b.n	80015d6 <HAL_RCC_OscConfig+0x852>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015c0:	f7ff f8fe 	bl	80007c0 <HAL_GetTick>
 80015c4:	4602      	mov	r2, r0
 80015c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d902      	bls.n	80015d6 <HAL_RCC_OscConfig+0x852>
        {
          return HAL_TIMEOUT;
 80015d0:	2303      	movs	r3, #3
 80015d2:	f000 bc91 	b.w	8001ef8 <HAL_RCC_OscConfig+0x1174>
 80015d6:	2302      	movs	r3, #2
 80015d8:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015dc:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80015e0:	fa93 f2a3 	rbit	r2, r3
 80015e4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80015e8:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80015ea:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80015ee:	681b      	ldr	r3, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015f0:	fab3 f383 	clz	r3, r3
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	095b      	lsrs	r3, r3, #5
 8001600:	b2db      	uxtb	r3, r3
 8001602:	2b01      	cmp	r3, #1
 8001604:	d102      	bne.n	800160c <HAL_RCC_OscConfig+0x888>
 8001606:	4b2b      	ldr	r3, [pc, #172]	; (80016b4 <HAL_RCC_OscConfig+0x930>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	e037      	b.n	800167c <HAL_RCC_OscConfig+0x8f8>
 800160c:	2302      	movs	r3, #2
 800160e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001612:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001616:	fa93 f2a3 	rbit	r2, r3
 800161a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800161e:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001620:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	fab3 f383 	clz	r3, r3
 800162a:	b2db      	uxtb	r3, r3
 800162c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001630:	b2db      	uxtb	r3, r3
 8001632:	b2db      	uxtb	r3, r3
 8001634:	095b      	lsrs	r3, r3, #5
 8001636:	b2db      	uxtb	r3, r3
 8001638:	2b02      	cmp	r3, #2
 800163a:	d102      	bne.n	8001642 <HAL_RCC_OscConfig+0x8be>
 800163c:	4b1d      	ldr	r3, [pc, #116]	; (80016b4 <HAL_RCC_OscConfig+0x930>)
 800163e:	6a1b      	ldr	r3, [r3, #32]
 8001640:	e01c      	b.n	800167c <HAL_RCC_OscConfig+0x8f8>
 8001642:	2302      	movs	r3, #2
 8001644:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001648:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 800164c:	fa93 f2a3 	rbit	r2, r3
 8001650:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001654:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001656:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	fab3 f383 	clz	r3, r3
 8001660:	b2db      	uxtb	r3, r3
 8001662:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001666:	b2db      	uxtb	r3, r3
 8001668:	b2db      	uxtb	r3, r3
 800166a:	095b      	lsrs	r3, r3, #5
 800166c:	b2db      	uxtb	r3, r3
 800166e:	2b04      	cmp	r3, #4
 8001670:	d102      	bne.n	8001678 <HAL_RCC_OscConfig+0x8f4>
 8001672:	4b10      	ldr	r3, [pc, #64]	; (80016b4 <HAL_RCC_OscConfig+0x930>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	e001      	b.n	800167c <HAL_RCC_OscConfig+0x8f8>
 8001678:	4b0e      	ldr	r3, [pc, #56]	; (80016b4 <HAL_RCC_OscConfig+0x930>)
 800167a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800167c:	2202      	movs	r2, #2
 800167e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001682:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001686:	fa92 f1a2 	rbit	r1, r2
 800168a:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800168e:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001690:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001694:	6812      	ldr	r2, [r2, #0]
 8001696:	fab2 f282 	clz	r2, r2
 800169a:	b2d2      	uxtb	r2, r2
 800169c:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80016a0:	b2d2      	uxtb	r2, r2
 80016a2:	b2d2      	uxtb	r2, r2
 80016a4:	f002 021f 	and.w	r2, r2, #31
 80016a8:	40d3      	lsrs	r3, r2
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d086      	beq.n	80015c0 <HAL_RCC_OscConfig+0x83c>
 80016b2:	e096      	b.n	80017e2 <HAL_RCC_OscConfig+0xa5e>
 80016b4:	40021000 	.word	0x40021000
 80016b8:	42420480 	.word	0x42420480
 80016bc:	2301      	movs	r3, #1
 80016be:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016c2:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 80016c6:	fa93 f2a3 	rbit	r2, r3
 80016ca:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80016ce:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80016d0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80016d4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016d6:	fab3 f383 	clz	r3, r3
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	461a      	mov	r2, r3
 80016de:	4bb5      	ldr	r3, [pc, #724]	; (80019b4 <HAL_RCC_OscConfig+0xc30>)
 80016e0:	4413      	add	r3, r2
 80016e2:	461a      	mov	r2, r3
 80016e4:	2300      	movs	r3, #0
 80016e6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016e8:	f7ff f86a 	bl	80007c0 <HAL_GetTick>
 80016ec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016f0:	e009      	b.n	8001706 <HAL_RCC_OscConfig+0x982>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016f2:	f7ff f865 	bl	80007c0 <HAL_GetTick>
 80016f6:	4602      	mov	r2, r0
 80016f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	2b02      	cmp	r3, #2
 8001700:	d901      	bls.n	8001706 <HAL_RCC_OscConfig+0x982>
        {
          return HAL_TIMEOUT;
 8001702:	2303      	movs	r3, #3
 8001704:	e3f8      	b.n	8001ef8 <HAL_RCC_OscConfig+0x1174>
 8001706:	2302      	movs	r3, #2
 8001708:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800170c:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8001710:	fa93 f2a3 	rbit	r2, r3
 8001714:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001718:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800171a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800171e:	681b      	ldr	r3, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001720:	fab3 f383 	clz	r3, r3
 8001724:	b2db      	uxtb	r3, r3
 8001726:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800172a:	b2db      	uxtb	r3, r3
 800172c:	b2db      	uxtb	r3, r3
 800172e:	095b      	lsrs	r3, r3, #5
 8001730:	b2db      	uxtb	r3, r3
 8001732:	2b01      	cmp	r3, #1
 8001734:	d102      	bne.n	800173c <HAL_RCC_OscConfig+0x9b8>
 8001736:	4ba0      	ldr	r3, [pc, #640]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	e037      	b.n	80017ac <HAL_RCC_OscConfig+0xa28>
 800173c:	2302      	movs	r3, #2
 800173e:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001742:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001746:	fa93 f2a3 	rbit	r2, r3
 800174a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800174e:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001750:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	fab3 f383 	clz	r3, r3
 800175a:	b2db      	uxtb	r3, r3
 800175c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001760:	b2db      	uxtb	r3, r3
 8001762:	b2db      	uxtb	r3, r3
 8001764:	095b      	lsrs	r3, r3, #5
 8001766:	b2db      	uxtb	r3, r3
 8001768:	2b02      	cmp	r3, #2
 800176a:	d102      	bne.n	8001772 <HAL_RCC_OscConfig+0x9ee>
 800176c:	4b92      	ldr	r3, [pc, #584]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 800176e:	6a1b      	ldr	r3, [r3, #32]
 8001770:	e01c      	b.n	80017ac <HAL_RCC_OscConfig+0xa28>
 8001772:	2302      	movs	r3, #2
 8001774:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001778:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800177c:	fa93 f2a3 	rbit	r2, r3
 8001780:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001784:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001786:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	fab3 f383 	clz	r3, r3
 8001790:	b2db      	uxtb	r3, r3
 8001792:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001796:	b2db      	uxtb	r3, r3
 8001798:	b2db      	uxtb	r3, r3
 800179a:	095b      	lsrs	r3, r3, #5
 800179c:	b2db      	uxtb	r3, r3
 800179e:	2b04      	cmp	r3, #4
 80017a0:	d102      	bne.n	80017a8 <HAL_RCC_OscConfig+0xa24>
 80017a2:	4b85      	ldr	r3, [pc, #532]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	e001      	b.n	80017ac <HAL_RCC_OscConfig+0xa28>
 80017a8:	4b83      	ldr	r3, [pc, #524]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 80017aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ac:	2202      	movs	r2, #2
 80017ae:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b2:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 80017b6:	fa92 f1a2 	rbit	r1, r2
 80017ba:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 80017be:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80017c0:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 80017c4:	6812      	ldr	r2, [r2, #0]
 80017c6:	fab2 f282 	clz	r2, r2
 80017ca:	b2d2      	uxtb	r2, r2
 80017cc:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80017d0:	b2d2      	uxtb	r2, r2
 80017d2:	b2d2      	uxtb	r2, r2
 80017d4:	f002 021f 	and.w	r2, r2, #31
 80017d8:	40d3      	lsrs	r3, r2
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d187      	bne.n	80016f2 <HAL_RCC_OscConfig+0x96e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017e2:	1d3b      	adds	r3, r7, #4
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 0304 	and.w	r3, r3, #4
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	f000 818f 	beq.w	8001b10 <HAL_RCC_OscConfig+0xd8c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017f2:	2300      	movs	r3, #0
 80017f4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017f8:	4b6f      	ldr	r3, [pc, #444]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 80017fa:	69db      	ldr	r3, [r3, #28]
 80017fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001800:	2b00      	cmp	r3, #0
 8001802:	d112      	bne.n	800182a <HAL_RCC_OscConfig+0xaa6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001804:	4a6c      	ldr	r2, [pc, #432]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 8001806:	4b6c      	ldr	r3, [pc, #432]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 8001808:	69db      	ldr	r3, [r3, #28]
 800180a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800180e:	61d3      	str	r3, [r2, #28]
 8001810:	4b69      	ldr	r3, [pc, #420]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 8001812:	69db      	ldr	r3, [r3, #28]
 8001814:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001818:	f107 030c 	add.w	r3, r7, #12
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	f107 030c 	add.w	r3, r7, #12
 8001822:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001824:	2301      	movs	r3, #1
 8001826:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800182a:	4b64      	ldr	r3, [pc, #400]	; (80019bc <HAL_RCC_OscConfig+0xc38>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001832:	2b00      	cmp	r3, #0
 8001834:	d11a      	bne.n	800186c <HAL_RCC_OscConfig+0xae8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001836:	4a61      	ldr	r2, [pc, #388]	; (80019bc <HAL_RCC_OscConfig+0xc38>)
 8001838:	4b60      	ldr	r3, [pc, #384]	; (80019bc <HAL_RCC_OscConfig+0xc38>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001840:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001842:	f7fe ffbd 	bl	80007c0 <HAL_GetTick>
 8001846:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800184a:	e009      	b.n	8001860 <HAL_RCC_OscConfig+0xadc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800184c:	f7fe ffb8 	bl	80007c0 <HAL_GetTick>
 8001850:	4602      	mov	r2, r0
 8001852:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001856:	1ad3      	subs	r3, r2, r3
 8001858:	2b64      	cmp	r3, #100	; 0x64
 800185a:	d901      	bls.n	8001860 <HAL_RCC_OscConfig+0xadc>
        {
          return HAL_TIMEOUT;
 800185c:	2303      	movs	r3, #3
 800185e:	e34b      	b.n	8001ef8 <HAL_RCC_OscConfig+0x1174>
      SET_BIT(PWR->CR, PWR_CR_DBP);
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001860:	4b56      	ldr	r3, [pc, #344]	; (80019bc <HAL_RCC_OscConfig+0xc38>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001868:	2b00      	cmp	r3, #0
 800186a:	d0ef      	beq.n	800184c <HAL_RCC_OscConfig+0xac8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800186c:	1d3b      	adds	r3, r7, #4
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	68db      	ldr	r3, [r3, #12]
 8001872:	2b01      	cmp	r3, #1
 8001874:	d106      	bne.n	8001884 <HAL_RCC_OscConfig+0xb00>
 8001876:	4a50      	ldr	r2, [pc, #320]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 8001878:	4b4f      	ldr	r3, [pc, #316]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 800187a:	6a1b      	ldr	r3, [r3, #32]
 800187c:	f043 0301 	orr.w	r3, r3, #1
 8001880:	6213      	str	r3, [r2, #32]
 8001882:	e02f      	b.n	80018e4 <HAL_RCC_OscConfig+0xb60>
 8001884:	1d3b      	adds	r3, r7, #4
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	68db      	ldr	r3, [r3, #12]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d10c      	bne.n	80018a8 <HAL_RCC_OscConfig+0xb24>
 800188e:	4a4a      	ldr	r2, [pc, #296]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 8001890:	4b49      	ldr	r3, [pc, #292]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 8001892:	6a1b      	ldr	r3, [r3, #32]
 8001894:	f023 0301 	bic.w	r3, r3, #1
 8001898:	6213      	str	r3, [r2, #32]
 800189a:	4a47      	ldr	r2, [pc, #284]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 800189c:	4b46      	ldr	r3, [pc, #280]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 800189e:	6a1b      	ldr	r3, [r3, #32]
 80018a0:	f023 0304 	bic.w	r3, r3, #4
 80018a4:	6213      	str	r3, [r2, #32]
 80018a6:	e01d      	b.n	80018e4 <HAL_RCC_OscConfig+0xb60>
 80018a8:	1d3b      	adds	r3, r7, #4
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	68db      	ldr	r3, [r3, #12]
 80018ae:	2b05      	cmp	r3, #5
 80018b0:	d10c      	bne.n	80018cc <HAL_RCC_OscConfig+0xb48>
 80018b2:	4a41      	ldr	r2, [pc, #260]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 80018b4:	4b40      	ldr	r3, [pc, #256]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 80018b6:	6a1b      	ldr	r3, [r3, #32]
 80018b8:	f043 0304 	orr.w	r3, r3, #4
 80018bc:	6213      	str	r3, [r2, #32]
 80018be:	4a3e      	ldr	r2, [pc, #248]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 80018c0:	4b3d      	ldr	r3, [pc, #244]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 80018c2:	6a1b      	ldr	r3, [r3, #32]
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	6213      	str	r3, [r2, #32]
 80018ca:	e00b      	b.n	80018e4 <HAL_RCC_OscConfig+0xb60>
 80018cc:	4a3a      	ldr	r2, [pc, #232]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 80018ce:	4b3a      	ldr	r3, [pc, #232]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 80018d0:	6a1b      	ldr	r3, [r3, #32]
 80018d2:	f023 0301 	bic.w	r3, r3, #1
 80018d6:	6213      	str	r3, [r2, #32]
 80018d8:	4a37      	ldr	r2, [pc, #220]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 80018da:	4b37      	ldr	r3, [pc, #220]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 80018dc:	6a1b      	ldr	r3, [r3, #32]
 80018de:	f023 0304 	bic.w	r3, r3, #4
 80018e2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018e4:	1d3b      	adds	r3, r7, #4
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	68db      	ldr	r3, [r3, #12]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	f000 8087 	beq.w	80019fe <HAL_RCC_OscConfig+0xc7a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018f0:	f7fe ff66 	bl	80007c0 <HAL_GetTick>
 80018f4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018f8:	e00b      	b.n	8001912 <HAL_RCC_OscConfig+0xb8e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018fa:	f7fe ff61 	bl	80007c0 <HAL_GetTick>
 80018fe:	4602      	mov	r2, r0
 8001900:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	f241 3288 	movw	r2, #5000	; 0x1388
 800190a:	4293      	cmp	r3, r2
 800190c:	d901      	bls.n	8001912 <HAL_RCC_OscConfig+0xb8e>
        {
          return HAL_TIMEOUT;
 800190e:	2303      	movs	r3, #3
 8001910:	e2f2      	b.n	8001ef8 <HAL_RCC_OscConfig+0x1174>
 8001912:	2302      	movs	r3, #2
 8001914:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001918:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800191c:	fa93 f2a3 	rbit	r2, r3
 8001920:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001924:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001926:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800192a:	681b      	ldr	r3, [r3, #0]
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800192c:	fab3 f383 	clz	r3, r3
 8001930:	b2db      	uxtb	r3, r3
 8001932:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001936:	b2db      	uxtb	r3, r3
 8001938:	b2db      	uxtb	r3, r3
 800193a:	095b      	lsrs	r3, r3, #5
 800193c:	b2db      	uxtb	r3, r3
 800193e:	2b01      	cmp	r3, #1
 8001940:	d102      	bne.n	8001948 <HAL_RCC_OscConfig+0xbc4>
 8001942:	4b1d      	ldr	r3, [pc, #116]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	e03d      	b.n	80019c4 <HAL_RCC_OscConfig+0xc40>
 8001948:	2302      	movs	r3, #2
 800194a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800194e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001952:	fa93 f2a3 	rbit	r2, r3
 8001956:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800195a:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800195c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	fab3 f383 	clz	r3, r3
 8001966:	b2db      	uxtb	r3, r3
 8001968:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800196c:	b2db      	uxtb	r3, r3
 800196e:	b2db      	uxtb	r3, r3
 8001970:	095b      	lsrs	r3, r3, #5
 8001972:	b2db      	uxtb	r3, r3
 8001974:	2b02      	cmp	r3, #2
 8001976:	d102      	bne.n	800197e <HAL_RCC_OscConfig+0xbfa>
 8001978:	4b0f      	ldr	r3, [pc, #60]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 800197a:	6a1b      	ldr	r3, [r3, #32]
 800197c:	e022      	b.n	80019c4 <HAL_RCC_OscConfig+0xc40>
 800197e:	2302      	movs	r3, #2
 8001980:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001984:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001988:	fa93 f2a3 	rbit	r2, r3
 800198c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001990:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001992:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	fab3 f383 	clz	r3, r3
 800199c:	b2db      	uxtb	r3, r3
 800199e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	095b      	lsrs	r3, r3, #5
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	2b04      	cmp	r3, #4
 80019ac:	d108      	bne.n	80019c0 <HAL_RCC_OscConfig+0xc3c>
 80019ae:	4b02      	ldr	r3, [pc, #8]	; (80019b8 <HAL_RCC_OscConfig+0xc34>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	e007      	b.n	80019c4 <HAL_RCC_OscConfig+0xc40>
 80019b4:	42420480 	.word	0x42420480
 80019b8:	40021000 	.word	0x40021000
 80019bc:	40007000 	.word	0x40007000
 80019c0:	4bbf      	ldr	r3, [pc, #764]	; (8001cc0 <HAL_RCC_OscConfig+0xf3c>)
 80019c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c4:	2202      	movs	r2, #2
 80019c6:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ca:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 80019ce:	fa92 f1a2 	rbit	r1, r2
 80019d2:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80019d6:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80019d8:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80019dc:	6812      	ldr	r2, [r2, #0]
 80019de:	fab2 f282 	clz	r2, r2
 80019e2:	b2d2      	uxtb	r2, r2
 80019e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019e8:	b2d2      	uxtb	r2, r2
 80019ea:	b2d2      	uxtb	r2, r2
 80019ec:	f002 021f 	and.w	r2, r2, #31
 80019f0:	40d3      	lsrs	r3, r2
 80019f2:	f003 0301 	and.w	r3, r3, #1
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	f43f af7f 	beq.w	80018fa <HAL_RCC_OscConfig+0xb76>
 80019fc:	e07e      	b.n	8001afc <HAL_RCC_OscConfig+0xd78>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019fe:	f7fe fedf 	bl	80007c0 <HAL_GetTick>
 8001a02:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a06:	e00b      	b.n	8001a20 <HAL_RCC_OscConfig+0xc9c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a08:	f7fe feda 	bl	80007c0 <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d901      	bls.n	8001a20 <HAL_RCC_OscConfig+0xc9c>
        {
          return HAL_TIMEOUT;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	e26b      	b.n	8001ef8 <HAL_RCC_OscConfig+0x1174>
 8001a20:	2302      	movs	r3, #2
 8001a22:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a26:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001a2a:	fa93 f2a3 	rbit	r2, r3
 8001a2e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001a32:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001a34:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001a38:	681b      	ldr	r3, [r3, #0]
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a3a:	fab3 f383 	clz	r3, r3
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	095b      	lsrs	r3, r3, #5
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d102      	bne.n	8001a56 <HAL_RCC_OscConfig+0xcd2>
 8001a50:	4b9b      	ldr	r3, [pc, #620]	; (8001cc0 <HAL_RCC_OscConfig+0xf3c>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	e037      	b.n	8001ac6 <HAL_RCC_OscConfig+0xd42>
 8001a56:	2302      	movs	r3, #2
 8001a58:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8001a60:	fa93 f2a3 	rbit	r2, r3
 8001a64:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001a68:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001a6a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	fab3 f383 	clz	r3, r3
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	095b      	lsrs	r3, r3, #5
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d102      	bne.n	8001a8c <HAL_RCC_OscConfig+0xd08>
 8001a86:	4b8e      	ldr	r3, [pc, #568]	; (8001cc0 <HAL_RCC_OscConfig+0xf3c>)
 8001a88:	6a1b      	ldr	r3, [r3, #32]
 8001a8a:	e01c      	b.n	8001ac6 <HAL_RCC_OscConfig+0xd42>
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a92:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8001a96:	fa93 f2a3 	rbit	r2, r3
 8001a9a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001a9e:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001aa0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	fab3 f383 	clz	r3, r3
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	095b      	lsrs	r3, r3, #5
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	2b04      	cmp	r3, #4
 8001aba:	d102      	bne.n	8001ac2 <HAL_RCC_OscConfig+0xd3e>
 8001abc:	4b80      	ldr	r3, [pc, #512]	; (8001cc0 <HAL_RCC_OscConfig+0xf3c>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	e001      	b.n	8001ac6 <HAL_RCC_OscConfig+0xd42>
 8001ac2:	4b7f      	ldr	r3, [pc, #508]	; (8001cc0 <HAL_RCC_OscConfig+0xf3c>)
 8001ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac6:	2202      	movs	r2, #2
 8001ac8:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001acc:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001ad0:	fa92 f1a2 	rbit	r1, r2
 8001ad4:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8001ad8:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001ada:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8001ade:	6812      	ldr	r2, [r2, #0]
 8001ae0:	fab2 f282 	clz	r2, r2
 8001ae4:	b2d2      	uxtb	r2, r2
 8001ae6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001aea:	b2d2      	uxtb	r2, r2
 8001aec:	b2d2      	uxtb	r2, r2
 8001aee:	f002 021f 	and.w	r2, r2, #31
 8001af2:	40d3      	lsrs	r3, r2
 8001af4:	f003 0301 	and.w	r3, r3, #1
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d185      	bne.n	8001a08 <HAL_RCC_OscConfig+0xc84>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001afc:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d105      	bne.n	8001b10 <HAL_RCC_OscConfig+0xd8c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b04:	4a6e      	ldr	r2, [pc, #440]	; (8001cc0 <HAL_RCC_OscConfig+0xf3c>)
 8001b06:	4b6e      	ldr	r3, [pc, #440]	; (8001cc0 <HAL_RCC_OscConfig+0xf3c>)
 8001b08:	69db      	ldr	r3, [r3, #28]
 8001b0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b0e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b10:	1d3b      	adds	r3, r7, #4
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	69db      	ldr	r3, [r3, #28]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	f000 81ed 	beq.w	8001ef6 <HAL_RCC_OscConfig+0x1172>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b1c:	4b68      	ldr	r3, [pc, #416]	; (8001cc0 <HAL_RCC_OscConfig+0xf3c>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f003 030c 	and.w	r3, r3, #12
 8001b24:	2b08      	cmp	r3, #8
 8001b26:	f000 81e4 	beq.w	8001ef2 <HAL_RCC_OscConfig+0x116e>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b2a:	1d3b      	adds	r3, r7, #4
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	69db      	ldr	r3, [r3, #28]
 8001b30:	2b02      	cmp	r3, #2
 8001b32:	f040 8144 	bne.w	8001dbe <HAL_RCC_OscConfig+0x103a>
 8001b36:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b3a:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b3e:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8001b42:	fa93 f2a3 	rbit	r2, r3
 8001b46:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b4a:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001b4c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b50:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b52:	fab3 f383 	clz	r3, r3
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001b5c:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001b60:	461a      	mov	r2, r3
 8001b62:	2300      	movs	r3, #0
 8001b64:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b66:	f7fe fe2b 	bl	80007c0 <HAL_GetTick>
 8001b6a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b6e:	e009      	b.n	8001b84 <HAL_RCC_OscConfig+0xe00>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b70:	f7fe fe26 	bl	80007c0 <HAL_GetTick>
 8001b74:	4602      	mov	r2, r0
 8001b76:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d901      	bls.n	8001b84 <HAL_RCC_OscConfig+0xe00>
          {
            return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e1b9      	b.n	8001ef8 <HAL_RCC_OscConfig+0x1174>
 8001b84:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b88:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b8c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001b90:	fa93 f2a3 	rbit	r2, r3
 8001b94:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001b98:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001b9a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001b9e:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ba0:	fab3 f383 	clz	r3, r3
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	f043 0320 	orr.w	r3, r3, #32
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	095b      	lsrs	r3, r3, #5
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d102      	bne.n	8001bbc <HAL_RCC_OscConfig+0xe38>
 8001bb6:	4b42      	ldr	r3, [pc, #264]	; (8001cc0 <HAL_RCC_OscConfig+0xf3c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	e039      	b.n	8001c30 <HAL_RCC_OscConfig+0xeac>
 8001bbc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001bc0:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc4:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001bc8:	fa93 f2a3 	rbit	r2, r3
 8001bcc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001bd0:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001bd2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	fab3 f383 	clz	r3, r3
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	f043 0320 	orr.w	r3, r3, #32
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	095b      	lsrs	r3, r3, #5
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b02      	cmp	r3, #2
 8001bec:	d102      	bne.n	8001bf4 <HAL_RCC_OscConfig+0xe70>
 8001bee:	4b34      	ldr	r3, [pc, #208]	; (8001cc0 <HAL_RCC_OscConfig+0xf3c>)
 8001bf0:	6a1b      	ldr	r3, [r3, #32]
 8001bf2:	e01d      	b.n	8001c30 <HAL_RCC_OscConfig+0xeac>
 8001bf4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001bf8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bfc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001c00:	fa93 f2a3 	rbit	r2, r3
 8001c04:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001c08:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001c0a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	fab3 f383 	clz	r3, r3
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	f043 0320 	orr.w	r3, r3, #32
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	095b      	lsrs	r3, r3, #5
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	2b04      	cmp	r3, #4
 8001c24:	d102      	bne.n	8001c2c <HAL_RCC_OscConfig+0xea8>
 8001c26:	4b26      	ldr	r3, [pc, #152]	; (8001cc0 <HAL_RCC_OscConfig+0xf3c>)
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	e001      	b.n	8001c30 <HAL_RCC_OscConfig+0xeac>
 8001c2c:	4b24      	ldr	r3, [pc, #144]	; (8001cc0 <HAL_RCC_OscConfig+0xf3c>)
 8001c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c30:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c34:	f8c7 2130 	str.w	r2, [r7, #304]	; 0x130
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c38:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 8001c3c:	fa92 f1a2 	rbit	r1, r2
 8001c40:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001c44:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001c46:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001c4a:	6812      	ldr	r2, [r2, #0]
 8001c4c:	fab2 f282 	clz	r2, r2
 8001c50:	b2d2      	uxtb	r2, r2
 8001c52:	f042 0220 	orr.w	r2, r2, #32
 8001c56:	b2d2      	uxtb	r2, r2
 8001c58:	b2d2      	uxtb	r2, r2
 8001c5a:	f002 021f 	and.w	r2, r2, #31
 8001c5e:	40d3      	lsrs	r3, r2
 8001c60:	f003 0301 	and.w	r3, r3, #1
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d183      	bne.n	8001b70 <HAL_RCC_OscConfig+0xdec>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c68:	4815      	ldr	r0, [pc, #84]	; (8001cc0 <HAL_RCC_OscConfig+0xf3c>)
 8001c6a:	4b15      	ldr	r3, [pc, #84]	; (8001cc0 <HAL_RCC_OscConfig+0xf3c>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001c72:	1d3b      	adds	r3, r7, #4
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001c78:	1d3b      	adds	r3, r7, #4
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	6a1b      	ldr	r3, [r3, #32]
 8001c7e:	430b      	orrs	r3, r1
 8001c80:	4313      	orrs	r3, r2
 8001c82:	6043      	str	r3, [r0, #4]
 8001c84:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c88:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c8c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001c90:	fa93 f2a3 	rbit	r2, r3
 8001c94:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c98:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001c9a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c9e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ca0:	fab3 f383 	clz	r3, r3
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001caa:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001cae:	461a      	mov	r2, r3
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb4:	f7fe fd84 	bl	80007c0 <HAL_GetTick>
 8001cb8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cbc:	e00c      	b.n	8001cd8 <HAL_RCC_OscConfig+0xf54>
 8001cbe:	bf00      	nop
 8001cc0:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cc4:	f7fe fd7c 	bl	80007c0 <HAL_GetTick>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d901      	bls.n	8001cd8 <HAL_RCC_OscConfig+0xf54>
          {
            return HAL_TIMEOUT;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	e10f      	b.n	8001ef8 <HAL_RCC_OscConfig+0x1174>
 8001cd8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cdc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001ce4:	fa93 f2a3 	rbit	r2, r3
 8001ce8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001cec:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001cee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001cf2:	681b      	ldr	r3, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cf4:	fab3 f383 	clz	r3, r3
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	f043 0320 	orr.w	r3, r3, #32
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	095b      	lsrs	r3, r3, #5
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d102      	bne.n	8001d10 <HAL_RCC_OscConfig+0xf8c>
 8001d0a:	4b7e      	ldr	r3, [pc, #504]	; (8001f04 <HAL_RCC_OscConfig+0x1180>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	e039      	b.n	8001d84 <HAL_RCC_OscConfig+0x1000>
 8001d10:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d14:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d18:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001d1c:	fa93 f2a3 	rbit	r2, r3
 8001d20:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d24:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001d26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	fab3 f383 	clz	r3, r3
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	f043 0320 	orr.w	r3, r3, #32
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	095b      	lsrs	r3, r3, #5
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d102      	bne.n	8001d48 <HAL_RCC_OscConfig+0xfc4>
 8001d42:	4b70      	ldr	r3, [pc, #448]	; (8001f04 <HAL_RCC_OscConfig+0x1180>)
 8001d44:	6a1b      	ldr	r3, [r3, #32]
 8001d46:	e01d      	b.n	8001d84 <HAL_RCC_OscConfig+0x1000>
 8001d48:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d4c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d50:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001d54:	fa93 f2a3 	rbit	r2, r3
 8001d58:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d5c:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001d5e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	fab3 f383 	clz	r3, r3
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	f043 0320 	orr.w	r3, r3, #32
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	095b      	lsrs	r3, r3, #5
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	2b04      	cmp	r3, #4
 8001d78:	d102      	bne.n	8001d80 <HAL_RCC_OscConfig+0xffc>
 8001d7a:	4b62      	ldr	r3, [pc, #392]	; (8001f04 <HAL_RCC_OscConfig+0x1180>)
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	e001      	b.n	8001d84 <HAL_RCC_OscConfig+0x1000>
 8001d80:	4b60      	ldr	r3, [pc, #384]	; (8001f04 <HAL_RCC_OscConfig+0x1180>)
 8001d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d84:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d88:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d8c:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001d90:	fa92 f1a2 	rbit	r1, r2
 8001d94:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001d98:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001d9a:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001d9e:	6812      	ldr	r2, [r2, #0]
 8001da0:	fab2 f282 	clz	r2, r2
 8001da4:	b2d2      	uxtb	r2, r2
 8001da6:	f042 0220 	orr.w	r2, r2, #32
 8001daa:	b2d2      	uxtb	r2, r2
 8001dac:	b2d2      	uxtb	r2, r2
 8001dae:	f002 021f 	and.w	r2, r2, #31
 8001db2:	40d3      	lsrs	r3, r2
 8001db4:	f003 0301 	and.w	r3, r3, #1
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d083      	beq.n	8001cc4 <HAL_RCC_OscConfig+0xf40>
 8001dbc:	e09b      	b.n	8001ef6 <HAL_RCC_OscConfig+0x1172>
 8001dbe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001dc2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dc6:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001dca:	fa93 f2a3 	rbit	r2, r3
 8001dce:	f107 0320 	add.w	r3, r7, #32
 8001dd2:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001dd4:	f107 0320 	add.w	r3, r7, #32
 8001dd8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dda:	fab3 f383 	clz	r3, r3
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001de4:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001de8:	461a      	mov	r2, r3
 8001dea:	2300      	movs	r3, #0
 8001dec:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dee:	f7fe fce7 	bl	80007c0 <HAL_GetTick>
 8001df2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001df6:	e009      	b.n	8001e0c <HAL_RCC_OscConfig+0x1088>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001df8:	f7fe fce2 	bl	80007c0 <HAL_GetTick>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d901      	bls.n	8001e0c <HAL_RCC_OscConfig+0x1088>
          {
            return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e075      	b.n	8001ef8 <HAL_RCC_OscConfig+0x1174>
 8001e0c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e10:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e14:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001e18:	fa93 f2a3 	rbit	r2, r3
 8001e1c:	f107 031c 	add.w	r3, r7, #28
 8001e20:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001e22:	f107 031c 	add.w	r3, r7, #28
 8001e26:	681b      	ldr	r3, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e28:	fab3 f383 	clz	r3, r3
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	f043 0320 	orr.w	r3, r3, #32
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	095b      	lsrs	r3, r3, #5
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d102      	bne.n	8001e44 <HAL_RCC_OscConfig+0x10c0>
 8001e3e:	4b31      	ldr	r3, [pc, #196]	; (8001f04 <HAL_RCC_OscConfig+0x1180>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	e039      	b.n	8001eb8 <HAL_RCC_OscConfig+0x1134>
 8001e44:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e48:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e4c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001e50:	fa93 f2a3 	rbit	r2, r3
 8001e54:	f107 0318 	add.w	r3, r7, #24
 8001e58:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001e5a:	f107 0318 	add.w	r3, r7, #24
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	fab3 f383 	clz	r3, r3
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	f043 0320 	orr.w	r3, r3, #32
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	095b      	lsrs	r3, r3, #5
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d102      	bne.n	8001e7c <HAL_RCC_OscConfig+0x10f8>
 8001e76:	4b23      	ldr	r3, [pc, #140]	; (8001f04 <HAL_RCC_OscConfig+0x1180>)
 8001e78:	6a1b      	ldr	r3, [r3, #32]
 8001e7a:	e01d      	b.n	8001eb8 <HAL_RCC_OscConfig+0x1134>
 8001e7c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e80:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e84:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001e88:	fa93 f2a3 	rbit	r2, r3
 8001e8c:	f107 0314 	add.w	r3, r7, #20
 8001e90:	601a      	str	r2, [r3, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001e92:	f107 0314 	add.w	r3, r7, #20
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	fab3 f383 	clz	r3, r3
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	f043 0320 	orr.w	r3, r3, #32
 8001ea2:	b2db      	uxtb	r3, r3
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	095b      	lsrs	r3, r3, #5
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	2b04      	cmp	r3, #4
 8001eac:	d102      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x1130>
 8001eae:	4b15      	ldr	r3, [pc, #84]	; (8001f04 <HAL_RCC_OscConfig+0x1180>)
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	e001      	b.n	8001eb8 <HAL_RCC_OscConfig+0x1134>
 8001eb4:	4b13      	ldr	r3, [pc, #76]	; (8001f04 <HAL_RCC_OscConfig+0x1180>)
 8001eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ebc:	f8c7 2108 	str.w	r2, [r7, #264]	; 0x108
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ec0:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8001ec4:	fa92 f1a2 	rbit	r1, r2
 8001ec8:	f107 0210 	add.w	r2, r7, #16
 8001ecc:	6011      	str	r1, [r2, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001ece:	f107 0210 	add.w	r2, r7, #16
 8001ed2:	6812      	ldr	r2, [r2, #0]
 8001ed4:	fab2 f282 	clz	r2, r2
 8001ed8:	b2d2      	uxtb	r2, r2
 8001eda:	f042 0220 	orr.w	r2, r2, #32
 8001ede:	b2d2      	uxtb	r2, r2
 8001ee0:	b2d2      	uxtb	r2, r2
 8001ee2:	f002 021f 	and.w	r2, r2, #31
 8001ee6:	40d3      	lsrs	r3, r2
 8001ee8:	f003 0301 	and.w	r3, r3, #1
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d183      	bne.n	8001df8 <HAL_RCC_OscConfig+0x1074>
 8001ef0:	e001      	b.n	8001ef6 <HAL_RCC_OscConfig+0x1172>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e000      	b.n	8001ef8 <HAL_RCC_OscConfig+0x1174>
    }
  }
  
  return HAL_OK;
 8001ef6:	2300      	movs	r3, #0
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f507 7701 	add.w	r7, r7, #516	; 0x204
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd90      	pop	{r4, r7, pc}
 8001f02:	bf00      	nop
 8001f04:	40021000 	.word	0x40021000

08001f08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b09e      	sub	sp, #120	; 0x78
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001f12:	2300      	movs	r3, #0
 8001f14:	677b      	str	r3, [r7, #116]	; 0x74
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001f16:	4ba3      	ldr	r3, [pc, #652]	; (80021a4 <HAL_RCC_ClockConfig+0x29c>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0207 	and.w	r2, r3, #7
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d210      	bcs.n	8001f46 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f24:	499f      	ldr	r1, [pc, #636]	; (80021a4 <HAL_RCC_ClockConfig+0x29c>)
 8001f26:	4b9f      	ldr	r3, [pc, #636]	; (80021a4 <HAL_RCC_ClockConfig+0x29c>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f023 0207 	bic.w	r2, r3, #7
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f34:	4b9b      	ldr	r3, [pc, #620]	; (80021a4 <HAL_RCC_ClockConfig+0x29c>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 0207 	and.w	r2, r3, #7
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d001      	beq.n	8001f46 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e1d0      	b.n	80022e8 <HAL_RCC_ClockConfig+0x3e0>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d008      	beq.n	8001f64 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f52:	4995      	ldr	r1, [pc, #596]	; (80021a8 <HAL_RCC_ClockConfig+0x2a0>)
 8001f54:	4b94      	ldr	r3, [pc, #592]	; (80021a8 <HAL_RCC_ClockConfig+0x2a0>)
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 0301 	and.w	r3, r3, #1
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	f000 8168 	beq.w	8002242 <HAL_RCC_ClockConfig+0x33a>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d15c      	bne.n	8002034 <HAL_RCC_ClockConfig+0x12c>
 8001f7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f7e:	643b      	str	r3, [r7, #64]	; 0x40
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f82:	fa93 f3a3 	rbit	r3, r3
 8001f86:	63fb      	str	r3, [r7, #60]	; 0x3c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001f88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f8a:	fab3 f383 	clz	r3, r3
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	f043 0320 	orr.w	r3, r3, #32
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	095b      	lsrs	r3, r3, #5
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d102      	bne.n	8001fa6 <HAL_RCC_ClockConfig+0x9e>
 8001fa0:	4b81      	ldr	r3, [pc, #516]	; (80021a8 <HAL_RCC_ClockConfig+0x2a0>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	e02d      	b.n	8002002 <HAL_RCC_ClockConfig+0xfa>
 8001fa6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001faa:	673b      	str	r3, [r7, #112]	; 0x70
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001fae:	fa93 f3a3 	rbit	r3, r3
 8001fb2:	63bb      	str	r3, [r7, #56]	; 0x38
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fb6:	fab3 f383 	clz	r3, r3
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	f043 0320 	orr.w	r3, r3, #32
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	095b      	lsrs	r3, r3, #5
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	2b02      	cmp	r3, #2
 8001fca:	d102      	bne.n	8001fd2 <HAL_RCC_ClockConfig+0xca>
 8001fcc:	4b76      	ldr	r3, [pc, #472]	; (80021a8 <HAL_RCC_ClockConfig+0x2a0>)
 8001fce:	6a1b      	ldr	r3, [r3, #32]
 8001fd0:	e017      	b.n	8002002 <HAL_RCC_ClockConfig+0xfa>
 8001fd2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001fd6:	66fb      	str	r3, [r7, #108]	; 0x6c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fda:	fa93 f3a3 	rbit	r3, r3
 8001fde:	637b      	str	r3, [r7, #52]	; 0x34
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001fe0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fe2:	fab3 f383 	clz	r3, r3
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	f043 0320 	orr.w	r3, r3, #32
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	095b      	lsrs	r3, r3, #5
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	2b04      	cmp	r3, #4
 8001ff6:	d102      	bne.n	8001ffe <HAL_RCC_ClockConfig+0xf6>
 8001ff8:	4b6b      	ldr	r3, [pc, #428]	; (80021a8 <HAL_RCC_ClockConfig+0x2a0>)
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	e001      	b.n	8002002 <HAL_RCC_ClockConfig+0xfa>
 8001ffe:	4b6a      	ldr	r3, [pc, #424]	; (80021a8 <HAL_RCC_ClockConfig+0x2a0>)
 8002000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002002:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002006:	66ba      	str	r2, [r7, #104]	; 0x68
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002008:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800200a:	fa92 f2a2 	rbit	r2, r2
 800200e:	633a      	str	r2, [r7, #48]	; 0x30
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002010:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002012:	fab2 f282 	clz	r2, r2
 8002016:	b2d2      	uxtb	r2, r2
 8002018:	f042 0220 	orr.w	r2, r2, #32
 800201c:	b2d2      	uxtb	r2, r2
 800201e:	b2d2      	uxtb	r2, r2
 8002020:	f002 021f 	and.w	r2, r2, #31
 8002024:	40d3      	lsrs	r3, r2
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	2b00      	cmp	r3, #0
 800202c:	f040 80be 	bne.w	80021ac <HAL_RCC_ClockConfig+0x2a4>
      {
        return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e159      	b.n	80022e8 <HAL_RCC_ClockConfig+0x3e0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	2b02      	cmp	r3, #2
 800203a:	d15b      	bne.n	80020f4 <HAL_RCC_ClockConfig+0x1ec>
 800203c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002040:	667b      	str	r3, [r7, #100]	; 0x64
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002042:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002044:	fa93 f3a3 	rbit	r3, r3
 8002048:	62fb      	str	r3, [r7, #44]	; 0x2c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800204a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800204c:	fab3 f383 	clz	r3, r3
 8002050:	b2db      	uxtb	r3, r3
 8002052:	f043 0320 	orr.w	r3, r3, #32
 8002056:	b2db      	uxtb	r3, r3
 8002058:	b2db      	uxtb	r3, r3
 800205a:	095b      	lsrs	r3, r3, #5
 800205c:	b2db      	uxtb	r3, r3
 800205e:	2b01      	cmp	r3, #1
 8002060:	d102      	bne.n	8002068 <HAL_RCC_ClockConfig+0x160>
 8002062:	4b51      	ldr	r3, [pc, #324]	; (80021a8 <HAL_RCC_ClockConfig+0x2a0>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	e02d      	b.n	80020c4 <HAL_RCC_ClockConfig+0x1bc>
 8002068:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800206c:	663b      	str	r3, [r7, #96]	; 0x60
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800206e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002070:	fa93 f3a3 	rbit	r3, r3
 8002074:	62bb      	str	r3, [r7, #40]	; 0x28
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002078:	fab3 f383 	clz	r3, r3
 800207c:	b2db      	uxtb	r3, r3
 800207e:	f043 0320 	orr.w	r3, r3, #32
 8002082:	b2db      	uxtb	r3, r3
 8002084:	b2db      	uxtb	r3, r3
 8002086:	095b      	lsrs	r3, r3, #5
 8002088:	b2db      	uxtb	r3, r3
 800208a:	2b02      	cmp	r3, #2
 800208c:	d102      	bne.n	8002094 <HAL_RCC_ClockConfig+0x18c>
 800208e:	4b46      	ldr	r3, [pc, #280]	; (80021a8 <HAL_RCC_ClockConfig+0x2a0>)
 8002090:	6a1b      	ldr	r3, [r3, #32]
 8002092:	e017      	b.n	80020c4 <HAL_RCC_ClockConfig+0x1bc>
 8002094:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002098:	65fb      	str	r3, [r7, #92]	; 0x5c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800209a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800209c:	fa93 f3a3 	rbit	r3, r3
 80020a0:	627b      	str	r3, [r7, #36]	; 0x24
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80020a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a4:	fab3 f383 	clz	r3, r3
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	f043 0320 	orr.w	r3, r3, #32
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	095b      	lsrs	r3, r3, #5
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	2b04      	cmp	r3, #4
 80020b8:	d102      	bne.n	80020c0 <HAL_RCC_ClockConfig+0x1b8>
 80020ba:	4b3b      	ldr	r3, [pc, #236]	; (80021a8 <HAL_RCC_ClockConfig+0x2a0>)
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	e001      	b.n	80020c4 <HAL_RCC_ClockConfig+0x1bc>
 80020c0:	4b39      	ldr	r3, [pc, #228]	; (80021a8 <HAL_RCC_ClockConfig+0x2a0>)
 80020c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020c8:	65ba      	str	r2, [r7, #88]	; 0x58
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80020cc:	fa92 f2a2 	rbit	r2, r2
 80020d0:	623a      	str	r2, [r7, #32]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80020d2:	6a3a      	ldr	r2, [r7, #32]
 80020d4:	fab2 f282 	clz	r2, r2
 80020d8:	b2d2      	uxtb	r2, r2
 80020da:	f042 0220 	orr.w	r2, r2, #32
 80020de:	b2d2      	uxtb	r2, r2
 80020e0:	b2d2      	uxtb	r2, r2
 80020e2:	f002 021f 	and.w	r2, r2, #31
 80020e6:	40d3      	lsrs	r3, r2
 80020e8:	f003 0301 	and.w	r3, r3, #1
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d15d      	bne.n	80021ac <HAL_RCC_ClockConfig+0x2a4>
      {
        return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e0f9      	b.n	80022e8 <HAL_RCC_ClockConfig+0x3e0>
 80020f4:	2302      	movs	r3, #2
 80020f6:	657b      	str	r3, [r7, #84]	; 0x54
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020fa:	fa93 f3a3 	rbit	r3, r3
 80020fe:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002100:	69fb      	ldr	r3, [r7, #28]
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002102:	fab3 f383 	clz	r3, r3
 8002106:	b2db      	uxtb	r3, r3
 8002108:	f043 0320 	orr.w	r3, r3, #32
 800210c:	b2db      	uxtb	r3, r3
 800210e:	b2db      	uxtb	r3, r3
 8002110:	095b      	lsrs	r3, r3, #5
 8002112:	b2db      	uxtb	r3, r3
 8002114:	2b01      	cmp	r3, #1
 8002116:	d102      	bne.n	800211e <HAL_RCC_ClockConfig+0x216>
 8002118:	4b23      	ldr	r3, [pc, #140]	; (80021a8 <HAL_RCC_ClockConfig+0x2a0>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	e02b      	b.n	8002176 <HAL_RCC_ClockConfig+0x26e>
 800211e:	2302      	movs	r3, #2
 8002120:	653b      	str	r3, [r7, #80]	; 0x50
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002122:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002124:	fa93 f3a3 	rbit	r3, r3
 8002128:	61bb      	str	r3, [r7, #24]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	fab3 f383 	clz	r3, r3
 8002130:	b2db      	uxtb	r3, r3
 8002132:	f043 0320 	orr.w	r3, r3, #32
 8002136:	b2db      	uxtb	r3, r3
 8002138:	b2db      	uxtb	r3, r3
 800213a:	095b      	lsrs	r3, r3, #5
 800213c:	b2db      	uxtb	r3, r3
 800213e:	2b02      	cmp	r3, #2
 8002140:	d102      	bne.n	8002148 <HAL_RCC_ClockConfig+0x240>
 8002142:	4b19      	ldr	r3, [pc, #100]	; (80021a8 <HAL_RCC_ClockConfig+0x2a0>)
 8002144:	6a1b      	ldr	r3, [r3, #32]
 8002146:	e016      	b.n	8002176 <HAL_RCC_ClockConfig+0x26e>
 8002148:	2302      	movs	r3, #2
 800214a:	64fb      	str	r3, [r7, #76]	; 0x4c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800214c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800214e:	fa93 f3a3 	rbit	r3, r3
 8002152:	617b      	str	r3, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	fab3 f383 	clz	r3, r3
 800215a:	b2db      	uxtb	r3, r3
 800215c:	f043 0320 	orr.w	r3, r3, #32
 8002160:	b2db      	uxtb	r3, r3
 8002162:	b2db      	uxtb	r3, r3
 8002164:	095b      	lsrs	r3, r3, #5
 8002166:	b2db      	uxtb	r3, r3
 8002168:	2b04      	cmp	r3, #4
 800216a:	d102      	bne.n	8002172 <HAL_RCC_ClockConfig+0x26a>
 800216c:	4b0e      	ldr	r3, [pc, #56]	; (80021a8 <HAL_RCC_ClockConfig+0x2a0>)
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	e001      	b.n	8002176 <HAL_RCC_ClockConfig+0x26e>
 8002172:	4b0d      	ldr	r3, [pc, #52]	; (80021a8 <HAL_RCC_ClockConfig+0x2a0>)
 8002174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002176:	2202      	movs	r2, #2
 8002178:	64ba      	str	r2, [r7, #72]	; 0x48
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800217a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800217c:	fa92 f2a2 	rbit	r2, r2
 8002180:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002182:	693a      	ldr	r2, [r7, #16]
 8002184:	fab2 f282 	clz	r2, r2
 8002188:	b2d2      	uxtb	r2, r2
 800218a:	f042 0220 	orr.w	r2, r2, #32
 800218e:	b2d2      	uxtb	r2, r2
 8002190:	b2d2      	uxtb	r2, r2
 8002192:	f002 021f 	and.w	r2, r2, #31
 8002196:	40d3      	lsrs	r3, r2
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	2b00      	cmp	r3, #0
 800219e:	d105      	bne.n	80021ac <HAL_RCC_ClockConfig+0x2a4>
      {
        return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e0a1      	b.n	80022e8 <HAL_RCC_ClockConfig+0x3e0>
 80021a4:	40022000 	.word	0x40022000
 80021a8:	40021000 	.word	0x40021000
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021ac:	4950      	ldr	r1, [pc, #320]	; (80022f0 <HAL_RCC_ClockConfig+0x3e8>)
 80021ae:	4b50      	ldr	r3, [pc, #320]	; (80022f0 <HAL_RCC_ClockConfig+0x3e8>)
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f023 0203 	bic.w	r2, r3, #3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021be:	f7fe faff 	bl	80007c0 <HAL_GetTick>
 80021c2:	6778      	str	r0, [r7, #116]	; 0x74
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d112      	bne.n	80021f2 <HAL_RCC_ClockConfig+0x2ea>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80021cc:	e00a      	b.n	80021e4 <HAL_RCC_ClockConfig+0x2dc>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021ce:	f7fe faf7 	bl	80007c0 <HAL_GetTick>
 80021d2:	4602      	mov	r2, r0
 80021d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80021dc:	4293      	cmp	r3, r2
 80021de:	d901      	bls.n	80021e4 <HAL_RCC_ClockConfig+0x2dc>
        {
          return HAL_TIMEOUT;
 80021e0:	2303      	movs	r3, #3
 80021e2:	e081      	b.n	80022e8 <HAL_RCC_ClockConfig+0x3e0>
    /* Get Start Tick */
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80021e4:	4b42      	ldr	r3, [pc, #264]	; (80022f0 <HAL_RCC_ClockConfig+0x3e8>)
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f003 030c 	and.w	r3, r3, #12
 80021ec:	2b04      	cmp	r3, #4
 80021ee:	d1ee      	bne.n	80021ce <HAL_RCC_ClockConfig+0x2c6>
 80021f0:	e027      	b.n	8002242 <HAL_RCC_ClockConfig+0x33a>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d11d      	bne.n	8002236 <HAL_RCC_ClockConfig+0x32e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021fa:	e00a      	b.n	8002212 <HAL_RCC_ClockConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021fc:	f7fe fae0 	bl	80007c0 <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	f241 3288 	movw	r2, #5000	; 0x1388
 800220a:	4293      	cmp	r3, r2
 800220c:	d901      	bls.n	8002212 <HAL_RCC_ClockConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e06a      	b.n	80022e8 <HAL_RCC_ClockConfig+0x3e0>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002212:	4b37      	ldr	r3, [pc, #220]	; (80022f0 <HAL_RCC_ClockConfig+0x3e8>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f003 030c 	and.w	r3, r3, #12
 800221a:	2b08      	cmp	r3, #8
 800221c:	d1ee      	bne.n	80021fc <HAL_RCC_ClockConfig+0x2f4>
 800221e:	e010      	b.n	8002242 <HAL_RCC_ClockConfig+0x33a>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002220:	f7fe face 	bl	80007c0 <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	f241 3288 	movw	r2, #5000	; 0x1388
 800222e:	4293      	cmp	r3, r2
 8002230:	d901      	bls.n	8002236 <HAL_RCC_ClockConfig+0x32e>
        {
          return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e058      	b.n	80022e8 <HAL_RCC_ClockConfig+0x3e0>
        }
      }
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002236:	4b2e      	ldr	r3, [pc, #184]	; (80022f0 <HAL_RCC_ClockConfig+0x3e8>)
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	f003 030c 	and.w	r3, r3, #12
 800223e:	2b00      	cmp	r3, #0
 8002240:	d1ee      	bne.n	8002220 <HAL_RCC_ClockConfig+0x318>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002242:	4b2c      	ldr	r3, [pc, #176]	; (80022f4 <HAL_RCC_ClockConfig+0x3ec>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0207 	and.w	r2, r3, #7
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	429a      	cmp	r2, r3
 800224e:	d910      	bls.n	8002272 <HAL_RCC_ClockConfig+0x36a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002250:	4928      	ldr	r1, [pc, #160]	; (80022f4 <HAL_RCC_ClockConfig+0x3ec>)
 8002252:	4b28      	ldr	r3, [pc, #160]	; (80022f4 <HAL_RCC_ClockConfig+0x3ec>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f023 0207 	bic.w	r2, r3, #7
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	4313      	orrs	r3, r2
 800225e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002260:	4b24      	ldr	r3, [pc, #144]	; (80022f4 <HAL_RCC_ClockConfig+0x3ec>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0207 	and.w	r2, r3, #7
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	429a      	cmp	r2, r3
 800226c:	d001      	beq.n	8002272 <HAL_RCC_ClockConfig+0x36a>
    {
      return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e03a      	b.n	80022e8 <HAL_RCC_ClockConfig+0x3e0>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0304 	and.w	r3, r3, #4
 800227a:	2b00      	cmp	r3, #0
 800227c:	d008      	beq.n	8002290 <HAL_RCC_ClockConfig+0x388>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800227e:	491c      	ldr	r1, [pc, #112]	; (80022f0 <HAL_RCC_ClockConfig+0x3e8>)
 8002280:	4b1b      	ldr	r3, [pc, #108]	; (80022f0 <HAL_RCC_ClockConfig+0x3e8>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	4313      	orrs	r3, r2
 800228e:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0308 	and.w	r3, r3, #8
 8002298:	2b00      	cmp	r3, #0
 800229a:	d009      	beq.n	80022b0 <HAL_RCC_ClockConfig+0x3a8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800229c:	4914      	ldr	r1, [pc, #80]	; (80022f0 <HAL_RCC_ClockConfig+0x3e8>)
 800229e:	4b14      	ldr	r3, [pc, #80]	; (80022f0 <HAL_RCC_ClockConfig+0x3e8>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	691b      	ldr	r3, [r3, #16]
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	4313      	orrs	r3, r2
 80022ae:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80022b0:	f000 f826 	bl	8002300 <HAL_RCC_GetSysClockFreq>
 80022b4:	4601      	mov	r1, r0
 80022b6:	4b0e      	ldr	r3, [pc, #56]	; (80022f0 <HAL_RCC_ClockConfig+0x3e8>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80022be:	23f0      	movs	r3, #240	; 0xf0
 80022c0:	647b      	str	r3, [r7, #68]	; 0x44
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80022c4:	fa93 f3a3 	rbit	r3, r3
 80022c8:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	fab3 f383 	clz	r3, r3
 80022d0:	fa22 f303 	lsr.w	r3, r2, r3
 80022d4:	4a08      	ldr	r2, [pc, #32]	; (80022f8 <HAL_RCC_ClockConfig+0x3f0>)
 80022d6:	5cd3      	ldrb	r3, [r2, r3]
 80022d8:	fa21 f303 	lsr.w	r3, r1, r3
 80022dc:	4a07      	ldr	r2, [pc, #28]	; (80022fc <HAL_RCC_ClockConfig+0x3f4>)
 80022de:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80022e0:	2000      	movs	r0, #0
 80022e2:	f7fe fa43 	bl	800076c <HAL_InitTick>
  
  return HAL_OK;
 80022e6:	2300      	movs	r3, #0
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3778      	adds	r7, #120	; 0x78
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	40021000 	.word	0x40021000
 80022f4:	40022000 	.word	0x40022000
 80022f8:	08002b84 	.word	0x08002b84
 80022fc:	20000428 	.word	0x20000428

08002300 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002300:	b480      	push	{r7}
 8002302:	b08b      	sub	sp, #44	; 0x2c
 8002304:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0, prediv = 0, pllclk = 0, pllmul = 0;
 8002306:	2300      	movs	r3, #0
 8002308:	61fb      	str	r3, [r7, #28]
 800230a:	2300      	movs	r3, #0
 800230c:	61bb      	str	r3, [r7, #24]
 800230e:	2300      	movs	r3, #0
 8002310:	627b      	str	r3, [r7, #36]	; 0x24
 8002312:	2300      	movs	r3, #0
 8002314:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0;
 8002316:	2300      	movs	r3, #0
 8002318:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800231a:	4b29      	ldr	r3, [pc, #164]	; (80023c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	f003 030c 	and.w	r3, r3, #12
 8002326:	2b04      	cmp	r3, #4
 8002328:	d002      	beq.n	8002330 <HAL_RCC_GetSysClockFreq+0x30>
 800232a:	2b08      	cmp	r3, #8
 800232c:	d003      	beq.n	8002336 <HAL_RCC_GetSysClockFreq+0x36>
 800232e:	e03c      	b.n	80023aa <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002330:	4b24      	ldr	r3, [pc, #144]	; (80023c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002332:	623b      	str	r3, [r7, #32]
      break;
 8002334:	e03c      	b.n	80023b0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800233c:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8002340:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	fa93 f3a3 	rbit	r3, r3
 8002348:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	fab3 f383 	clz	r3, r3
 8002350:	fa22 f303 	lsr.w	r3, r2, r3
 8002354:	4a1c      	ldr	r2, [pc, #112]	; (80023c8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002356:	5cd3      	ldrb	r3, [r2, r3]
 8002358:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800235a:	4b19      	ldr	r3, [pc, #100]	; (80023c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800235c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800235e:	f003 020f 	and.w	r2, r3, #15
 8002362:	230f      	movs	r3, #15
 8002364:	60fb      	str	r3, [r7, #12]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	fa93 f3a3 	rbit	r3, r3
 800236c:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	fab3 f383 	clz	r3, r3
 8002374:	fa22 f303 	lsr.w	r3, r2, r3
 8002378:	4a14      	ldr	r2, [pc, #80]	; (80023cc <HAL_RCC_GetSysClockFreq+0xcc>)
 800237a:	5cd3      	ldrb	r3, [r2, r3]
 800237c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d008      	beq.n	800239a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002388:	4a0e      	ldr	r2, [pc, #56]	; (80023c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002390:	697a      	ldr	r2, [r7, #20]
 8002392:	fb02 f303 	mul.w	r3, r2, r3
 8002396:	627b      	str	r3, [r7, #36]	; 0x24
 8002398:	e004      	b.n	80023a4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1) * pllmul;
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	4a0c      	ldr	r2, [pc, #48]	; (80023d0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800239e:	fb02 f303 	mul.w	r3, r2, r3
 80023a2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80023a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a6:	623b      	str	r3, [r7, #32]
      break;
 80023a8:	e002      	b.n	80023b0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80023aa:	4b06      	ldr	r3, [pc, #24]	; (80023c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 80023ac:	623b      	str	r3, [r7, #32]
      break;
 80023ae:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023b0:	6a3b      	ldr	r3, [r7, #32]
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	372c      	adds	r7, #44	; 0x2c
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	40021000 	.word	0x40021000
 80023c4:	007a1200 	.word	0x007a1200
 80023c8:	08002b94 	.word	0x08002b94
 80023cc:	08002ba4 	.word	0x08002ba4
 80023d0:	003d0900 	.word	0x003d0900

080023d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023d8:	4b03      	ldr	r3, [pc, #12]	; (80023e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80023da:	681b      	ldr	r3, [r3, #0]
}
 80023dc:	4618      	mov	r0, r3
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	20000428 	.word	0x20000428

080023ec <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim: TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d101      	bne.n	80023fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e01d      	b.n	800243a <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002404:	b2db      	uxtb	r3, r3
 8002406:	2b00      	cmp	r3, #0
 8002408:	d106      	bne.n	8002418 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	f7fe f96e 	bl	80006f4 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2202      	movs	r2, #2
 800241c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	3304      	adds	r3, #4
 8002428:	4619      	mov	r1, r3
 800242a:	4610      	mov	r0, r2
 800242c:	f000 fa1c 	bl	8002868 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop

08002444 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim: TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	691b      	ldr	r3, [r3, #16]
 8002452:	f003 0302 	and.w	r3, r3, #2
 8002456:	2b00      	cmp	r3, #0
 8002458:	d022      	beq.n	80024a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	f003 0302 	and.w	r3, r3, #2
 8002464:	2b00      	cmp	r3, #0
 8002466:	d01b      	beq.n	80024a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f06f 0202 	mvn.w	r2, #2
 8002470:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2201      	movs	r2, #1
 8002476:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	699b      	ldr	r3, [r3, #24]
 800247e:	f003 0303 	and.w	r3, r3, #3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d003      	beq.n	800248e <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f000 f9d0 	bl	800282c <HAL_TIM_IC_CaptureCallback>
 800248c:	e005      	b.n	800249a <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f000 f9c2 	bl	8002818 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f000 f9d3 	bl	8002840 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	691b      	ldr	r3, [r3, #16]
 80024a6:	f003 0304 	and.w	r3, r3, #4
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d022      	beq.n	80024f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	f003 0304 	and.w	r3, r3, #4
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d01b      	beq.n	80024f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f06f 0204 	mvn.w	r2, #4
 80024c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2202      	movs	r2, #2
 80024ca:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	699b      	ldr	r3, [r3, #24]
 80024d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d003      	beq.n	80024e2 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f000 f9a6 	bl	800282c <HAL_TIM_IC_CaptureCallback>
 80024e0:	e005      	b.n	80024ee <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f000 f998 	bl	8002818 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f000 f9a9 	bl	8002840 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	761a      	strb	r2, [r3, #24]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	f003 0308 	and.w	r3, r3, #8
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d022      	beq.n	8002548 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	f003 0308 	and.w	r3, r3, #8
 800250c:	2b00      	cmp	r3, #0
 800250e:	d01b      	beq.n	8002548 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f06f 0208 	mvn.w	r2, #8
 8002518:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2204      	movs	r2, #4
 800251e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	f003 0303 	and.w	r3, r3, #3
 800252a:	2b00      	cmp	r3, #0
 800252c:	d003      	beq.n	8002536 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f000 f97c 	bl	800282c <HAL_TIM_IC_CaptureCallback>
 8002534:	e005      	b.n	8002542 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 f96e 	bl	8002818 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 800253c:	6878      	ldr	r0, [r7, #4]
 800253e:	f000 f97f 	bl	8002840 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	691b      	ldr	r3, [r3, #16]
 800254e:	f003 0310 	and.w	r3, r3, #16
 8002552:	2b00      	cmp	r3, #0
 8002554:	d022      	beq.n	800259c <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	f003 0310 	and.w	r3, r3, #16
 8002560:	2b00      	cmp	r3, #0
 8002562:	d01b      	beq.n	800259c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f06f 0210 	mvn.w	r2, #16
 800256c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2208      	movs	r2, #8
 8002572:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	69db      	ldr	r3, [r3, #28]
 800257a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800257e:	2b00      	cmp	r3, #0
 8002580:	d003      	beq.n	800258a <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f000 f952 	bl	800282c <HAL_TIM_IC_CaptureCallback>
 8002588:	e005      	b.n	8002596 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 f944 	bl	8002818 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f000 f955 	bl	8002840 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2200      	movs	r2, #0
 800259a:	761a      	strb	r2, [r3, #24]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	691b      	ldr	r3, [r3, #16]
 80025a2:	f003 0301 	and.w	r3, r3, #1
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d00e      	beq.n	80025c8 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d007      	beq.n	80025c8 <HAL_TIM_IRQHandler+0x184>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f06f 0201 	mvn.w	r2, #1
 80025c0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f7fd ffb6 	bl	8000534 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d00e      	beq.n	80025f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d007      	beq.n	80025f4 <HAL_TIM_IRQHandler+0x1b0>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80025ec:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f000 faae 	bl	8002b50 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	691b      	ldr	r3, [r3, #16]
 80025fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d00e      	beq.n	8002620 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800260c:	2b00      	cmp	r3, #0
 800260e:	d007      	beq.n	8002620 <HAL_TIM_IRQHandler+0x1dc>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002618:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 f91a 	bl	8002854 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	691b      	ldr	r3, [r3, #16]
 8002626:	f003 0320 	and.w	r3, r3, #32
 800262a:	2b00      	cmp	r3, #0
 800262c:	d00e      	beq.n	800264c <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	f003 0320 	and.w	r3, r3, #32
 8002638:	2b00      	cmp	r3, #0
 800263a:	d007      	beq.n	800264c <HAL_TIM_IRQHandler+0x208>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f06f 0220 	mvn.w	r2, #32
 8002644:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f000 fa78 	bl	8002b3c <HAL_TIMEx_CommutationCallback>
    }
  }
}
 800264c:	bf00      	nop
 800264e:	3708      	adds	r7, #8
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0;
 800265e:	2300      	movs	r3, #0
 8002660:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(htim);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002668:	2b01      	cmp	r3, #1
 800266a:	d101      	bne.n	8002670 <HAL_TIM_ConfigClockSource+0x1c>
 800266c:	2302      	movs	r3, #2
 800266e:	e0cf      	b.n	8002810 <HAL_TIM_ConfigClockSource+0x1bc>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2202      	movs	r2, #2
 800267c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800268e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002692:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800269a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	68fa      	ldr	r2, [r7, #12]
 80026a2:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	2b40      	cmp	r3, #64	; 0x40
 80026aa:	d07c      	beq.n	80027a6 <HAL_TIM_ConfigClockSource+0x152>
 80026ac:	2b40      	cmp	r3, #64	; 0x40
 80026ae:	d80f      	bhi.n	80026d0 <HAL_TIM_ConfigClockSource+0x7c>
 80026b0:	2b10      	cmp	r3, #16
 80026b2:	f000 808f 	beq.w	80027d4 <HAL_TIM_ConfigClockSource+0x180>
 80026b6:	2b10      	cmp	r3, #16
 80026b8:	d803      	bhi.n	80026c2 <HAL_TIM_ConfigClockSource+0x6e>
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	f000 8083 	beq.w	80027c6 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
  default:
    break;    
 80026c0:	e09d      	b.n	80027fe <HAL_TIM_ConfigClockSource+0x1aa>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 80026c2:	2b20      	cmp	r3, #32
 80026c4:	f000 808d 	beq.w	80027e2 <HAL_TIM_ConfigClockSource+0x18e>
 80026c8:	2b30      	cmp	r3, #48	; 0x30
 80026ca:	f000 8091 	beq.w	80027f0 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
  default:
    break;    
 80026ce:	e096      	b.n	80027fe <HAL_TIM_ConfigClockSource+0x1aa>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 80026d0:	2b70      	cmp	r3, #112	; 0x70
 80026d2:	d018      	beq.n	8002706 <HAL_TIM_ConfigClockSource+0xb2>
 80026d4:	2b70      	cmp	r3, #112	; 0x70
 80026d6:	d804      	bhi.n	80026e2 <HAL_TIM_ConfigClockSource+0x8e>
 80026d8:	2b50      	cmp	r3, #80	; 0x50
 80026da:	d044      	beq.n	8002766 <HAL_TIM_ConfigClockSource+0x112>
 80026dc:	2b60      	cmp	r3, #96	; 0x60
 80026de:	d052      	beq.n	8002786 <HAL_TIM_ConfigClockSource+0x132>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
  default:
    break;    
 80026e0:	e08d      	b.n	80027fe <HAL_TIM_ConfigClockSource+0x1aa>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 80026e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026e6:	d003      	beq.n	80026f0 <HAL_TIM_ConfigClockSource+0x9c>
 80026e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026ec:	d028      	beq.n	8002740 <HAL_TIM_ConfigClockSource+0xec>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
  default:
    break;    
 80026ee:	e086      	b.n	80027fe <HAL_TIM_ConfigClockSource+0x1aa>
  {
  case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));      
      /* Disable slave mode to clock the prescaler directly with the internal clock */
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026fe:	f023 0307 	bic.w	r3, r3, #7
 8002702:	6093      	str	r3, [r2, #8]
    }
    break;
 8002704:	e07b      	b.n	80027fe <HAL_TIM_ConfigClockSource+0x1aa>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
      
      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance, 
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6818      	ldr	r0, [r3, #0]
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	6899      	ldr	r1, [r3, #8]
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	685a      	ldr	r2, [r3, #4]
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	f000 f9a1 	bl	8002a5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      /* Get the TIMx SMCR register value */
      tmpsmcr = htim->Instance->SMCR;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	60fb      	str	r3, [r7, #12]
      /* Reset the SMS and TS Bits */
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002728:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800272c:	60fb      	str	r3, [r7, #12]
      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002734:	60fb      	str	r3, [r7, #12]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	68fa      	ldr	r2, [r7, #12]
 800273c:	609a      	str	r2, [r3, #8]
    }
    break;
 800273e:	e05e      	b.n	80027fe <HAL_TIM_ConfigClockSource+0x1aa>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
      
      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance, 
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6818      	ldr	r0, [r3, #0]
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	6899      	ldr	r1, [r3, #8]
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	685a      	ldr	r2, [r3, #4]
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	f000 f984 	bl	8002a5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	6812      	ldr	r2, [r2, #0]
 800275c:	6892      	ldr	r2, [r2, #8]
 800275e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002762:	609a      	str	r2, [r3, #8]
    }
    break;
 8002764:	e04b      	b.n	80027fe <HAL_TIM_ConfigClockSource+0x1aa>
      
      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
      
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6818      	ldr	r0, [r3, #0]
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	6859      	ldr	r1, [r3, #4]
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	461a      	mov	r2, r3
 8002774:	f000 f8ea 	bl	800294c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity, 
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2150      	movs	r1, #80	; 0x50
 800277e:	4618      	mov	r0, r3
 8002780:	f000 f94c 	bl	8002a1c <TIM_ITRx_SetConfig>
    }
    break;
 8002784:	e03b      	b.n	80027fe <HAL_TIM_ConfigClockSource+0x1aa>
      
       /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance, 
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6818      	ldr	r0, [r3, #0]
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	6859      	ldr	r1, [r3, #4]
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	461a      	mov	r2, r3
 8002794:	f000 f90e 	bl	80029b4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity, 
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2160      	movs	r1, #96	; 0x60
 800279e:	4618      	mov	r0, r3
 80027a0:	f000 f93c 	bl	8002a1c <TIM_ITRx_SetConfig>
    }
    break;
 80027a4:	e02b      	b.n	80027fe <HAL_TIM_ConfigClockSource+0x1aa>
      
      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6818      	ldr	r0, [r3, #0]
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	6859      	ldr	r1, [r3, #4]
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	461a      	mov	r2, r3
 80027b4:	f000 f8ca 	bl	800294c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2140      	movs	r1, #64	; 0x40
 80027be:	4618      	mov	r0, r3
 80027c0:	f000 f92c 	bl	8002a1c <TIM_ITRx_SetConfig>
    }
    break;
 80027c4:	e01b      	b.n	80027fe <HAL_TIM_ConfigClockSource+0x1aa>
  case TIM_CLOCKSOURCE_ITR0:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
      
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2100      	movs	r1, #0
 80027cc:	4618      	mov	r0, r3
 80027ce:	f000 f925 	bl	8002a1c <TIM_ITRx_SetConfig>
    }
    break;
 80027d2:	e014      	b.n	80027fe <HAL_TIM_ConfigClockSource+0x1aa>
  case TIM_CLOCKSOURCE_ITR1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
      
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2110      	movs	r1, #16
 80027da:	4618      	mov	r0, r3
 80027dc:	f000 f91e 	bl	8002a1c <TIM_ITRx_SetConfig>
    }
    break;
 80027e0:	e00d      	b.n	80027fe <HAL_TIM_ConfigClockSource+0x1aa>
  case TIM_CLOCKSOURCE_ITR2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
      
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	2120      	movs	r1, #32
 80027e8:	4618      	mov	r0, r3
 80027ea:	f000 f917 	bl	8002a1c <TIM_ITRx_SetConfig>
    }
    break;
 80027ee:	e006      	b.n	80027fe <HAL_TIM_ConfigClockSource+0x1aa>
  case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
      
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2130      	movs	r1, #48	; 0x30
 80027f6:	4618      	mov	r0, r3
 80027f8:	f000 f910 	bl	8002a1c <TIM_ITRx_SetConfig>
    }
    break;
 80027fc:	bf00      	nop
    
  default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2201      	movs	r2, #1
 8002802:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800280e:	2300      	movs	r3, #0
}
 8002810:	4618      	mov	r0, r3
 8002812:	3710      	adds	r7, #16
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim: TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr

0800282c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim: TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002834:	bf00      	nop
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800285c:	bf00      	nop
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM periheral
  * @param  Structure: TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002868:	b480      	push	{r7}
 800286a:	b085      	sub	sp, #20
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 8002872:	2300      	movs	r3, #0
 8002874:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	4a2e      	ldr	r2, [pc, #184]	; (8002938 <TIM_Base_SetConfig+0xd0>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d007      	beq.n	8002894 <TIM_Base_SetConfig+0x2c>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800288a:	d003      	beq.n	8002894 <TIM_Base_SetConfig+0x2c>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	4a2b      	ldr	r2, [pc, #172]	; (800293c <TIM_Base_SetConfig+0xd4>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d108      	bne.n	80028a6 <TIM_Base_SetConfig+0x3e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800289a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	68fa      	ldr	r2, [r7, #12]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a23      	ldr	r2, [pc, #140]	; (8002938 <TIM_Base_SetConfig+0xd0>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d013      	beq.n	80028d6 <TIM_Base_SetConfig+0x6e>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028b4:	d00f      	beq.n	80028d6 <TIM_Base_SetConfig+0x6e>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a20      	ldr	r2, [pc, #128]	; (800293c <TIM_Base_SetConfig+0xd4>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d00b      	beq.n	80028d6 <TIM_Base_SetConfig+0x6e>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a1f      	ldr	r2, [pc, #124]	; (8002940 <TIM_Base_SetConfig+0xd8>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d007      	beq.n	80028d6 <TIM_Base_SetConfig+0x6e>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a1e      	ldr	r2, [pc, #120]	; (8002944 <TIM_Base_SetConfig+0xdc>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d003      	beq.n	80028d6 <TIM_Base_SetConfig+0x6e>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a1d      	ldr	r2, [pc, #116]	; (8002948 <TIM_Base_SetConfig+0xe0>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d108      	bne.n	80028e8 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	68fa      	ldr	r2, [r7, #12]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	68fa      	ldr	r2, [r7, #12]
 80028ec:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	689a      	ldr	r2, [r3, #8]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	629a      	str	r2, [r3, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a0d      	ldr	r2, [pc, #52]	; (8002938 <TIM_Base_SetConfig+0xd0>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d00b      	beq.n	800291e <TIM_Base_SetConfig+0xb6>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a0d      	ldr	r2, [pc, #52]	; (8002940 <TIM_Base_SetConfig+0xd8>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d007      	beq.n	800291e <TIM_Base_SetConfig+0xb6>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a0c      	ldr	r2, [pc, #48]	; (8002944 <TIM_Base_SetConfig+0xdc>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d003      	beq.n	800291e <TIM_Base_SetConfig+0xb6>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a0b      	ldr	r2, [pc, #44]	; (8002948 <TIM_Base_SetConfig+0xe0>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d103      	bne.n	8002926 <TIM_Base_SetConfig+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	691a      	ldr	r2, [r3, #16]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2201      	movs	r2, #1
 800292a:	615a      	str	r2, [r3, #20]
}
 800292c:	bf00      	nop
 800292e:	3714      	adds	r7, #20
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr
 8002938:	40012c00 	.word	0x40012c00
 800293c:	40000400 	.word	0x40000400
 8002940:	40014000 	.word	0x40014000
 8002944:	40014400 	.word	0x40014400
 8002948:	40014800 	.word	0x40014800

0800294c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800294c:	b480      	push	{r7}
 800294e:	b087      	sub	sp, #28
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0;
 8002958:	2300      	movs	r3, #0
 800295a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0;
 800295c:	2300      	movs	r3, #0
 800295e:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	6a1b      	ldr	r3, [r3, #32]
 8002964:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	6a1b      	ldr	r3, [r3, #32]
 800296a:	f023 0201 	bic.w	r2, r3, #1
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	699b      	ldr	r3, [r3, #24]
 8002976:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800297e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	011b      	lsls	r3, r3, #4
 8002984:	697a      	ldr	r2, [r7, #20]
 8002986:	4313      	orrs	r3, r2
 8002988:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	f023 030a 	bic.w	r3, r3, #10
 8002990:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	4313      	orrs	r3, r2
 8002998:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	697a      	ldr	r2, [r7, #20]
 800299e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	693a      	ldr	r2, [r7, #16]
 80029a4:	621a      	str	r2, [r3, #32]
}
 80029a6:	bf00      	nop
 80029a8:	371c      	adds	r7, #28
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop

080029b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b087      	sub	sp, #28
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	60f8      	str	r0, [r7, #12]
 80029bc:	60b9      	str	r1, [r7, #8]
 80029be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0;
 80029c0:	2300      	movs	r3, #0
 80029c2:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0;
 80029c4:	2300      	movs	r3, #0
 80029c6:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	6a1b      	ldr	r3, [r3, #32]
 80029cc:	f023 0210 	bic.w	r2, r3, #16
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	699b      	ldr	r3, [r3, #24]
 80029d8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	6a1b      	ldr	r3, [r3, #32]
 80029de:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80029e6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	031b      	lsls	r3, r3, #12
 80029ec:	697a      	ldr	r2, [r7, #20]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80029f8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4);
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	011b      	lsls	r3, r3, #4
 80029fe:	693a      	ldr	r2, [r7, #16]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	697a      	ldr	r2, [r7, #20]
 8002a08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	693a      	ldr	r2, [r7, #16]
 8002a0e:	621a      	str	r2, [r3, #32]
}
 8002a10:	bf00      	nop
 8002a12:	371c      	adds	r7, #28
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b085      	sub	sp, #20
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	460b      	mov	r3, r1
 8002a26:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a38:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002a3a:	887b      	ldrh	r3, [r7, #2]
 8002a3c:	f043 0307 	orr.w	r3, r3, #7
 8002a40:	b29b      	uxth	r3, r3
 8002a42:	461a      	mov	r2, r3
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	609a      	str	r2, [r3, #8]
}
 8002a50:	bf00      	nop
 8002a52:	3714      	adds	r7, #20
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr

08002a5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b087      	sub	sp, #28
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
 8002a68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	021a      	lsls	r2, r3, #8
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	431a      	orrs	r2, r3
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	697a      	ldr	r2, [r7, #20]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	697a      	ldr	r2, [r7, #20]
 8002a92:	609a      	str	r2, [r3, #8]
} 
 8002a94:	bf00      	nop
 8002a96:	371c      	adds	r7, #28
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, 
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d101      	bne.n	8002ab8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	e038      	b.n	8002b2a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a18      	ldr	r2, [pc, #96]	; (8002b38 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d108      	bne.n	8002aec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002ae0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	68fa      	ldr	r2, [r7, #12]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002af2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	68fa      	ldr	r2, [r7, #12]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b04:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	68ba      	ldr	r2, [r7, #8]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68fa      	ldr	r2, [r7, #12]
 8002b16:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	68ba      	ldr	r2, [r7, #8]
 8002b1e:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8002b28:	2300      	movs	r3, #0
} 
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3714      	adds	r7, #20
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	40012c00 	.word	0x40012c00

08002b3c <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8002b44:	bf00      	nop
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b58:	bf00      	nop
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <_init>:
 8002b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b66:	bf00      	nop
 8002b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b6a:	bc08      	pop	{r3}
 8002b6c:	469e      	mov	lr, r3
 8002b6e:	4770      	bx	lr

08002b70 <_fini>:
 8002b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b72:	bf00      	nop
 8002b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b76:	bc08      	pop	{r3}
 8002b78:	469e      	mov	lr, r3
 8002b7a:	4770      	bx	lr
