<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'fir' consists of the following:&#xD;&#xA;&#x9;wire read on port 'x' (fir11_sec2_5.cpp:8) [10]  (0 ns)&#xD;&#xA;&#x9;'mul' operation ('mul_ln18', fir11_sec2_5.cpp:18) [11]  (1.2 ns)" projectName="sec2_5" solutionName="solution1" date="2023-06-07T15:13:51.587+1000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (1.199ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.125ns, effective delay budget: 0.875ns)." projectName="sec2_5" solutionName="solution1" date="2023-06-07T15:13:51.571+1000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated delay (1.2ns) of 'mul' operation ('mul_ln18', fir11_sec2_5.cpp:18) exceeds the target cycle time (target cycle time: 1ns, clock uncertainty: 0.125ns, effective cycle time: 0.875ns)." projectName="sec2_5" solutionName="solution1" date="2023-06-07T15:13:51.556+1000" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
