# CPE 3101L (INTRODUCTION TO HDL)
> Exists as an archive. <br>

This repository contains all submitted code made for the above-mentioned subject as a third year Computer Engineer student in University of San Carlos.
 - All code is in **Verilog**. For best compatilbility, use **Quartus Prime Version 20.1.1**
 - Uses the **ModelSim-Altera EDA Tool** for RTL simulations
 - Uses the **10M50DAF484C7G** FPGA device model for pin assignments
<br>

<br><br><br>

Subject information: <br>
<sub> Group: 01 </sub> <br>
<sub> Schedule: F 07:30 AM - 10:30 AM LB265 TC </sub> <br>
<sub> Faculty: Al- Jo- Ma- </sub> <br>
<sub> Concluding thoughts: very good ⭐⭐⭐⭐⭐</sub> 
<br><br><br>
