<?xml version="1.0"?>
<!-- created by PrimeWave Design Environment (TM), build #, on Wed Nov 27 16:21:39 2024
-->
<synopsysFile version="1.1" name="synopsysRecentFiles">
        <recentFiles>
                <file cell="flip_flop" library="basic_cells" view="schematic" file="schematic" mode="write"/>
                <file cell="flip_flop_test_delays" library="basic_cells" view="schematic" file="schematic" mode="write"/>
                <file cell="flip_flop" library="basic_cells" view="layout" file="maskLayout" mode="write"/>
                <file cell="flip_flop_test_delays" library="basic_cells" view="FineSim_default" file="saeState" mode="write"/>
                <file cell="flip_flop_test_delays" library="basic_cells" view="config" file="config.xml" mode="write"/>
        </recentFiles>
</synopsysFile>
