

Implementation tool: Xilinx Vivado v.2018.3
Project:             hls2
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Fri May 31 10:24:53 +0200 2019

#=== Post-Implementation Resource usage ===
SLICE:          410
LUT:           1146
FF:            1017
DSP:              2
BRAM:             1
SRL:             15
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.215
CP achieved post-implementation:    8.306
Timing met
