FPGA project for partial-reconfiguration FIM design, with default AFU.
A post-P&R dcp will be exported for green_bs generation.
