# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../DVI_HDMI.srcs/sources_1/bd/DVI/ipshared/4fba" \
"../../../../../VGA_V2/VGA_V2.srcs/sources_1/imports/new/input_block.v" \
"../../../../DVI_HDMI.srcs/sources_1/new/TMDS_encoder_V2.v" \
"../../../../DVI_HDMI.srcs/sources_1/new/combiner10_30.v" \
"../../../../DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_clk_wiz_0_4/DVI_clk_wiz_0_4_clk_wiz.v" \
"../../../../DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_clk_wiz_0_4/DVI_clk_wiz_0_4.v" \
"../../../../DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_input_block_0_0/sim/DVI_input_block_0_0.v" \
"../../../../DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_TMDS_encoder_V2_0_0/sim/DVI_TMDS_encoder_V2_0_0.v" \
"../../../../DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_TMDS_encoder_V2_1_0/sim/DVI_TMDS_encoder_V2_1_0.v" \
"../../../../DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_TMDS_encoder_V2_2_0/sim/DVI_TMDS_encoder_V2_2_0.v" \
"../../../../DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_combiner10_30_0_0/sim/DVI_combiner10_30_0_0.v" \
"../../../../DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_selectio_wiz_0_1/DVI_selectio_wiz_0_1_selectio_wiz.v" \
"../../../../DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_selectio_wiz_0_1/DVI_selectio_wiz_0_1.v" \
"../../../../DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_xlconstant_0_0/sim/DVI_xlconstant_0_0.v" \
"../../../../DVI_HDMI.ip_user_files/bd/DVI/sim/DVI.v" \
"../../../../DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_xlconstant_1_0/sim/DVI_xlconstant_1_0.v" \
"../../../../DVI_HDMI.ip_user_files/bd/DVI/ip/DVI_util_vector_logic_0_0/sim/DVI_util_vector_logic_0_0.v" \
"../../../../DVI_HDMI.srcs/sources_1/bd/DVI/hdl/DVI_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
