// Seed: 3074825896
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output tri0 id_1;
  assign id_3 = id_4;
  assign id_1 = id_2;
  assign id_5 = id_2;
  assign id_1 = -1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout uwire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
  output logic [7:0] id_1;
  wire id_5;
  wire id_6;
  assign id_1[-1] = id_3++;
endmodule
