# Synopsys Constraint Checker(syntax only), version maplat, Build 1264R, built Aug 18 2015
# Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

# Written on Wed Mar 02 08:01:03 2016


##### DESIGN INFO #######################################################

Top View:                "topword00"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                            Requested     Requested     Clock        Clock              
Clock                            Frequency     Period        Type         Group              
---------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock     2.1 MHz       480.769       inferred     Inferred_clkgroup_1
topword00|clkr0                  1.0 MHz       1000.000      inferred     Inferred_clkgroup_0
=============================================================================================
