============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Jul 28 2023  09:12:34 am
  Module:                 compGRNG
  Technology library:     typical 
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                              
   Gate    Instances   Area     Library  
-----------------------------------------
AND2_X4           19   20.216    typical 
AND3_X1            1    1.330    typical 
AOI211_X1          4    5.320    typical 
AOI21_X1          30   31.920    typical 
AOI221_X1         13   20.748    typical 
AOI222_X1          1    2.128    typical 
AOI22_X1           8   10.640    typical 
DFF_X2            68  325.584    typical 
INV_X1            71   37.772    typical 
NAND2_X1          49   39.102    typical 
NAND3_X1           5    5.320    typical 
NAND4_X1           2    2.660    typical 
NOR2_X1           68   54.264    typical 
NOR3_X1            2    2.128    typical 
NOR4_X1            3    3.990    typical 
OAI211_X1         10   13.300    typical 
OAI21_X1          22   23.408    typical 
OAI221_X1          8   12.768    typical 
OAI22_X1           9   11.970    typical 
OR2_X1            18   19.152    typical 
OR3_X1             5    6.650    typical 
OR4_X1             2    3.192    typical 
XOR2_X1            8   12.768    typical 
-----------------------------------------
total            426  666.330            


                                        
     Type      Instances   Area  Area % 
----------------------------------------
sequential            68 325.584   48.9 
inverter              71  37.772    5.7 
logic                287 302.974   45.5 
physical_cells         0   0.000    0.0 
----------------------------------------
total                426 666.330  100.0 

