#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: Y:\SoftWare\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: Administrator
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Nov 11 20:33:52 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/device_map/ethernet_test.pcf(line number: 3)] | Port iic_sda has been placed at location V20, whose type is share pin.
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {ad_clk} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_clk} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_clk} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data[0]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data[0]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data[1]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data[1]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data[2]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data[2]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data[3]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data[3]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data[4]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data[4]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {da_data[5]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data[6]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/device_map/ethernet_test.pcf(line number: 13)] | Port da_data[6] has been placed at location Y13, whose type is share pin.
Executing : def_port {da_data[6]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {da_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/device_map/ethernet_test.pcf(line number: 14)] | Port da_data[7] has been placed at location AB13, whose type is share pin.
Executing : def_port {da_data[7]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/device_map/ethernet_test.pcf(line number: 15)] | Port iic_scl has been placed at location V19, whose type is share pin.
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {phy_rstn} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/device_map/ethernet_test.pcf(line number: 18)] | Port phy_rstn has been placed at location B20, whose type is share pin.
Executing : def_port {phy_rstn} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_tx_ctl} LOC=B18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/device_map/ethernet_test.pcf(line number: 19)] | Port rgmii_tx_ctl has been placed at location B18, whose type is share pin.
Executing : def_port {rgmii_tx_ctl} LOC=B18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txc} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {rgmii_txc} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txd[0]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {rgmii_txd[0]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txd[1]} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/device_map/ethernet_test.pcf(line number: 22)] | Port rgmii_txd[1] has been placed at location D17, whose type is share pin.
Executing : def_port {rgmii_txd[1]} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txd[2]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/device_map/ethernet_test.pcf(line number: 23)] | Port rgmii_txd[2] has been placed at location C18, whose type is share pin.
Executing : def_port {rgmii_txd[2]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txd[3]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/device_map/ethernet_test.pcf(line number: 24)] | Port rgmii_txd[3] has been placed at location A18, whose type is share pin.
Executing : def_port {rgmii_txd[3]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data[0]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[0]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[1]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[1]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[2]} LOC=Y12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[2]} LOC=Y12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[3]} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[3]} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[4]} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[4]} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[5]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[5]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[6]} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[6]} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[7]} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[7]} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {btn_ad} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {btn_ad} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {btn_ethernet} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {btn_ethernet} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {btn_hdmi} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {btn_hdmi} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk_50m} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {clk_50m} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/device_map/ethernet_test.pcf(line number: 48)] | Port g_in[1] has been placed at location V17, whose type is share pin.
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/device_map/ethernet_test.pcf(line number: 49)] | Port g_in[2] has been placed at location W18, whose type is share pin.
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/device_map/ethernet_test.pcf(line number: 50)] | Port g_in[3] has been placed at location AB19, whose type is share pin.
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/device_map/ethernet_test.pcf(line number: 51)] | Port g_in[4] has been placed at location AA18, whose type is share pin.
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/device_map/ethernet_test.pcf(line number: 52)] | Port g_in[5] has been placed at location AB18, whose type is share pin.
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/device_map/ethernet_test.pcf(line number: 55)] Object 'hs_in' is dangling, which has no connection. it will be ignored.
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {pix_clk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/device_map/ethernet_test.pcf(line number: 56)] | Port pix_clk_in has been placed at location AA12, whose type is share pin.
Executing : def_port {pix_clk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rx_ctl} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rgmii_rx_ctl} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rxc} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rgmii_rxc} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rxd[0]} LOC=H10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rgmii_rxd[0]} LOC=H10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rxd[1]} LOC=H11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rgmii_rxd[1]} LOC=H11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rxd[2]} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rgmii_rxd[2]} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rxd[3]} LOC=H13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rgmii_rxd[3]} LOC=H13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/device_map/ethernet_test.pcf(line number: 71)] | Port rst_n has been placed at location K18, whose type is share pin.
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance rgmii_interface/rgmii_clk_delay/opit_0 to IOCKDLY_84_360.
Mapping instance adda/u_pll/u_pll_e3/goppll to PLL_158_55.
Mapping instance hdmi_pll/u_pll_e3/goppll to PLL_158_75.
Mapping instance ref_clock/u_pll_e3/goppll to PLL_158_179.
Phase 1.1 1st GP placement started.
Design Utilization : 15%.
Wirelength after clock region global placement is 35029.
1st GP placement takes 2.03 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg to USCM_84_109.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_112.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_113.
Mapping instance clkbufg_10/gopclkbufg to USCM_84_114.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_115.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_9/gopclkbufg to USCM_84_116.
Clock placement takes 0.17 sec.

Pre global placement takes 2.72 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_obuf/opit_1 on IOL_123_5.
Placed fixed group with base inst ad_data_ibuf[0]/opit_1 on IOL_187_5.
Placed fixed group with base inst ad_data_ibuf[1]/opit_1 on IOL_187_6.
Placed fixed group with base inst ad_data_ibuf[2]/opit_1 on IOL_155_5.
Placed fixed group with base inst ad_data_ibuf[3]/opit_1 on IOL_155_6.
Placed fixed group with base inst ad_data_ibuf[4]/opit_1 on IOL_171_5.
Placed fixed group with base inst ad_data_ibuf[5]/opit_1 on IOL_171_6.
Placed fixed group with base inst ad_data_ibuf[6]/opit_1 on IOL_115_5.
Placed fixed group with base inst ad_data_ibuf[7]/opit_1 on IOL_115_6.
Placed fixed group with base inst b_in_ibuf[0]/opit_1 on IOL_219_6.
Placed fixed group with base inst b_in_ibuf[1]/opit_1 on IOL_183_5.
Placed fixed group with base inst b_in_ibuf[2]/opit_1 on IOL_183_6.
Placed fixed group with base inst b_in_ibuf[3]/opit_1 on IOL_215_5.
Placed fixed group with base inst b_in_ibuf[4]/opit_1 on IOL_215_6.
Placed fixed group with base inst b_in_ibuf[5]/opit_1 on IOL_203_5.
Placed fixed group with base inst b_in_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst b_in_ibuf[7]/opit_1 on IOL_223_5.
Placed fixed group with base inst btn_ad_ibuf/opit_1 on IOL_327_134.
Placed fixed group with base inst btn_ethernet_ibuf/opit_1 on IOL_327_297.
Placed fixed group with base inst btn_hdmi_ibuf/opit_1 on IOL_327_133.
Placed fixed group with base inst clk_50m_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst da_clk_obuf/opit_1 on IOL_123_6.
Placed fixed group with base inst da_data_obuf[0]/opit_1 on IOL_151_6.
Placed fixed group with base inst da_data_obuf[1]/opit_1 on IOL_151_5.
Placed fixed group with base inst da_data_obuf[2]/opit_1 on IOL_135_6.
Placed fixed group with base inst da_data_obuf[3]/opit_1 on IOL_135_5.
Placed fixed group with base inst da_data_obuf[4]/opit_1 on IOL_159_6.
Placed fixed group with base inst da_data_obuf[5]/opit_1 on IOL_159_5.
Placed fixed group with base inst da_data_obuf[6]/opit_1 on IOL_167_6.
Placed fixed group with base inst da_data_obuf[7]/opit_1 on IOL_167_5.
Placed fixed group with base inst de_in_ibuf/opit_1 on IOL_219_5.
Placed fixed group with base inst g_in_ibuf[0]/opit_1 on IOL_223_6.
Placed fixed group with base inst g_in_ibuf[1]/opit_1 on IOL_319_6.
Placed fixed group with base inst g_in_ibuf[2]/opit_1 on IOL_319_5.
Placed fixed group with base inst g_in_ibuf[3]/opit_1 on IOL_243_5.
Placed fixed group with base inst g_in_ibuf[4]/opit_1 on IOL_227_6.
Placed fixed group with base inst g_in_ibuf[5]/opit_1 on IOL_227_5.
Placed fixed group with base inst g_in_ibuf[6]/opit_1 on IOL_283_5.
Placed fixed group with base inst g_in_ibuf[7]/opit_1 on IOL_283_6.
Placed fixed group with base inst iic_scl_obuf/opit_1 on IOL_327_26.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst ms72xx_ctl.iic_sda_tri/opit_1 on IOL_327_25.
Placed fixed group with base inst ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst phy_rstn_obuf/opit_1 on IOL_319_374.
Placed fixed group with base inst pix_clk_in_ibuf/opit_1 on IOL_163_6.
Placed fixed group with base inst r_in_ibuf[0]/opit_1 on IOL_191_6.
Placed fixed group with base inst r_in_ibuf[1]/opit_1 on IOL_191_5.
Placed fixed group with base inst r_in_ibuf[2]/opit_1 on IOL_291_6.
Placed fixed group with base inst r_in_ibuf[3]/opit_1 on IOL_291_5.
Placed fixed group with base inst r_in_ibuf[4]/opit_1 on IOL_275_6.
Placed fixed group with base inst r_in_ibuf[5]/opit_1 on IOL_275_5.
Placed fixed group with base inst r_in_ibuf[6]/opit_1 on IOL_199_6.
Placed fixed group with base inst r_in_ibuf[7]/opit_1 on IOL_199_5.
Placed fixed group with base inst rgmii_interface/gmii_ctl_in/gateigddr_IOL on IOL_71_373.
Placed fixed group with base inst rgmii_interface/gtp_outbuft1/opit_1_IOL on IOL_311_374.
Placed fixed group with base inst rgmii_interface/gtp_outbuft6/opit_1_IOL on IOL_299_374.
Placed fixed group with base inst rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL on IOL_75_374.
Placed fixed group with base inst rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL on IOL_75_373.
Placed fixed group with base inst rgmii_interface/rgmii_rx_data[2].gmii_rxd_in/gateigddr_IOL on IOL_251_373.
Placed fixed group with base inst rgmii_interface/rgmii_rx_data[3].gmii_rxd_in/gateigddr_IOL on IOL_251_374.
Placed fixed group with base inst rgmii_interface/rgmii_tx_data[0].gtp_outbuft1/opit_1_IOL on IOL_299_373.
Placed fixed group with base inst rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL on IOL_323_374.
Placed fixed group with base inst rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_1_IOL on IOL_323_373.
Placed fixed group with base inst rgmii_interface/rgmii_tx_data[3].gtp_outbuft1/opit_1_IOL on IOL_311_373.
Placed fixed group with base inst rgmii_rxc_ibuf/opit_1 on IOL_243_374.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst vs_in_ibuf/opit_1 on IOL_211_5.
Placed fixed instance adda/u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_8/gopclkbufg on USCM_84_113.
Placed fixed instance clkbufg_9/gopclkbufg on USCM_84_116.
Placed fixed instance clkbufg_10/gopclkbufg on USCM_84_114.
Placed fixed instance hdmi_pll/u_pll_e3/goppll on PLL_158_75.
Placed fixed instance ref_clock/u_pll_e3/goppll on PLL_158_179.
Placed fixed instance rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg on USCM_84_109.
Placed fixed instance rgmii_interface/rgmii_clk_delay/opit_0 on IOCKDLY_84_360.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Placed instance rgmii_interface/clk_dll/gopdll(gopDLL) on DLL_86_363, and placed rgmii_interface/rgmii_clk_delay/opit_0(gopCLKDELAY) on IOCKDLY_84_360.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 7095.
	1 iterations finished.
	Final slack 7095.
Super clustering done.
Design Utilization : 15%.
2nd GP placement takes 1.80 sec.

Wirelength after global placement is 34657.
Global placement takes 1.83 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 45916.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 7095.
	1 iterations finished.
	Final slack 7095.
Super clustering done.
Design Utilization : 15%.
3rd GP placement takes 1.95 sec.

Wirelength after post global placement is 39215.
Post global placement takes 1.95 sec.

Phase 4 Legalization started.
The average distance in LP is 1.615076.
Wirelength after legalization is 53182.
Legalization takes 0.27 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 5894.
Replication placement takes 0.12 sec.

Wirelength after replication placement is 53182.
Phase 5.2 DP placement started.
Legalized cost 5894.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.14 sec.

Wirelength after detailed placement is 53182.
Timing-driven detailed placement takes 0.27 sec.

Worst slack is 8897, TNS after placement is 0.
Placement done.
Total placement takes 8.11 sec.
Finished placement. (CPU time elapsed 0h:00m:08s)

Routing started.
Building routing graph takes 0.61 sec.
Worst slack is 8897, TNS before global route is 0.
Processing design graph takes 0.25 sec.
Total memory for routing:
	121.745932 M.
Total nets for routing : 11185.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 37 nets, it takes 0.02 sec.
Unrouted nets 188 at the end of iteration 0.
Unrouted nets 94 at the end of iteration 1.
Unrouted nets 46 at the end of iteration 2.
Unrouted nets 33 at the end of iteration 3.
Unrouted nets 15 at the end of iteration 4.
Unrouted nets 5 at the end of iteration 5.
Unrouted nets 3 at the end of iteration 6.
Unrouted nets 3 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 0 at the end of iteration 9.
Global Routing step 2 processed 334 nets, it takes 0.23 sec.
Unrouted nets 91 at the end of iteration 0.
Unrouted nets 26 at the end of iteration 1.
Unrouted nets 12 at the end of iteration 2.
Unrouted nets 3 at the end of iteration 3.
Unrouted nets 4 at the end of iteration 4.
Unrouted nets 1 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 0 at the end of iteration 15.
Global Routing step 3 processed 235 nets, it takes 0.25 sec.
Global routing takes 0.50 sec.
Total 11994 subnets.
    forward max bucket size 34183 , backward 3463.
        Unrouted nets 7429 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.031250 sec.
    forward max bucket size 34231 , backward 169.
        Unrouted nets 5200 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.781250 sec.
    forward max bucket size 2265 , backward 98.
        Unrouted nets 3575 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.328125 sec.
    forward max bucket size 1770 , backward 91.
        Unrouted nets 2595 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.296875 sec.
    forward max bucket size 1764 , backward 55.
        Unrouted nets 2231 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.078125 sec.
    forward max bucket size 2823 , backward 3463.
        Unrouted nets 1675 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.171875 sec.
    forward max bucket size 45 , backward 53.
        Unrouted nets 1245 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.078125 sec.
    forward max bucket size 221 , backward 88.
        Unrouted nets 829 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.046875 sec.
    forward max bucket size 51 , backward 87.
        Unrouted nets 554 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.031250 sec.
    forward max bucket size 58 , backward 51.
        Unrouted nets 371 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.046875 sec.
    forward max bucket size 45 , backward 35.
        Unrouted nets 244 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 45 , backward 31.
        Unrouted nets 182 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.031250 sec.
    forward max bucket size 45 , backward 34.
        Unrouted nets 122 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 45 , backward 36.
        Unrouted nets 78 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 45 , backward 21.
        Unrouted nets 51 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.046875 sec.
    forward max bucket size 45 , backward 26.
        Unrouted nets 33 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.046875 sec.
    forward max bucket size 44 , backward 37.
        Unrouted nets 25 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 44 , backward 30.
        Unrouted nets 18 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
    forward max bucket size 44 , backward 31.
        Unrouted nets 9 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 44 , backward 11.
        Unrouted nets 4 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 43 , backward 3.
        Unrouted nets 4 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.031250 sec.
    forward max bucket size 41 , backward 6.
        Unrouted nets 4 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.015625 sec.
    forward max bucket size 47 , backward 9.
        Unrouted nets 2 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 6.
        Unrouted nets 2 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 8.
        Unrouted nets 4 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 6.
        Unrouted nets 2 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 4.
        Unrouted nets 2 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 6.
        Unrouted nets 0 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.015625 sec.
Detailed routing takes 27 iterations
C: Route-2036: The clock path from rgmii_rxc_ibuf/opit_1:OUT to rgmii_interface/clk_dll/gopdll:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_9/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 3.28 sec.
Start fix hold violation.
Build tmp routing results takes 0.05 sec.
Timing analysis takes 0.30 sec.
Hold violation fix iter 0 takes 0.05 sec, total_step_forward 22529.
Incremental timing analysis takes 0.19 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 49.
Incremental timing analysis takes 0.27 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 28.
Incremental timing analysis takes 0.22 sec.
Hold violation fix iter 3 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 4 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 1.19 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.22 sec.
Used SRB routing arc is 75897.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 6.27 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 1278     | 6450          | 20                 
|   FF                     | 4345     | 38700         | 12                 
|   LUT                    | 3791     | 25800         | 15                 
|   LUT-FF pairs           | 2071     | 25800         | 9                  
| Use of CLMS              | 749      | 4250          | 18                 
|   FF                     | 2500     | 25500         | 10                 
|   LUT                    | 2252     | 17000         | 14                 
|   LUT-FF pairs           | 1195     | 17000         | 8                  
|   Distributed RAM        | 8        | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 1        | 10            | 10                 
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 23       | 134           | 18                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 380      | 6672          | 6                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 69       | 296           | 24                 
|   IOBD                   | 30       | 64            | 47                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 4        | 8             | 50                 
|   IOBS_LR                | 10       | 161           | 7                  
|   IOBS_TB                | 25       | 56            | 45                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 1        | 40            | 3                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 69       | 400           | 18                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 3        | 5             | 60                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 1        | 24            | 5                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 11       | 30            | 37                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:06s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:19s)
Action pnr: Real time elapsed is 0h:1m:4s
Action pnr: CPU time elapsed is 0h:0m:19s
Action pnr: Process CPU time elapsed is 0h:0m:19s
Current time: Mon Nov 11 20:34:54 2024
Action pnr: Peak memory pool usage is 1,059 MB
