set SynModuleInfo {
  {SRCNAME case_3 MODELNAME case_3 RTLNAME case_3 IS_TOP 1
    SUBMODULES {
      {MODELNAME case_3_mul_6s_4s_10_1_1 RTLNAME case_3_mul_6s_4s_10_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_3_mul_6s_2s_8_1_1 RTLNAME case_3_mul_6s_2s_8_1_1 BINDTYPE op TYPE mul IMPL fabric LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_3_mul_5s_5s_5_1_1 RTLNAME case_3_mul_5s_5s_5_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_3_mul_4s_4s_8_1_1 RTLNAME case_3_mul_4s_4s_8_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_3_mul_3s_2s_3_1_1 RTLNAME case_3_mul_3s_2s_3_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_3_mul_5s_4s_9_1_1 RTLNAME case_3_mul_5s_4s_9_1_1 BINDTYPE op TYPE mul IMPL fabric LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_3_mul_4s_2s_6_1_1 RTLNAME case_3_mul_4s_2s_6_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_3_mul_5s_2s_7_1_1 RTLNAME case_3_mul_5s_2s_7_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME case_3_mac_muladd_5s_2s_7s_8_4_1 RTLNAME case_3_mac_muladd_5s_2s_7s_8_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
    }
  }
}
