clk_100MHZ_to_40MHZ_clk_wiz.v,verilog,xil_defaultlib,../../../../Lab4.srcs/sources_1/ip/clk_100MHZ_to_40MHZ/clk_100MHZ_to_40MHZ_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
clk_100MHZ_to_40MHZ.v,verilog,xil_defaultlib,../../../../Lab4.srcs/sources_1/ip/clk_100MHZ_to_40MHZ/clk_100MHZ_to_40MHZ.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
