SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/apb_dsp_unit.v
TOPLEVEL        = apb_dsp_unit
MODULE          = test_apb_dsp_unit
PYTHONPATH      = /src
HASH            = 1-rtl-design