FIRRTL version 4.0.0
circuit main:
    public module main:
        input in: UInt<32>
        input var: UInt<32>
        input var2: UInt<32>
        input cond3: UInt<1>
        output out: UInt<32>
        input go: UInt<1>
        input clk: Clock
        input reset: UInt<1>
        output done: UInt<1>
        invalidate out ; default initialization
        connect out, UInt(0)
        invalidate done ; default initialization
        connect done, UInt(0)
        ; COMPONENT START: main
        connect done, UInt(1)
        when and(leq(var, var2), cond3):
            connect out, in
        ; COMPONENT END: main

