{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1648931365731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648931365731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 02 17:29:25 2022 " "Processing started: Sat Apr 02 17:29:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648931365731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1648931365731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off data_op -c data_op " "Command: quartus_map --read_settings_files=on --write_settings_files=off data_op -c data_op" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1648931365731 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1648931366627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_op-behavior_data_op " "Found design unit 1: data_op-behavior_data_op" {  } { { "data_op.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/DATAOP/data_op.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648931367397 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_op " "Found entity 1: data_op" {  } { { "data_op.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/DATAOP/data_op.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648931367397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648931367397 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_op " "Elaborating entity \"data_op\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1648931367496 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_Rp data_op.vhd(20) " "Verilog HDL or VHDL warning at data_op.vhd(20): object \"addr_Rp\" assigned a value but never read" {  } { { "data_op.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/DATAOP/data_op.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648931367506 "|data_op"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W_addr data_op.vhd(24) " "VHDL Process Statement warning at data_op.vhd(24): signal \"W_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_op.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/DATAOP/data_op.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648931367506 "|data_op"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rp_addr data_op.vhd(25) " "VHDL Process Statement warning at data_op.vhd(25): signal \"Rp_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_op.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/DATAOP/data_op.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648931367506 "|data_op"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rq_addr data_op.vhd(26) " "VHDL Process Statement warning at data_op.vhd(26): signal \"Rq_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_op.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/DATAOP/data_op.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648931367506 "|data_op"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rq_rd data_op.vhd(27) " "VHDL Process Statement warning at data_op.vhd(27): signal \"Rq_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_op.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/DATAOP/data_op.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648931367506 "|data_op"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rp_rd data_op.vhd(29) " "VHDL Process Statement warning at data_op.vhd(29): signal \"Rp_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_op.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/DATAOP/data_op.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648931367506 "|data_op"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W_wr data_op.vhd(31) " "VHDL Process Statement warning at data_op.vhd(31): signal \"W_wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_op.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/DATAOP/data_op.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648931367506 "|data_op"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "reg " "RAM logic \"reg\" is uninferred due to asynchronous read logic" {  } { { "data_op.vhd" "reg" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/DATAOP/data_op.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1648931367806 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1648931367806 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1648931368606 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1648931370245 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648931370245 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rp_addr\[0\] " "No output dependent on input pin \"Rp_addr\[0\]\"" {  } { { "data_op.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/DATAOP/data_op.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648931370355 "|data_op|Rp_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rp_addr\[1\] " "No output dependent on input pin \"Rp_addr\[1\]\"" {  } { { "data_op.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/DATAOP/data_op.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648931370355 "|data_op|Rp_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rp_addr\[2\] " "No output dependent on input pin \"Rp_addr\[2\]\"" {  } { { "data_op.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/DATAOP/data_op.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648931370355 "|data_op|Rp_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rp_addr\[3\] " "No output dependent on input pin \"Rp_addr\[3\]\"" {  } { { "data_op.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/DATAOP/data_op.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648931370355 "|data_op|Rp_addr[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1648931370355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "544 " "Implemented 544 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1648931370355 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1648931370355 ""} { "Info" "ICUT_CUT_TM_LCELLS" "480 " "Implemented 480 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1648931370355 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1648931370355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648931370395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 02 17:29:30 2022 " "Processing ended: Sat Apr 02 17:29:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648931370395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648931370395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648931370395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648931370395 ""}
