strict digraph "" {
	"[1]rst"	 [complexity=3,
		importance=0.0394857578136,
		rank=0.0131619192712];
	"[1]CLOCK_DIVIDER_REG_LOW.rst"	 [complexity=3,
		importance=0.0374296421737,
		rank=0.0124765473912];
	"[1]rst" -> "[1]CLOCK_DIVIDER_REG_LOW.rst";
	"[1]CLOCK_DIVIDER_REG_7.rst"	 [complexity=3,
		importance=0.0375433207607,
		rank=0.0125144402536];
	"[1]rst" -> "[1]CLOCK_DIVIDER_REG_7.rst";
	"[1]CLOCK_DIVIDER_REG_3.rst"	 [complexity=3,
		importance=0.0375433207607,
		rank=0.0125144402536];
	"[1]rst" -> "[1]CLOCK_DIVIDER_REG_3.rst";
	"[1]cs"	 [complexity=10,
		importance=0.0267831038137,
		rank=0.00267831038137];
	"[1]we_clock_divider_low"	 [complexity=6,
		importance=0.0248406667607,
		rank=0.00414011112678];
	"[1]cs" -> "[1]we_clock_divider_low";
	"[1]CLOCK_DIVIDER_REG_3.we"	 [complexity=3,
		importance=0.0203521819372,
		rank=0.00678406064573];
	"CLOCK_DIVIDER_REG_3.data_out"	 [complexity=2,
		importance=0.0177920711595,
		rank=0.00889603557975];
	"[1]CLOCK_DIVIDER_REG_3.we" -> "CLOCK_DIVIDER_REG_3.data_out";
	"[1]CLOCK_DIVIDER_REG_LOW.we"	 [complexity=3,
		importance=0.0201818603036,
		rank=0.00672728676786];
	"CLOCK_DIVIDER_REG_LOW.data_out"	 [complexity=2,
		importance=0.017735231866,
		rank=0.00886761593301];
	"[1]CLOCK_DIVIDER_REG_LOW.we" -> "CLOCK_DIVIDER_REG_LOW.data_out";
	"[1]CLOCK_DIVIDER_REG_LOW.rst" -> "CLOCK_DIVIDER_REG_LOW.data_out";
	"[1]we_clock_divider_hi"	 [complexity=3,
		importance=0.0228234470043,
		rank=0.00760781566811];
	"[1]we_clock_divider_hi" -> "[1]CLOCK_DIVIDER_REG_3.we";
	"[1]CLOCK_DIVIDER_REG_7.we"	 [complexity=3,
		importance=0.0203521819372,
		rank=0.00678406064573];
	"[1]we_clock_divider_hi" -> "[1]CLOCK_DIVIDER_REG_7.we";
	"[1]reset_mode"	 [complexity=6,
		importance=0.0256320930231,
		rank=0.00427201550386];
	"[1]reset_mode" -> "[1]we_clock_divider_hi";
	clock_divider	 [complexity=2,
		importance=0.0126055037512,
		rank=0.0063027518756];
	extended_mode	 [complexity=0,
		importance=0.00291242650257,
		rank=0.0];
	clock_divider -> extended_mode;
	"[1]mode"	 [complexity=8,
		importance=0.0308254793328,
		rank=0.0038531849166];
	"[1]mode" -> "[1]reset_mode";
	"[1]data_in"	 [complexity=4,
		importance=0.0217046881382,
		rank=0.00542617203454];
	"[1]CLOCK_DIVIDER_REG_3.data_in"	 [complexity=4,
		importance=0.0197622510852,
		rank=0.00494056277131];
	"[1]data_in" -> "[1]CLOCK_DIVIDER_REG_3.data_in";
	"[1]CLOCK_DIVIDER_REG_7.data_in"	 [complexity=4,
		importance=0.0197622510852,
		rank=0.00494056277131];
	"[1]data_in" -> "[1]CLOCK_DIVIDER_REG_7.data_in";
	"[1]CLOCK_DIVIDER_REG_LOW.data_in"	 [complexity=4,
		importance=0.0197054117917,
		rank=0.00492635294794];
	"[1]data_in" -> "[1]CLOCK_DIVIDER_REG_LOW.data_in";
	"[1]we"	 [complexity=10,
		importance=0.0267831038137,
		rank=0.00267831038137];
	"[1]we" -> "[1]we_clock_divider_low";
	"[1]CLOCK_DIVIDER_REG_3.data_in" -> "CLOCK_DIVIDER_REG_3.data_out";
	"CLOCK_DIVIDER_REG_7.data_out"	 [complexity=2,
		importance=0.0177920711595,
		rank=0.00889603557975];
	"[1]CLOCK_DIVIDER_REG_7.rst" -> "CLOCK_DIVIDER_REG_7.data_out";
	"[1]CLOCK_DIVIDER_REG_7.data_in" -> "CLOCK_DIVIDER_REG_7.data_out";
	"CLOCK_DIVIDER_REG_LOW.data_out" -> clock_divider;
	"[1]we_clock_divider_low" -> "[1]CLOCK_DIVIDER_REG_LOW.we";
	"[1]we_clock_divider_low" -> "[1]we_clock_divider_hi";
	"[1]MODE_REG0.data_out"	 [complexity=8,
		importance=0.0373275721551,
		rank=0.00466594651939];
	"[1]MODE_REG0.data_out" -> "[1]mode";
	"CLOCK_DIVIDER_REG_7.data_out" -> clock_divider;
	"[1]CLOCK_DIVIDER_REG_3.rst" -> "CLOCK_DIVIDER_REG_3.data_out";
	"CLOCK_DIVIDER_REG_3.data_out" -> clock_divider;
	"[1]CLOCK_DIVIDER_REG_LOW.data_in" -> "CLOCK_DIVIDER_REG_LOW.data_out";
	"[1]CLOCK_DIVIDER_REG_7.we" -> "CLOCK_DIVIDER_REG_7.data_out";
	"[1]addr"	 [complexity=10,
		importance=0.0267831038137,
		rank=0.00267831038137];
	"[1]addr" -> "[1]we_clock_divider_low";
}
