Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jan 30 02:21:42 2022
| Host         : DESKTOP-8P60DSR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sorting_imp_top_control_sets_placed.rpt
| Design       : sorting_imp_top
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            4 |
|      8 |            9 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              76 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+---------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+--------------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG | C2/B1/C2[3]_i_1_n_0      |                     |                1 |              4 |
|  clk_IBUF_BUFG | C2/B1/C1[3]_i_2_n_0      | C2/B1/C1[3]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | C2/B1/addr[3]_i_1_n_0    |                     |                2 |              4 |
|  clk_IBUF_BUFG | C2/B1/state[3]_i_1_n_0   |                     |                2 |              4 |
|  clk_IBUF_BUFG | C2/B1/WE                 |                     |                2 |              8 |
|  clk_IBUF_BUFG | C2/B1/temp_1[7]_i_1_n_0  |                     |                3 |              8 |
|  clk_IBUF_BUFG | C2/B1/sort_flag_reg_2    |                     |                1 |              8 |
|  clk_IBUF_BUFG | C2/B1/outA[7]_i_1_n_0    |                     |                1 |              8 |
|  clk_IBUF_BUFG | C2/B1/data_in[7]_i_1_n_0 |                     |                2 |              8 |
|  clk_IBUF_BUFG | C2/B1/temp_2[7]_i_1_n_0  |                     |                3 |              8 |
|  clk_IBUF_BUFG | C2/B1/outB[7]_i_1_n_0    |                     |                2 |              8 |
|  clk_IBUF_BUFG | C2/B1/E[0]               |                     |                2 |              8 |
|  clk_IBUF_BUFG | C2/B1/sort_flag_reg_3[0] |                     |                2 |              8 |
|  clk_IBUF_BUFG |                          |                     |                5 |             16 |
+----------------+--------------------------+---------------------+------------------+----------------+


