;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, @-20
	ADD 120, 0
	ADD 120, 0
	CMP 20, 110
	CMP @-127, 100
	SUB @121, 103
	SUB <-100, -100
	SUB #-600, <0
	SUB @-127, 100
	SUB #-600, <0
	CMP @-127, 100
	SUB @-121, 100
	SUB -100, -301
	SUB #12, @200
	CMP @-127, 100
	SUB 200, 0
	ADD 210, 60
	SUB 20, 110
	SLT 120, 0
	SUB 0, 0
	SUB #-600, <0
	SUB -207, <-120
	JMZ 120, 110
	SUB 20, 110
	MOV -11, -90
	SUB 0, <-1
	ADD #-270, <-1
	CMP 12, @10
	CMP @121, 103
	SUB @-127, 100
	CMP #-600, <0
	SUB 20, 110
	SUB 20, 110
	SUB 201, 120
	SUB #-600, <0
	SUB @-127, 100
	SUB 201, 120
	SLT #602, 0
	ADD #-270, <-1
	DJN -1, @-20
	SPL 11, 60
	SPL 0, <702
	SPL 0, <702
	DJN -1, @-20
	CMP -207, <-120
	JMN 0, <782
