$date
	Sun Oct  2 22:16:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fpmul $end
$var wire 1 ! Sign $end
$var wire 13 " i_data1 [12:0] $end
$var wire 13 # i_data2 [12:0] $end
$var wire 1 $ Zero_check $end
$var wire 7 % Sum_exp [6:0] $end
$var wire 1 & Nan_check $end
$var wire 16 ' Mult_res [15:0] $end
$var reg 8 ( Mantissa [7:0] $end
$var reg 13 ) o_mul [12:0] $end
$scope begin exp_calc $end
$upscope $end
$scope begin trunc $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11100000000 )
b0 (
b0 '
0&
b111 %
0$
b0 #
b0 "
0!
$end
#200000
b1000000 (
b1111110000000 )
1&
b100000000000000 '
b100101 %
b1111110000000 "
b1111110000000 #
#210000
b0 (
1!
b0 '
b111100000000 #
#220000
0!
b1111100000000 #
#230000
1$
1!
b11101 %
b11100000000 #
#240000
0!
b1011100000000 #
#250000
0$
1!
b0 '
b100101 %
b111100000000 "
b1111110000000 #
#260000
b111100000000 )
0!
0&
b111100000000 #
#270000
b1111100000000 )
1!
b1111100000000 #
#280000
b1111110000000 )
1&
1$
0!
b11101 %
b11100000000 #
#290000
1!
b1011100000000 #
#300000
0$
0!
b100101 %
b1111100000000 "
b1111110000000 #
#310000
b1111100000000 )
1!
0&
b111100000000 #
#320000
b111100000000 )
0!
b1111100000000 #
#330000
b1111110000000 )
1&
1$
1!
b11101 %
b11100000000 #
#340000
0!
b1011100000000 #
#350000
1!
b11101 %
b11100000000 "
b1111110000000 #
#360000
b1111110000000 )
0!
1&
b111100000000 #
#370000
1!
b1111100000000 #
#380000
b11100000000 )
0&
0!
b10101 %
b11100000000 #
#390000
b1011100000000 )
1!
b1011100000000 #
#400000
b1111110000000 )
0!
1&
b11101 %
b1011100000000 "
b1111110000000 #
#410000
b1111110000000 )
1!
1&
b111100000000 #
#420000
0!
b1111100000000 #
#430000
b1011100000000 )
0&
1!
b10101 %
b11100000000 #
#440000
b11100000000 )
0!
b1011100000000 #
#450001
