# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_microblaze_0_0/sim/mb_block_microblaze_0_0.vhd" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_dlmb_v10_0/sim/mb_block_dlmb_v10_0.vhd" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_ilmb_v10_0/sim/mb_block_ilmb_v10_0.vhd" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/sim/mb_block_dlmb_bram_if_cntlr_0.vhd" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/sim/mb_block_ilmb_bram_if_cntlr_0.vhd" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/sim/mb_block_microblaze_0_axi_intc_0.vhd" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_mdm_1_0/sim/mb_block_mdm_1_0.vhd" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/sim/mb_block_rst_clk_wiz_1_100M_0.vhd" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_axi_uartlite_0_0/sim/mb_block_axi_uartlite_0_0.vhd" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_axi_gpio_0_4/sim/mb_block_axi_gpio_0_4.vhd" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_axi_gpio_0_5/sim/mb_block_axi_gpio_0_5.vhd" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_axi_gpio_0_6/sim/mb_block_axi_gpio_0_6.vhd" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_axi_timer_0_0/sim/mb_block_axi_timer_0_0.vhd" \
"../../../../lab6.ip_user_files/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/sim/mb_block_axi_quad_spi_0_0.vhd" \

# Do not sort compile order
nosort
