/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [2:0] _02_;
  wire [11:0] _03_;
  wire [20:0] _04_;
  wire [5:0] _05_;
  reg [5:0] _06_;
  wire [2:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_25z;
  wire [26:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = celloutsig_1_12z ? celloutsig_1_2z[4] : in_data[102];
  assign celloutsig_1_19z = celloutsig_1_4z[6] ? _00_ : celloutsig_1_17z;
  assign celloutsig_0_3z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_1_18z = ~celloutsig_1_5z;
  assign celloutsig_1_0z = in_data[171] | ~(in_data[106]);
  assign celloutsig_0_11z = celloutsig_0_8z[3] | ~(celloutsig_0_0z);
  assign celloutsig_0_10z = _01_ ^ celloutsig_0_7z;
  assign celloutsig_0_4z = ~(celloutsig_0_2z[12] ^ celloutsig_0_3z);
  assign celloutsig_0_16z = ~(celloutsig_0_10z ^ celloutsig_0_8z[3]);
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_19z[9:8], celloutsig_0_25z };
  reg [11:0] _18_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _18_ <= 12'h000;
    else _18_ <= { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z };
  assign { _00_, _03_[10:0] } = _18_;
  reg [20:0] _19_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 21'h000000;
    else _19_ <= in_data[31:11];
  assign { _04_[20:16], _01_, _04_[14:0] } = _19_;
  reg [2:0] _20_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _20_ <= 3'h0;
    else _20_ <= { in_data[15:14], celloutsig_0_0z };
  assign { _05_[5:4], _07_[0] } = _20_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 6'h00;
    else _06_ <= { _05_[5:4], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[138:136] === in_data[102:100];
  assign celloutsig_0_38z = celloutsig_0_14z[8:4] >= { celloutsig_0_8z[1], 1'h0, _02_ };
  assign celloutsig_0_7z = { _05_[5:4], _07_[0] } >= { celloutsig_0_2z[14], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_4z[4:3], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z } > { celloutsig_1_2z[5:2], celloutsig_1_1z };
  assign celloutsig_0_25z = _06_[3:1] > celloutsig_0_14z[11:9];
  assign celloutsig_1_5z = ! { in_data[137:133], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[166], celloutsig_1_2z } % { 1'h1, in_data[162:161], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[46:31], _05_[5:4], _07_[0], _05_[5:4], _07_[0], celloutsig_0_0z, _05_[5:4], _07_[0], celloutsig_0_0z } % { 1'h1, in_data[46:21] };
  assign celloutsig_0_13z = celloutsig_0_2z[14:12] * { celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_7z = & { celloutsig_1_4z[7:3], celloutsig_1_3z };
  assign celloutsig_1_17z = & { celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_12z = | { in_data[131:107], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[42] & in_data[23];
  assign celloutsig_1_3z = in_data[107] & celloutsig_1_1z;
  assign celloutsig_1_8z = celloutsig_1_6z & celloutsig_1_7z;
  assign celloutsig_1_10z = ~^ { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_14z = celloutsig_0_2z[23:8] >> { _04_[13:0], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_37z = { celloutsig_0_14z[6:0], celloutsig_0_13z } >>> { _04_[6:0], celloutsig_0_13z };
  assign celloutsig_0_19z = { celloutsig_0_7z, _05_[5:4], _07_[0], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_16z } >>> _04_[9:0];
  assign celloutsig_1_2z = { in_data[165:161], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } - in_data[144:137];
  assign celloutsig_0_8z[3:1] = { _05_[5], celloutsig_0_0z, celloutsig_0_0z } ^ _04_[5:3];
  assign _03_[11] = _00_;
  assign _04_[15] = _01_;
  assign _05_[3:0] = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z };
  assign _07_[2:1] = _05_[5:4];
  assign celloutsig_0_8z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
