  !3=!{%.4ecdl


are iar32 @llvm.arm.st:axd(i2, i32, i6*) n