{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695824653862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695824653863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 10:24:13 2023 " "Processing started: Wed Sep 27 10:24:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695824653863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695824653863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DualDFF -c DualDFF " "Command: quartus_map --read_settings_files=on --write_settings_files=off DualDFF -c DualDFF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695824653863 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1695824654041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dual_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_DFF-arch " "Found design unit 1: n_DFF-arch" {  } { { "dual_DFF.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/dual_DFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695824654305 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_DFF " "Found entity 1: n_DFF" {  } { { "dual_DFF.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/dual_DFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695824654305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695824654305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_clk-arch " "Found design unit 1: DFF_clk-arch" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695824654307 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_clk " "Found entity 1: DFF_clk" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695824654307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695824654307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dualdff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dualdff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DualDFF " "Found entity 1: DualDFF" {  } { { "DualDFF.bdf" "" { Schematic "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/DualDFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695824654308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695824654308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DualDFF " "Elaborating entity \"DualDFF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1695824654347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_DFF n_DFF:inst " "Elaborating entity \"n_DFF\" for hierarchy \"n_DFF:inst\"" {  } { { "DualDFF.bdf" "inst" { Schematic "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/DualDFF.bdf" { { 280 656 872 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695824654357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DFF_clk n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF A:arch " "Elaborating entity \"DFF_clk\" using architecture \"A:arch\" for hierarchy \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\"" {  } { { "dual_DFF.vhd" "\\gen_dff:0:comp_DFF" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/dual_DFF.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695824654367 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[1\] n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[1\]~_emulated n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[1\]~1 " "Register \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[1\]\" is converted into an equivalent circuit using register \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[1\]~_emulated\" and latch \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[1\]~1\"" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1695824654699 "|DualDFF|n_DFF:inst|DFF_clk:gen_dff:0:comp_DFF|Qinternal[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[1\] n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[1\]~_emulated n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[1\]~1 " "Register \"n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[1\]\" is converted into an equivalent circuit using register \"n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[1\]~_emulated\" and latch \"n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[1\]~1\"" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1695824654699 "|DualDFF|n_DFF:inst|DFF_clk:gen_dff:1:comp_DFF|Qinternal[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[0\] n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[0\]~_emulated n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[0\]~5 " "Register \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[0\]\" is converted into an equivalent circuit using register \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[0\]~_emulated\" and latch \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|Qinternal\[0\]~5\"" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1695824654699 "|DualDFF|n_DFF:inst|DFF_clk:gen_dff:0:comp_DFF|Qinternal[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[0\] n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[0\]~_emulated n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[0\]~5 " "Register \"n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[0\]\" is converted into an equivalent circuit using register \"n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[0\]~_emulated\" and latch \"n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|Qinternal\[0\]~5\"" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1695824654699 "|DualDFF|n_DFF:inst|DFF_clk:gen_dff:1:comp_DFF|Qinternal[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1695824654699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1695824654910 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695824654910 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1695824655049 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1695824655049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1695824655049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1695824655049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695824655065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 10:24:15 2023 " "Processing ended: Wed Sep 27 10:24:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695824655065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695824655065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695824655065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695824655065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695824656056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695824656056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 10:24:15 2023 " "Processing started: Wed Sep 27 10:24:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695824656056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1695824656056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DualDFF -c DualDFF " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DualDFF -c DualDFF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1695824656057 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1695824656812 ""}
{ "Info" "0" "" "Project  = DualDFF" {  } {  } 0 0 "Project  = DualDFF" 0 0 "Fitter" 0 0 1695824656815 ""}
{ "Info" "0" "" "Revision = DualDFF" {  } {  } 0 0 "Revision = DualDFF" 0 0 "Fitter" 0 0 1695824656815 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1695824656902 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DualDFF EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"DualDFF\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695824656909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695824656931 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695824656931 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695824657184 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695824657202 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695824657971 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1695824657982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1695824657982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1695824657982 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695824657982 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_AD25 IOC_X95_Y2_N1 " "Can't place multiple pins assigned to pin location Pin_AD25 (IOC_X95_Y2_N1)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "i_LPR1 Pin_AD25 IOC_X95_Y2_N1 " "Pin i_LPR1 is assigned to pin location Pin_AD25 (IOC_X95_Y2_N1)" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { i_LPR1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_LPR1" } } } } { "DualDFF.bdf" "" { Schematic "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/DualDFF.bdf" { { 256 272 440 272 "i_LPR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_LPR1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1695824657985 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "~LVDS195p/nCEO~ Pin_AD25 IOC_X95_Y2_N1 " "Pin ~LVDS195p/nCEO~ is assigned to pin location Pin_AD25 (IOC_X95_Y2_N1)" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab06/DualDFF/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1695824657985 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1695824657985 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695824657986 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1695824657994 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695824658121 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 27 10:24:18 2023 " "Processing ended: Wed Sep 27 10:24:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695824658121 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695824658121 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695824658121 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695824658121 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695824658756 ""}
