// Seed: 3347481279
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6
);
  assign id_2 = id_6;
endmodule
