# Universal-Shift-Register
Implementation of Universal Shift Register in Verilog ISE Design 14.7 Suite Xilinx.
