<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="HLS/core.cpp:18:17" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="HLS/core.cpp:18:17" LoopName="clear_FIFO_a" ParentFunc="alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="HLS/core.cpp:23:18" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="HLS/core.cpp:23:18" LoopName="clear_FIFO_b" ParentFunc="alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="HLS/core.cpp:28:19" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="HLS/core.cpp:28:19" LoopName="clear_FIFO_op" ParentFunc="alv_MIMD(int volatile*, int volatile*, int volatile*, int volatile*, int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:72:15" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem3" VarName="op" ParentFunc="operation(int volatile*, hls::stream&lt;int, 0&gt;&amp;, int*)" OrigID="for.inc.i.load.3" OrigAccess-DebugLoc="HLS/core.cpp:72:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:47:14" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem0" VarName="a" ParentFunc="data_exe_wb(int volatile*, int volatile*, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, int*, hls::stream&lt;int, 0&gt;&amp;, int volatile*)" OrigID="for.inc.i.load.3" OrigAccess-DebugLoc="HLS/core.cpp:47:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:58:14" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem1" VarName="b" ParentFunc="data_exe_wb(int volatile*, int volatile*, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, int*, hls::stream&lt;int, 0&gt;&amp;, int volatile*)" OrigID="for.inc.i5.load.3" OrigAccess-DebugLoc="HLS/core.cpp:58:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:180:7" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="c" ParentFunc="data_exe_wb(int volatile*, int volatile*, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, int*, hls::stream&lt;int, 0&gt;&amp;, int volatile*)" OrigID="for.inc.i14.store.4" OrigAccess-DebugLoc="HLS/core.cpp:180:7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:72:15" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem3" VarName="op" ParentFunc="op_data_exe_wb(int volatile*, int volatile*, int volatile*, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, int*, hls::stream&lt;int, 0&gt;&amp;, int volatile*)" OrigID="for.inc.i.i.load.3" OrigAccess-DebugLoc="HLS/core.cpp:72:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:47:14" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem0" VarName="a" ParentFunc="op_data_exe_wb(int volatile*, int volatile*, int volatile*, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, int*, hls::stream&lt;int, 0&gt;&amp;, int volatile*)" OrigID="for.inc.i.load.3" OrigAccess-DebugLoc="HLS/core.cpp:47:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:58:14" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem1" VarName="b" ParentFunc="op_data_exe_wb(int volatile*, int volatile*, int volatile*, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, int*, hls::stream&lt;int, 0&gt;&amp;, int volatile*)" OrigID="for.inc.i5.load.3" OrigAccess-DebugLoc="HLS/core.cpp:58:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="HLS/core.cpp:180:7" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem2" VarName="c" ParentFunc="op_data_exe_wb(int volatile*, int volatile*, int volatile*, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, int*, hls::stream&lt;int, 0&gt;&amp;, int volatile*)" OrigID="for.inc.i14.store.4" OrigAccess-DebugLoc="HLS/core.cpp:180:7" OrigDirection="write"/>
</VitisHLS:BurstInfo>

