<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Control Signals</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Name</TH>
<TH>Location</TH>
<TH>Fan-Out</TH>
<TH>Usage</TH>
<TH>Global</TH>
<TH>Global Resource Used</TH>
<TH>Global Line Name</TH>
<TH>Enable Signal Source Name</TH>
</TR>
</thead><tbody><TR >
<TD >CPU_SM:u_CPU_SM|BGACK</TD>
<TD >LCFF_X21_Y6_N7</TD>
<TD >11</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >LCFF_X10_Y6_N21</TD>
<TD >33</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >DS_O_</TD>
<TD >LCFF_X13_Y5_N13</TD>
<TD >17</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >PDATA_OE_~0</TD>
<TD >LCCOMB_X24_Y5_N16</TD>
<TD >17</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0</TD>
<TD >PLL_1</TD>
<TD >22</TD>
<TD >Clock</TD>
<TD >yes</TD>
<TD >Global Clock</TD>
<TD >GCLK3</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1</TD>
<TD >PLL_1</TD>
<TD >77</TD>
<TD >Clock</TD>
<TD >yes</TD>
<TD >Global Clock</TD>
<TD >GCLK2</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2</TD>
<TD >PLL_1</TD>
<TD >63</TD>
<TD >Clock</TD>
<TD >yes</TD>
<TD >Global Clock</TD>
<TD >GCLK1</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_locked</TD>
<TD >PLL_1</TD>
<TD >38</TD>
<TD >Async. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >SCLK</TD>
<TD >PIN_17</TD>
<TD >2</TD>
<TD >Clock</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >SCLK</TD>
<TD >PIN_17</TD>
<TD >18</TD>
<TD >Clock</TD>
<TD >yes</TD>
<TD >Global Clock</TD>
<TD >GCLK0</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|CRESET_</TD>
<TD >LCFF_X20_Y7_N19</TD>
<TD >53</TD>
<TD >Async. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|S2CPU_o</TD>
<TD >LCFF_X19_Y7_N7</TD>
<TD >37</TD>
<TD >Async. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >LCFF_X18_Y7_N1</TD>
<TD >11</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >_AS_IO~0</TD>
<TD >PIN_72</TD>
<TD >12</TD>
<TD >Async. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >_RST</TD>
<TD >PIN_73</TD>
<TD >1</TD>
<TD >Async. clear</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|DATA_OE_</TD>
<TD >LCCOMB_X17_Y7_N26</TD>
<TD >33</TD>
<TD >Output enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~1</TD>
<TD >LCCOMB_X18_Y6_N4</TD>
<TD >8</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS</TD>
<TD >LCCOMB_X14_Y5_N24</TD>
<TD >1</TD>
<TD >Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS</TD>
<TD >LCCOMB_X12_Y5_N24</TD>
<TD >1</TD>
<TD >Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS</TD>
<TD >LCCOMB_X12_Y5_N10</TD>
<TD >1</TD>
<TD >Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS</TD>
<TD >LCCOMB_X12_Y5_N8</TD>
<TD >1</TD>
<TD >Write enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_F~0</TD>
<TD >LCCOMB_X17_Y6_N28</TD>
<TD >4</TD>
<TD >Clock enable</TD>
<TD >no</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
