ISim log file
Running: C:\Xilinx\ISE_Workspace\SIFT_TEST\Sim2_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Xilinx/ISE_Workspace/SIFT_TEST/Sim2_isim_beh.wdb 
ISim P.49d (signature 0x7708f090)
This is a Full version of ISim.
WARNING:  For instance uut/ImageRAM1/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/ImageRAM1/, width 8 of formal port dina is not equal to width 32 of actual constant.
WARNING:  For instance uut/ImageRAM1/, width 1 of formal port web is not equal to width 32 of actual constant.
WARNING:  For instance uut/ImageRAM1/, width 8 of formal port dinb is not equal to width 32 of actual constant.
WARNING:  For instance uut/ImageRAM2/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/ImageRAM2/, width 8 of formal port dina is not equal to width 32 of actual constant.
WARNING:  For instance uut/ImageRAM2/, width 1 of formal port web is not equal to width 32 of actual constant.
WARNING:  For instance uut/ImageRAM2/, width 8 of formal port dinb is not equal to width 32 of actual constant.
WARNING:  For instance uut/ImageRAM3/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/ImageRAM3/, width 8 of formal port dina is not equal to width 32 of actual constant.
WARNING:  For instance uut/ImageRAM3/, width 1 of formal port clkb is not equal to width 32 of actual constant.
WARNING:  For instance uut/ImageRAM3/, width 1 of formal port web is not equal to width 32 of actual constant.
WARNING:  For instance uut/ImageRAM3/, width 16 of formal port addrb is not equal to width 32 of actual constant.
WARNING:  For instance uut/ImageRAM3/, width 8 of formal port dinb is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Sim2.uut.ImageRAM1.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Sim2.uut.ImageRAM2.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Sim2.uut.ImageRAM3.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run 10.00us
