{
  "module_name": "grph_object_defs.h",
  "hash_id": "8a1218ae9887c679fc72732062f8945456440c604250f32363a77eddca1eb1f0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/include/grph_object_defs.h",
  "human_readable_source": " \n\n#ifndef __DAL_GRPH_OBJECT_DEFS_H__\n#define __DAL_GRPH_OBJECT_DEFS_H__\n\n#include \"grph_object_id.h\"\n\n \n\n#define MAX_CONNECTOR_NUMBER_PER_SLOT\t(16)\n#define MAX_BOARD_SLOTS\t\t\t\t\t(4)\n#define INVALID_CONNECTOR_INDEX\t\t\t((unsigned int)(-1))\n\n \nenum hpd_source_id {\n\tHPD_SOURCEID1 = 0,\n\tHPD_SOURCEID2,\n\tHPD_SOURCEID3,\n\tHPD_SOURCEID4,\n\tHPD_SOURCEID5,\n\tHPD_SOURCEID6,\n\n\tHPD_SOURCEID_COUNT,\n\tHPD_SOURCEID_UNKNOWN\n};\n\n \nenum channel_id {\n\tCHANNEL_ID_UNKNOWN = 0,\n\tCHANNEL_ID_DDC1,\n\tCHANNEL_ID_DDC2,\n\tCHANNEL_ID_DDC3,\n\tCHANNEL_ID_DDC4,\n\tCHANNEL_ID_DDC5,\n\tCHANNEL_ID_DDC6,\n\tCHANNEL_ID_DDC_VGA,\n\tCHANNEL_ID_I2C_PAD,\n\tCHANNEL_ID_COUNT\n};\n\n#define DECODE_CHANNEL_ID(ch_id) \\\n\t(ch_id) == CHANNEL_ID_DDC1 ? \"CHANNEL_ID_DDC1\" : \\\n\t(ch_id) == CHANNEL_ID_DDC2 ? \"CHANNEL_ID_DDC2\" : \\\n\t(ch_id) == CHANNEL_ID_DDC3 ? \"CHANNEL_ID_DDC3\" : \\\n\t(ch_id) == CHANNEL_ID_DDC4 ? \"CHANNEL_ID_DDC4\" : \\\n\t(ch_id) == CHANNEL_ID_DDC5 ? \"CHANNEL_ID_DDC5\" : \\\n\t(ch_id) == CHANNEL_ID_DDC6 ? \"CHANNEL_ID_DDC6\" : \\\n\t(ch_id) == CHANNEL_ID_DDC_VGA ? \"CHANNEL_ID_DDC_VGA\" : \\\n\t(ch_id) == CHANNEL_ID_I2C_PAD ? \"CHANNEL_ID_I2C_PAD\" : \"Invalid\"\n\nenum transmitter {\n\tTRANSMITTER_UNKNOWN = (-1L),\n\tTRANSMITTER_UNIPHY_A,\n\tTRANSMITTER_UNIPHY_B,\n\tTRANSMITTER_UNIPHY_C,\n\tTRANSMITTER_UNIPHY_D,\n\tTRANSMITTER_UNIPHY_E,\n\tTRANSMITTER_UNIPHY_F,\n\tTRANSMITTER_NUTMEG_CRT,\n\tTRANSMITTER_TRAVIS_CRT,\n\tTRANSMITTER_TRAVIS_LCD,\n\tTRANSMITTER_UNIPHY_G,\n\tTRANSMITTER_COUNT\n};\n\n \n \nenum sync_source {\n\tSYNC_SOURCE_NONE = 0,\n\n\t \n\tSYNC_SOURCE_CONTROLLER0,\n\tSYNC_SOURCE_CONTROLLER1,\n\tSYNC_SOURCE_CONTROLLER2,\n\tSYNC_SOURCE_CONTROLLER3,\n\tSYNC_SOURCE_CONTROLLER4,\n\tSYNC_SOURCE_CONTROLLER5,\n\n\t \n\tSYNC_SOURCE_GSL_GROUP0,\n\tSYNC_SOURCE_GSL_GROUP1,\n\tSYNC_SOURCE_GSL_GROUP2,\n\n\t \n\t \n\tSYNC_SOURCE_GSL_IO_FIRST,\n\tSYNC_SOURCE_GSL_IO_GENLOCK_CLOCK = SYNC_SOURCE_GSL_IO_FIRST,\n\tSYNC_SOURCE_GSL_IO_GENLOCK_VSYNC,\n\tSYNC_SOURCE_GSL_IO_SWAPLOCK_A,\n\tSYNC_SOURCE_GSL_IO_SWAPLOCK_B,\n\tSYNC_SOURCE_GSL_IO_LAST = SYNC_SOURCE_GSL_IO_SWAPLOCK_B,\n\n\t \n\tSYNC_SOURCE_IO_FIRST,\n\tSYNC_SOURCE_IO_GENERIC_A = SYNC_SOURCE_IO_FIRST,\n\tSYNC_SOURCE_IO_GENERIC_B,\n\tSYNC_SOURCE_IO_GENERIC_C,\n\tSYNC_SOURCE_IO_GENERIC_D,\n\tSYNC_SOURCE_IO_GENERIC_E,\n\tSYNC_SOURCE_IO_GENERIC_F,\n\tSYNC_SOURCE_IO_HPD1,\n\tSYNC_SOURCE_IO_HPD2,\n\tSYNC_SOURCE_IO_HSYNC_A,\n\tSYNC_SOURCE_IO_VSYNC_A,\n\tSYNC_SOURCE_IO_HSYNC_B,\n\tSYNC_SOURCE_IO_VSYNC_B,\n\tSYNC_SOURCE_IO_LAST = SYNC_SOURCE_IO_VSYNC_B,\n\n\t \n\tSYNC_SOURCE_DUAL_GPU_PIN\n};\n\nenum tx_ffe_id {\n\tTX_FFE0 = 0,\n\tTX_FFE1,\n\tTX_FFE2,\n\tTX_FFE3,\n\tTX_FFE_DeEmphasis_Only,\n\tTX_FFE_PreShoot_Only,\n\tTX_FFE_No_FFE,\n};\n\n \n#define CONNECTOR_SIZE_DVI\t\t\t40\n#define CONNECTOR_SIZE_VGA\t\t\t32\n#define CONNECTOR_SIZE_HDMI\t\t\t16\n#define CONNECTOR_SIZE_DP\t\t\t16\n#define CONNECTOR_SIZE_MINI_DP\t\t\t9\n#define CONNECTOR_SIZE_UNKNOWN\t\t\t30\n\nenum connector_layout_type {\n\tCONNECTOR_LAYOUT_TYPE_UNKNOWN,\n\tCONNECTOR_LAYOUT_TYPE_DVI_D,\n\tCONNECTOR_LAYOUT_TYPE_DVI_I,\n\tCONNECTOR_LAYOUT_TYPE_VGA,\n\tCONNECTOR_LAYOUT_TYPE_HDMI,\n\tCONNECTOR_LAYOUT_TYPE_DP,\n\tCONNECTOR_LAYOUT_TYPE_MINI_DP,\n};\nstruct connector_layout_info {\n\tstruct graphics_object_id connector_id;\n\tenum connector_layout_type connector_type;\n\tunsigned int length;\n\tunsigned int position;   \n};\n\n \nstruct slot_layout_info {\n\tunsigned int length;\n\tunsigned int width;\n\tunsigned int num_of_connectors;\n\tstruct connector_layout_info connectors[MAX_CONNECTOR_NUMBER_PER_SLOT];\n};\n\nstruct board_layout_info {\n\tunsigned int num_of_slots;\n\n\t \n\tunsigned int is_number_of_slots_valid : 1;\n\tunsigned int is_slots_size_valid : 1;\n\tunsigned int is_connector_offsets_valid : 1;\n\tunsigned int is_connector_lengths_valid : 1;\n\n\tstruct slot_layout_info slots[MAX_BOARD_SLOTS];\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}