Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/leand/Documents/GitHub/MIPS-multiciclo-arqui/Procesador MIPS Multiciclo/Procesador MIPS Multiciclo.srcs/sources_1/new/ControlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ControlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/leand/Documents/GitHub/MIPS-multiciclo-arqui/Procesador MIPS Multiciclo/Procesador MIPS Multiciclo.srcs/sources_1/new/P1C.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/leand/Documents/GitHub/MIPS-multiciclo-arqui/Procesador MIPS Multiciclo/Procesador MIPS Multiciclo.srcs/sources_1/new/P1D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Registers
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/leand/Documents/GitHub/MIPS-multiciclo-arqui/Procesador MIPS Multiciclo/Procesador MIPS Multiciclo.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/leand/Documents/GitHub/MIPS-multiciclo-arqui/Procesador MIPS Multiciclo/Procesador MIPS Multiciclo.srcs/sources_1/new/Multicycle_MIPS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multicycle_MIPS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/leand/Documents/GitHub/MIPS-multiciclo-arqui/Procesador MIPS Multiciclo/Procesador MIPS Multiciclo.srcs/sources_1/new/Multicycle_MIPS_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MultiCycle_MIPS_tb
