{'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['ram', 'addr']],
       'DLines': ['13:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f6f49123e10>]},
 'ram': {'CDeps': [[[]], [[]], [[]]],
         'CLines': [[None], [None], [None]],
         'Clocked': True,
         'DDeps': [[], ['data'], ['data']],
         'DLines': ['16:D', '17:D', '21:D'],
         'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f6f49131150>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f6f4913d6d0>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f6f49126450>]}}
