INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'SP_Inst_Mem23'...
WARNING:sim - A core named 'SP_Inst_Mem23' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'SP_Inst_Mem23'...
Delivering associated files for 'SP_Inst_Mem23'...
Delivering EJava files for 'SP_Inst_Mem23'...
Generating implementation netlist for 'SP_Inst_Mem23'...
INFO:sim - Pre-processing HDL files for 'SP_Inst_Mem23'...
Running synthesis for 'SP_Inst_Mem23'
Running ngcbuild...
Writing VEO instantiation template for 'SP_Inst_Mem23'...
Writing Verilog behavioral simulation model for 'SP_Inst_Mem23'...
WARNING:sim - Overwriting existing file
   D:/minibench/scgra/cgra5x5-verify/cgra5x5-verify.srcs/sources_1/ip/blk_mem_ge
   n_v7_3_18/tmp/_cg/SP_Inst_Mem23/doc/blk_mem_gen_v7_3_vinfo.html with file
   from view xilinx_documentation
Delivered 1 file into directory
D:/minibench/scgra/cgra5x5-verify/cgra5x5-verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_18/tmp/_cg/SP_Inst_Mem23
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'SP_Inst_Mem23'...
Generating ISE project...
XCO file found: SP_Inst_Mem23.xco
XMDF file found: SP_Inst_Mem23_xmdf.tcl
Adding
D:/minibench/scgra/cgra5x5-verify/cgra5x5-verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_18/tmp/_cg/SP_Inst_Mem23.asy -view all -origin_type imported
Adding
D:/minibench/scgra/cgra5x5-verify/cgra5x5-verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_18/tmp/_cg/SP_Inst_Mem23.ngc -view all -origin_type created
Checking file
"D:/minibench/scgra/cgra5x5-verify/cgra5x5-verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_18/tmp/_cg/SP_Inst_Mem23.ngc" for project device match ...
File
"D:/minibench/scgra/cgra5x5-verify/cgra5x5-verify.srcs/sources_1/ip/blk_mem_gen_
v7_3_18/tmp/_cg/SP_Inst_Mem23.ngc" device information matches project device.
Adding
D:/minibench/scgra/cgra5x5-verify/cgra5x5-verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_18/tmp/_cg/SP_Inst_Mem23.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/minibench/scgra/cgra5x5-verify/cgra5x5-verify.srcs/sources_1/ip/blk_mem_g
   en_v7_3_18/tmp/_cg/SP_Inst_Mem23.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/minibench/scgra/cgra5x5-verify/cgra5x5-verify.srcs/sources_1/ip/blk_mem_gen_v
7_3_18/tmp/_cg/SP_Inst_Mem23.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/SP_Inst_Mem23"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
