//***********************************************************
//é¢‘ã€ç›¸å¯è°ƒï¼Œä»»æ„æ³¢å½¢ä¿¡å·å‘ç”Ÿå™¨ç³»ç»Ÿè®¾è®¡
//å®ç°é¢‘ç‡ã€ç›¸ä½å¯è°ƒï¼Œæ­£å¼¦æ³¢ï¼Œæ–¹æ³¢ï¼Œé”¯é½¿æ³¢ï¼Œä¸‰è§’æ³¢ä¿¡å·å‘ç”Ÿ

module sin_dds(clk,rst_n,fword,pword,data_out,data_change);
`define OUT_WIDTH 8
`define ADDR_WIDTH 10

input clk;      //å®šä¹‰ç³»ç»Ÿæ—¶é’Ÿ
input rst_n;    //å¤ä½ä¿¡å·
input [`ADDR_WIDTH-1:0]fword;           //å®šä¹‰é¢‘ç‡æ§åˆ¶å­
input [`ADDR_WIDTH-1:0]pword;           //å®šä¹‰ç›¸ä½æ§åˆ¶å­
 
output [`OUT_WIDTH-1:0] data_out;      //è¾“å‡ºæ³¢å½¢æ•°æ®
output data_change;          //æ³¢å½¢æ•°æ®å‘ç”Ÿæ”¹å˜æ ‡å¿—ä½

//------------------------------ç›¸ä½ç´¯åŠ å™¨éƒ¨åˆ-----------------------------
reg [`ADDR_WIDTH-1:0] fre_add;
always @ (posedge clk or negedge rst_n) begin 
   if(!rst_n) fre_add <= `ADDR_WIDTH'd0;
	else fre_add <= fre_add + fword;//ç›¸ä½ç´¯åŠ 
end
				  
reg [`ADDR_WIDTH-1:0] rom_addr;
always @ (posedge clk or negedge rst_n) begin 
    if(!rst_n)
    	rom_addr <= `ADDR_WIDTH'd0;
	else 
		rom_addr <= fre_add+pword;//æ³¢å½¢åœ°å€
end 

//----------------------æ•°æ®å˜åŒ–æ ‡å¿—ä½äº§ç”Ÿæ¨¡å----------------------
reg [`ADDR_WIDTH-1:0]register1;
reg [`ADDR_WIDTH-1:0]register2;
always @ (posedge clk or negedge rst_n) begin 
   if(!rst_n) begin
		 register1 <= `ADDR_WIDTH'd0;
		 register2 <= `ADDR_WIDTH'd0;
		 end
	 else begin 
	    register1 <= rom_addr;
		register2 <= register1;
	 end
end
assign  data_change = (register1 == register2)? 1'd0:1'd1;  
//ä¸¤æ¬¡æ•°æ®æ¯”è¾ƒå€¼ä¸åŒï¼Œè¯´æ˜æ•°æ®å‘ç”Ÿæ”¹å˜

//-----------------------------ROMæ¨¡å—ä¾‹åŒ–------------------------------------
rom	rom_inst1 (
	.addra ( rom_addr ),
	.clka ( clk ),
	.douta ( data_out )
	);

endmodule 