// Seed: 252693101
module module_0 (
    input tri  id_0,
    input wor  id_1,
    input wor  id_2,
    input tri0 id_3
);
  tri0  id_5;
  uwire id_6;
  assign id_6 = id_5;
  wire id_7;
  assign id_6 = 1;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    output tri0 id_3,
    output tri  id_4,
    input  wand id_5
    , id_7
);
  tri id_8 = id_0;
  module_0(
      id_2, id_5, id_5, id_0
  );
  wor  id_9 = 1;
  wire id_10;
  wire id_11, id_12, id_13, id_14;
  wire id_15;
endmodule
