--------------------------------------------------------------------------------
Release 12.3 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml uart_lab.twx uart_lab.ncd -o uart_lab.twr uart_lab.pcf -ucf
uart_pm.ucf

Design file:              uart_lab.ncd
Physical constraint file: uart_lab.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RxD         |    3.001(R)|    0.462(R)|clk_BUFGP         |   0.000|
data_in<0>  |    1.682(R)|   -0.223(R)|clk_BUFGP         |   0.000|
data_in<1>  |    1.477(R)|   -0.059(R)|clk_BUFGP         |   0.000|
data_in<2>  |    0.954(R)|    0.359(R)|clk_BUFGP         |   0.000|
data_in<3>  |    0.522(R)|    0.714(R)|clk_BUFGP         |   0.000|
data_in<4>  |    1.146(R)|    0.199(R)|clk_BUFGP         |   0.000|
data_in<5>  |    0.868(R)|    0.428(R)|clk_BUFGP         |   0.000|
data_in<6>  |    0.707(R)|    0.555(R)|clk_BUFGP         |   0.000|
data_in<7>  |    1.236(R)|    0.132(R)|clk_BUFGP         |   0.000|
rst         |    1.359(R)|    0.336(R)|clk_BUFGP         |   0.000|
we_n        |    4.878(R)|   -0.940(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
TxD          |    8.574(R)|clk_BUFGP         |   0.000|
digit_scan<0>|    7.844(R)|clk_BUFGP         |   0.000|
digit_scan<1>|    7.419(R)|clk_BUFGP         |   0.000|
int_Rx       |    7.622(R)|clk_BUFGP         |   0.000|
int_Tx       |    7.363(R)|clk_BUFGP         |   0.000|
seg7_out<1>  |   10.968(R)|clk_BUFGP         |   0.000|
seg7_out<2>  |   11.559(R)|clk_BUFGP         |   0.000|
seg7_out<3>  |   11.240(R)|clk_BUFGP         |   0.000|
seg7_out<4>  |   12.064(R)|clk_BUFGP         |   0.000|
seg7_out<5>  |   11.767(R)|clk_BUFGP         |   0.000|
seg7_out<6>  |   11.262(R)|clk_BUFGP         |   0.000|
seg7_out<7>  |   12.570(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.756|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 01 14:17:41 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 113 MB



