/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [18:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  reg [4:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_3z;
  wire [17:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[73] ? in_data[29] : in_data[14]);
  assign celloutsig_0_11z = !(celloutsig_0_6z[2] ? in_data[11] : celloutsig_0_4z[15]);
  assign celloutsig_0_28z = !(celloutsig_0_5z ? celloutsig_0_9z[1] : celloutsig_0_7z[4]);
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 12'h000;
    else _00_ <= { celloutsig_0_15z[8:3], celloutsig_0_20z };
  assign celloutsig_0_1z = in_data[95:87] === { in_data[80:73], celloutsig_0_0z };
  assign celloutsig_0_36z = { in_data[6:4], celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_0z } >= _00_[6:1];
  assign celloutsig_0_8z = in_data[57:53] <= { in_data[59:58], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_3z = ! in_data[177:173];
  assign celloutsig_0_10z = ! { in_data[67:54], celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_9z[2:0], celloutsig_0_0z, celloutsig_0_0z } || { celloutsig_0_7z[5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_2z = { in_data[69:68], celloutsig_0_0z } !== { in_data[23:22], celloutsig_0_1z };
  assign celloutsig_1_19z = ~ celloutsig_1_4z[5:0];
  assign celloutsig_0_6z = ~ { in_data[40:37], celloutsig_0_2z };
  assign celloutsig_0_7z = ~ celloutsig_0_4z[17:8];
  assign celloutsig_1_0z = in_data[122:115] | in_data[108:101];
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_5z } | { celloutsig_1_5z[4:2], celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z } | { celloutsig_0_7z[4:1], celloutsig_0_3z };
  assign celloutsig_0_5z = & { celloutsig_0_4z[15:12], celloutsig_0_1z };
  assign celloutsig_1_2z = celloutsig_1_0z << celloutsig_1_1z[7:0];
  assign celloutsig_1_4z = celloutsig_1_1z[8:2] << celloutsig_1_0z[7:1];
  assign celloutsig_0_15z = { celloutsig_0_7z[2:1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z } >> in_data[21:3];
  assign celloutsig_1_1z = in_data[168:158] <<< { celloutsig_1_0z[5:3], celloutsig_1_0z };
  assign celloutsig_1_5z = in_data[169:165] <<< celloutsig_1_2z[6:2];
  assign celloutsig_0_19z = { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_3z } <<< { celloutsig_0_15z[9:0], celloutsig_0_10z };
  assign celloutsig_0_20z = celloutsig_0_19z[6:1] >>> { in_data[90:88], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[73:71] ~^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = celloutsig_1_0z[6:2] ^ celloutsig_1_5z;
  assign celloutsig_1_18z = celloutsig_1_11z[9:0] ^ celloutsig_1_1z[9:0];
  always_latch
    if (clkin_data[32]) celloutsig_0_35z = 5'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_35z = in_data[74:70];
  assign celloutsig_0_4z[17:1] = in_data[89:73] ^ { in_data[21:14], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_4z[0] = 1'h0;
  assign { out_data[137:128], out_data[101:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
