Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Dec 26 23:57:33 2024
| Host         : ArchLaptop running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.747        0.000                      0                 5797        0.131        0.000                      0                 5797        3.000        0.000                       0                  1903  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  clkfb        {0.000 5.000}      10.000          100.000         
  internalClk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  clkfb                                                                                                                                                          8.751        0.000                       0                     2  
  internalClk        0.747        0.000                      0                 3996        0.131        0.000                      0                 3996        8.750        0.000                       0                  1900  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  internalClk        internalClk             11.677        0.000                      0                 1801        0.623        0.000                      0                 1801  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfb                       
(none)        internalClk                 
(none)                      internalClk   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { externalClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockGenerator/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        0.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        19.159ns  (logic 5.368ns (28.018%)  route 13.791ns (71.982%))
  Logic Levels:           22  (CARRY4=2 LUT2=5 LUT3=2 LUT4=5 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 25.749 - 20.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.566     6.103    CPU_Core_inst/CU/CLK
    SLICE_X43Y6          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.456     6.559 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=32, routed)          0.848     7.407    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     7.531 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=20, routed)          0.511     8.043    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X45Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.167 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.862     9.029    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.153 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145/O
                         net (fo=1, routed)           0.000     9.153    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145_n_0
    SLICE_X48Y3          MUXF7 (Prop_muxf7_I0_O)      0.212     9.365 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_115/O
                         net (fo=1, routed)           0.864    10.229    CPU_Core_inst/CU/resultReg[30]_i_69_0
    SLICE_X44Y3          LUT4 (Prop_lut4_I2_O)        0.324    10.553 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.472    11.026    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.332    11.358 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          0.718    12.076    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X36Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.200 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.760    12.959    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I3_O)        0.119    13.078 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.650    13.728    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y1          LUT2 (Prop_lut2_I0_O)        0.332    14.060 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          1.376    15.436    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X13Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.560 f  CPU_Core_inst/CU/resultReg[21]_i_21/O
                         net (fo=3, routed)           0.645    16.205    CPU_Core_inst/CU/resultReg[21]_i_21_n_0
    SLICE_X13Y11         LUT4 (Prop_lut4_I3_O)        0.150    16.355 f  CPU_Core_inst/CU/resultReg[25]_i_20/O
                         net (fo=2, routed)           0.590    16.945    CPU_Core_inst/CU/resultReg[25]_i_20_n_0
    SLICE_X14Y11         LUT4 (Prop_lut4_I2_O)        0.352    17.297 r  CPU_Core_inst/CU/resultReg[25]_i_14/O
                         net (fo=2, routed)           0.603    17.900    CPU_Core_inst/CU/resultReg[25]_i_14_n_0
    SLICE_X28Y10         LUT5 (Prop_lut5_I4_O)        0.328    18.228 f  CPU_Core_inst/CU/resultReg[25]_i_9/O
                         net (fo=4, routed)           0.865    19.093    CPU_Core_inst/CU/resultReg[25]_i_9_n_0
    SLICE_X31Y9          LUT3 (Prop_lut3_I1_O)        0.152    19.245 r  CPU_Core_inst/CU/resultReg[25]_i_6/O
                         net (fo=15, routed)          0.949    20.195    CPU_Core_inst/CU/resultReg[25]_i_6_n_0
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.326    20.521 r  CPU_Core_inst/CU/resultReg[27]_i_35/O
                         net (fo=1, routed)           0.000    20.521    CPU_Core_inst/CU/resultReg[27]_i_35_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.071 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.071    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.384 f  CPU_Core_inst/CU/resultReg_reg[30]_i_20/O[3]
                         net (fo=2, routed)           0.943    22.327    CPU_Core_inst/CU/ALU_inst/p_0_in7_in
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.306    22.633 r  CPU_Core_inst/CU/resultReg[31]_i_4/O
                         net (fo=1, routed)           0.565    23.198    CPU_Core_inst/CU/resultReg[31]_i_4_n_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.124    23.322 f  CPU_Core_inst/CU/resultReg[31]_i_1/O
                         net (fo=2, routed)           0.734    24.055    CPU_Core_inst/CU/ALU_opCodeReg_reg[3]_1
    SLICE_X36Y12         LUT4 (Prop_lut4_I1_O)        0.124    24.179 f  CPU_Core_inst/CU/flagsReg[3]_i_7/O
                         net (fo=1, routed)           0.286    24.465    CPU_Core_inst/CU/flagsReg[3]_i_7_n_0
    SLICE_X39Y12         LUT5 (Prop_lut5_I4_O)        0.124    24.589 f  CPU_Core_inst/CU/flagsReg[3]_i_4/O
                         net (fo=1, routed)           0.549    25.138    CPU_Core_inst/CU/flagsReg[3]_i_4_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I4_O)        0.124    25.262 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=1, routed)           0.000    25.262    CPU_Core_inst/ALU_inst/flagsReg_reg[3]_1[2]
    SLICE_X39Y8          FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.444    25.749    CPU_Core_inst/ALU_inst/CLK
    SLICE_X39Y8          FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.312    26.061    
                         clock uncertainty           -0.082    25.980    
    SLICE_X39Y8          FDCE (Setup_fdce_C_D)        0.029    26.009    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.009    
                         arrival time                         -25.262    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.717ns  (logic 4.996ns (28.198%)  route 12.721ns (71.802%))
  Logic Levels:           19  (CARRY4=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 25.745 - 20.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.566     6.103    CPU_Core_inst/CU/CLK
    SLICE_X43Y6          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.456     6.559 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=32, routed)          0.848     7.407    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     7.531 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=20, routed)          0.511     8.043    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X45Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.167 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.862     9.029    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.153 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145/O
                         net (fo=1, routed)           0.000     9.153    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145_n_0
    SLICE_X48Y3          MUXF7 (Prop_muxf7_I0_O)      0.212     9.365 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_115/O
                         net (fo=1, routed)           0.864    10.229    CPU_Core_inst/CU/resultReg[30]_i_69_0
    SLICE_X44Y3          LUT4 (Prop_lut4_I2_O)        0.324    10.553 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.472    11.026    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.332    11.358 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          0.718    12.076    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X36Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.200 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.760    12.959    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I3_O)        0.119    13.078 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.650    13.728    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y1          LUT2 (Prop_lut2_I0_O)        0.332    14.060 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          1.376    15.436    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X13Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.560 f  CPU_Core_inst/CU/resultReg[21]_i_21/O
                         net (fo=3, routed)           0.645    16.205    CPU_Core_inst/CU/resultReg[21]_i_21_n_0
    SLICE_X13Y11         LUT4 (Prop_lut4_I3_O)        0.150    16.355 f  CPU_Core_inst/CU/resultReg[25]_i_20/O
                         net (fo=2, routed)           0.590    16.945    CPU_Core_inst/CU/resultReg[25]_i_20_n_0
    SLICE_X14Y11         LUT4 (Prop_lut4_I2_O)        0.352    17.297 r  CPU_Core_inst/CU/resultReg[25]_i_14/O
                         net (fo=2, routed)           0.603    17.900    CPU_Core_inst/CU/resultReg[25]_i_14_n_0
    SLICE_X28Y10         LUT5 (Prop_lut5_I4_O)        0.328    18.228 f  CPU_Core_inst/CU/resultReg[25]_i_9/O
                         net (fo=4, routed)           0.865    19.093    CPU_Core_inst/CU/resultReg[25]_i_9_n_0
    SLICE_X31Y9          LUT3 (Prop_lut3_I1_O)        0.152    19.245 r  CPU_Core_inst/CU/resultReg[25]_i_6/O
                         net (fo=15, routed)          0.949    20.195    CPU_Core_inst/CU/resultReg[25]_i_6_n_0
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.326    20.521 r  CPU_Core_inst/CU/resultReg[27]_i_35/O
                         net (fo=1, routed)           0.000    20.521    CPU_Core_inst/CU/resultReg[27]_i_35_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.071 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.071    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.384 r  CPU_Core_inst/CU/resultReg_reg[30]_i_20/O[3]
                         net (fo=2, routed)           0.943    22.327    CPU_Core_inst/CU/ALU_inst/p_0_in7_in
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.306    22.633 f  CPU_Core_inst/CU/resultReg[31]_i_4/O
                         net (fo=1, routed)           0.565    23.198    CPU_Core_inst/CU/resultReg[31]_i_4_n_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I4_O)        0.124    23.322 r  CPU_Core_inst/CU/resultReg[31]_i_1/O
                         net (fo=2, routed)           0.499    23.821    CPU_Core_inst/ALU_inst/resultReg_reg[31]_0
    SLICE_X32Y13         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.440    25.745    CPU_Core_inst/ALU_inst/CLK
    SLICE_X32Y13         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/C
                         clock pessimism              0.240    25.985    
                         clock uncertainty           -0.082    25.904    
    SLICE_X32Y13         FDCE (Setup_fdce_C_D)       -0.047    25.857    CPU_Core_inst/ALU_inst/resultReg_reg[31]
  -------------------------------------------------------------------
                         required time                         25.857    
                         arrival time                         -23.821    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.550ns  (logic 5.014ns (28.569%)  route 12.536ns (71.431%))
  Logic Levels:           19  (CARRY4=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.566     6.103    CPU_Core_inst/CU/CLK
    SLICE_X43Y6          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.456     6.559 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=32, routed)          0.848     7.407    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     7.531 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=20, routed)          0.511     8.043    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X45Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.167 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.862     9.029    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.153 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145/O
                         net (fo=1, routed)           0.000     9.153    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145_n_0
    SLICE_X48Y3          MUXF7 (Prop_muxf7_I0_O)      0.212     9.365 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_115/O
                         net (fo=1, routed)           0.864    10.229    CPU_Core_inst/CU/resultReg[30]_i_69_0
    SLICE_X44Y3          LUT4 (Prop_lut4_I2_O)        0.324    10.553 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.472    11.026    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.332    11.358 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          0.718    12.076    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X36Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.200 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.760    12.959    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I3_O)        0.119    13.078 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.650    13.728    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y1          LUT2 (Prop_lut2_I0_O)        0.332    14.060 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          1.376    15.436    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X13Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.560 f  CPU_Core_inst/CU/resultReg[21]_i_21/O
                         net (fo=3, routed)           0.645    16.205    CPU_Core_inst/CU/resultReg[21]_i_21_n_0
    SLICE_X13Y11         LUT4 (Prop_lut4_I3_O)        0.150    16.355 f  CPU_Core_inst/CU/resultReg[25]_i_20/O
                         net (fo=2, routed)           0.590    16.945    CPU_Core_inst/CU/resultReg[25]_i_20_n_0
    SLICE_X14Y11         LUT4 (Prop_lut4_I2_O)        0.352    17.297 r  CPU_Core_inst/CU/resultReg[25]_i_14/O
                         net (fo=2, routed)           0.603    17.900    CPU_Core_inst/CU/resultReg[25]_i_14_n_0
    SLICE_X28Y10         LUT5 (Prop_lut5_I4_O)        0.328    18.228 f  CPU_Core_inst/CU/resultReg[25]_i_9/O
                         net (fo=4, routed)           0.865    19.093    CPU_Core_inst/CU/resultReg[25]_i_9_n_0
    SLICE_X31Y9          LUT3 (Prop_lut3_I1_O)        0.152    19.245 r  CPU_Core_inst/CU/resultReg[25]_i_6/O
                         net (fo=15, routed)          0.949    20.195    CPU_Core_inst/CU/resultReg[25]_i_6_n_0
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.326    20.521 r  CPU_Core_inst/CU/resultReg[27]_i_35/O
                         net (fo=1, routed)           0.000    20.521    CPU_Core_inst/CU/resultReg[27]_i_35_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.071 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.071    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.405 r  CPU_Core_inst/CU/resultReg_reg[30]_i_20/O[1]
                         net (fo=1, routed)           0.846    22.250    CPU_Core_inst/CU/resultReg_reg[30]_i_20_n_6
    SLICE_X33Y11         LUT6 (Prop_lut6_I1_O)        0.303    22.553 f  CPU_Core_inst/CU/resultReg[29]_i_4/O
                         net (fo=1, routed)           0.585    23.139    CPU_Core_inst/CU/resultReg[29]_i_4_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I4_O)        0.124    23.263 r  CPU_Core_inst/CU/resultReg[29]_i_1/O
                         net (fo=2, routed)           0.391    23.654    CPU_Core_inst/ALU_inst/resultReg_reg[30]_2[29]
    SLICE_X36Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.441    25.746    CPU_Core_inst/ALU_inst/CLK
    SLICE_X36Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/C
                         clock pessimism              0.312    26.058    
                         clock uncertainty           -0.082    25.977    
    SLICE_X36Y12         FDCE (Setup_fdce_C_D)       -0.061    25.916    CPU_Core_inst/ALU_inst/resultReg_reg[29]
  -------------------------------------------------------------------
                         required time                         25.916    
                         arrival time                         -23.654    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.507ns  (logic 4.918ns (28.092%)  route 12.589ns (71.908%))
  Logic Levels:           19  (CARRY4=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.566     6.103    CPU_Core_inst/CU/CLK
    SLICE_X43Y6          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.456     6.559 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=32, routed)          0.848     7.407    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     7.531 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=20, routed)          0.511     8.043    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X45Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.167 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.862     9.029    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.153 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145/O
                         net (fo=1, routed)           0.000     9.153    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145_n_0
    SLICE_X48Y3          MUXF7 (Prop_muxf7_I0_O)      0.212     9.365 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_115/O
                         net (fo=1, routed)           0.864    10.229    CPU_Core_inst/CU/resultReg[30]_i_69_0
    SLICE_X44Y3          LUT4 (Prop_lut4_I2_O)        0.324    10.553 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.472    11.026    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.332    11.358 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          0.718    12.076    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X36Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.200 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.760    12.959    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I3_O)        0.119    13.078 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.650    13.728    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y1          LUT2 (Prop_lut2_I0_O)        0.332    14.060 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          1.376    15.436    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X13Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.560 f  CPU_Core_inst/CU/resultReg[21]_i_21/O
                         net (fo=3, routed)           0.645    16.205    CPU_Core_inst/CU/resultReg[21]_i_21_n_0
    SLICE_X13Y11         LUT4 (Prop_lut4_I3_O)        0.150    16.355 f  CPU_Core_inst/CU/resultReg[25]_i_20/O
                         net (fo=2, routed)           0.590    16.945    CPU_Core_inst/CU/resultReg[25]_i_20_n_0
    SLICE_X14Y11         LUT4 (Prop_lut4_I2_O)        0.352    17.297 r  CPU_Core_inst/CU/resultReg[25]_i_14/O
                         net (fo=2, routed)           0.603    17.900    CPU_Core_inst/CU/resultReg[25]_i_14_n_0
    SLICE_X28Y10         LUT5 (Prop_lut5_I4_O)        0.328    18.228 f  CPU_Core_inst/CU/resultReg[25]_i_9/O
                         net (fo=4, routed)           0.865    19.093    CPU_Core_inst/CU/resultReg[25]_i_9_n_0
    SLICE_X31Y9          LUT3 (Prop_lut3_I1_O)        0.152    19.245 r  CPU_Core_inst/CU/resultReg[25]_i_6/O
                         net (fo=15, routed)          0.949    20.195    CPU_Core_inst/CU/resultReg[25]_i_6_n_0
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.326    20.521 r  CPU_Core_inst/CU/resultReg[27]_i_35/O
                         net (fo=1, routed)           0.000    20.521    CPU_Core_inst/CU/resultReg[27]_i_35_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.071 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.071    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.310 r  CPU_Core_inst/CU/resultReg_reg[30]_i_20/O[2]
                         net (fo=1, routed)           0.783    22.093    CPU_Core_inst/CU/resultReg_reg[30]_i_20_n_5
    SLICE_X34Y12         LUT6 (Prop_lut6_I1_O)        0.302    22.395 f  CPU_Core_inst/CU/resultReg[30]_i_11/O
                         net (fo=1, routed)           0.465    22.860    CPU_Core_inst/CU/resultReg[30]_i_11_n_0
    SLICE_X36Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.984 r  CPU_Core_inst/CU/resultReg[30]_i_2/O
                         net (fo=2, routed)           0.626    23.610    CPU_Core_inst/ALU_inst/resultReg_reg[30]_2[30]
    SLICE_X36Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.441    25.746    CPU_Core_inst/ALU_inst/CLK
    SLICE_X36Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/C
                         clock pessimism              0.312    26.058    
                         clock uncertainty           -0.082    25.977    
    SLICE_X36Y12         FDCE (Setup_fdce_C_D)       -0.058    25.919    CPU_Core_inst/ALU_inst/resultReg_reg[30]
  -------------------------------------------------------------------
                         required time                         25.919    
                         arrival time                         -23.610    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.372ns  (logic 4.773ns (27.475%)  route 12.599ns (72.525%))
  Logic Levels:           18  (CARRY4=1 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.566     6.103    CPU_Core_inst/CU/CLK
    SLICE_X43Y6          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.456     6.559 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=32, routed)          0.848     7.407    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     7.531 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=20, routed)          0.511     8.043    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X45Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.167 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.862     9.029    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.153 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145/O
                         net (fo=1, routed)           0.000     9.153    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145_n_0
    SLICE_X48Y3          MUXF7 (Prop_muxf7_I0_O)      0.212     9.365 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_115/O
                         net (fo=1, routed)           0.864    10.229    CPU_Core_inst/CU/resultReg[30]_i_69_0
    SLICE_X44Y3          LUT4 (Prop_lut4_I2_O)        0.324    10.553 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.472    11.026    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.332    11.358 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          0.718    12.076    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X36Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.200 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.760    12.959    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I3_O)        0.119    13.078 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.650    13.728    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y1          LUT2 (Prop_lut2_I0_O)        0.332    14.060 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          1.376    15.436    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X13Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.560 f  CPU_Core_inst/CU/resultReg[21]_i_21/O
                         net (fo=3, routed)           0.645    16.205    CPU_Core_inst/CU/resultReg[21]_i_21_n_0
    SLICE_X13Y11         LUT4 (Prop_lut4_I3_O)        0.150    16.355 f  CPU_Core_inst/CU/resultReg[25]_i_20/O
                         net (fo=2, routed)           0.590    16.945    CPU_Core_inst/CU/resultReg[25]_i_20_n_0
    SLICE_X14Y11         LUT4 (Prop_lut4_I2_O)        0.352    17.297 r  CPU_Core_inst/CU/resultReg[25]_i_14/O
                         net (fo=2, routed)           0.603    17.900    CPU_Core_inst/CU/resultReg[25]_i_14_n_0
    SLICE_X28Y10         LUT5 (Prop_lut5_I4_O)        0.328    18.228 f  CPU_Core_inst/CU/resultReg[25]_i_9/O
                         net (fo=4, routed)           0.865    19.093    CPU_Core_inst/CU/resultReg[25]_i_9_n_0
    SLICE_X31Y9          LUT3 (Prop_lut3_I1_O)        0.152    19.245 r  CPU_Core_inst/CU/resultReg[25]_i_6/O
                         net (fo=15, routed)          0.794    20.039    CPU_Core_inst/CU/resultReg[25]_i_6_n_0
    SLICE_X36Y10         LUT2 (Prop_lut2_I1_O)        0.326    20.365 r  CPU_Core_inst/CU/resultReg[27]_i_23/O
                         net (fo=1, routed)           0.000    20.365    CPU_Core_inst/CU/resultReg[27]_i_23_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    21.005 r  CPU_Core_inst/CU/resultReg_reg[27]_i_9/O[3]
                         net (fo=1, routed)           0.725    21.730    CPU_Core_inst/CU/resultReg_reg[27]_i_9_n_4
    SLICE_X34Y13         LUT6 (Prop_lut6_I4_O)        0.306    22.036 f  CPU_Core_inst/CU/resultReg[27]_i_3/O
                         net (fo=1, routed)           0.675    22.712    CPU_Core_inst/CU/resultReg[27]_i_3_n_0
    SLICE_X34Y13         LUT5 (Prop_lut5_I2_O)        0.124    22.836 r  CPU_Core_inst/CU/resultReg[27]_i_1/O
                         net (fo=2, routed)           0.640    23.475    CPU_Core_inst/ALU_inst/resultReg_reg[30]_2[27]
    SLICE_X36Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.441    25.746    CPU_Core_inst/ALU_inst/CLK
    SLICE_X36Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/C
                         clock pessimism              0.312    26.058    
                         clock uncertainty           -0.082    25.977    
    SLICE_X36Y12         FDCE (Setup_fdce_C_D)       -0.067    25.910    CPU_Core_inst/ALU_inst/resultReg_reg[27]
  -------------------------------------------------------------------
                         required time                         25.910    
                         arrival time                         -23.475    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.591ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.202ns  (logic 4.321ns (25.119%)  route 12.881ns (74.881%))
  Logic Levels:           18  (CARRY4=1 LUT2=4 LUT3=2 LUT4=3 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 25.747 - 20.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.566     6.103    CPU_Core_inst/CU/CLK
    SLICE_X43Y6          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.456     6.559 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=32, routed)          0.848     7.407    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     7.531 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=20, routed)          0.511     8.043    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X45Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.167 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.862     9.029    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.153 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145/O
                         net (fo=1, routed)           0.000     9.153    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145_n_0
    SLICE_X48Y3          MUXF7 (Prop_muxf7_I0_O)      0.212     9.365 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_115/O
                         net (fo=1, routed)           0.864    10.229    CPU_Core_inst/CU/resultReg[30]_i_69_0
    SLICE_X44Y3          LUT4 (Prop_lut4_I2_O)        0.324    10.553 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.472    11.026    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.332    11.358 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          0.718    12.076    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X36Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.200 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.760    12.959    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I3_O)        0.119    13.078 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.650    13.728    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y1          LUT2 (Prop_lut2_I0_O)        0.332    14.060 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.966    15.026    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I3_O)        0.124    15.150 f  CPU_Core_inst/CU/resultReg[18]_i_22/O
                         net (fo=3, routed)           0.759    15.909    CPU_Core_inst/CU/resultReg[18]_i_22_n_0
    SLICE_X12Y11         LUT4 (Prop_lut4_I3_O)        0.124    16.033 f  CPU_Core_inst/CU/resultReg[22]_i_24/O
                         net (fo=2, routed)           0.424    16.457    CPU_Core_inst/CU/resultReg[22]_i_24_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.124    16.581 r  CPU_Core_inst/CU/resultReg[22]_i_15/O
                         net (fo=2, routed)           0.863    17.444    CPU_Core_inst/CU/resultReg[22]_i_15_n_0
    SLICE_X28Y10         LUT5 (Prop_lut5_I1_O)        0.124    17.568 r  CPU_Core_inst/CU/resultReg[21]_i_8/O
                         net (fo=4, routed)           0.969    18.537    CPU_Core_inst/CU/resultReg[21]_i_8_n_0
    SLICE_X31Y9          LUT3 (Prop_lut3_I0_O)        0.152    18.689 r  CPU_Core_inst/CU/resultReg[21]_i_6/O
                         net (fo=15, routed)          1.011    19.701    CPU_Core_inst/CU/resultReg[21]_i_6_n_0
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.332    20.033 r  CPU_Core_inst/CU/resultReg[23]_i_43/O
                         net (fo=1, routed)           0.000    20.033    CPU_Core_inst/CU/resultReg[23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.673 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/O[3]
                         net (fo=1, routed)           0.899    21.571    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_4
    SLICE_X33Y11         LUT6 (Prop_lut6_I4_O)        0.306    21.877 f  CPU_Core_inst/CU/resultReg[23]_i_4/O
                         net (fo=1, routed)           0.724    22.601    CPU_Core_inst/CU/resultReg[23]_i_4_n_0
    SLICE_X39Y11         LUT5 (Prop_lut5_I4_O)        0.124    22.725 r  CPU_Core_inst/CU/resultReg[23]_i_1/O
                         net (fo=2, routed)           0.580    23.306    CPU_Core_inst/ALU_inst/resultReg_reg[30]_2[23]
    SLICE_X39Y11         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.442    25.747    CPU_Core_inst/ALU_inst/CLK
    SLICE_X39Y11         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[23]/C
                         clock pessimism              0.312    26.059    
                         clock uncertainty           -0.082    25.978    
    SLICE_X39Y11         FDCE (Setup_fdce_C_D)       -0.081    25.897    CPU_Core_inst/ALU_inst/resultReg_reg[23]
  -------------------------------------------------------------------
                         required time                         25.897    
                         arrival time                         -23.306    
  -------------------------------------------------------------------
                         slack                                  2.591    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.210ns  (logic 4.709ns (27.361%)  route 12.501ns (72.639%))
  Logic Levels:           18  (CARRY4=1 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.566     6.103    CPU_Core_inst/CU/CLK
    SLICE_X43Y6          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.456     6.559 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=32, routed)          0.848     7.407    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     7.531 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=20, routed)          0.511     8.043    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X45Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.167 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.862     9.029    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.153 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145/O
                         net (fo=1, routed)           0.000     9.153    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145_n_0
    SLICE_X48Y3          MUXF7 (Prop_muxf7_I0_O)      0.212     9.365 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_115/O
                         net (fo=1, routed)           0.864    10.229    CPU_Core_inst/CU/resultReg[30]_i_69_0
    SLICE_X44Y3          LUT4 (Prop_lut4_I2_O)        0.324    10.553 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.472    11.026    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.332    11.358 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          0.718    12.076    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X36Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.200 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.760    12.959    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I3_O)        0.119    13.078 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.650    13.728    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y1          LUT2 (Prop_lut2_I0_O)        0.332    14.060 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          1.376    15.436    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X13Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.560 f  CPU_Core_inst/CU/resultReg[21]_i_21/O
                         net (fo=3, routed)           0.645    16.205    CPU_Core_inst/CU/resultReg[21]_i_21_n_0
    SLICE_X13Y11         LUT4 (Prop_lut4_I3_O)        0.150    16.355 f  CPU_Core_inst/CU/resultReg[25]_i_20/O
                         net (fo=2, routed)           0.590    16.945    CPU_Core_inst/CU/resultReg[25]_i_20_n_0
    SLICE_X14Y11         LUT4 (Prop_lut4_I2_O)        0.352    17.297 r  CPU_Core_inst/CU/resultReg[25]_i_14/O
                         net (fo=2, routed)           0.603    17.900    CPU_Core_inst/CU/resultReg[25]_i_14_n_0
    SLICE_X28Y10         LUT5 (Prop_lut5_I4_O)        0.328    18.228 f  CPU_Core_inst/CU/resultReg[25]_i_9/O
                         net (fo=4, routed)           0.865    19.093    CPU_Core_inst/CU/resultReg[25]_i_9_n_0
    SLICE_X31Y9          LUT3 (Prop_lut3_I1_O)        0.152    19.245 r  CPU_Core_inst/CU/resultReg[25]_i_6/O
                         net (fo=15, routed)          0.949    20.195    CPU_Core_inst/CU/resultReg[25]_i_6_n_0
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.326    20.521 r  CPU_Core_inst/CU/resultReg[27]_i_35/O
                         net (fo=1, routed)           0.000    20.521    CPU_Core_inst/CU/resultReg[27]_i_35_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.101 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/O[2]
                         net (fo=1, routed)           0.807    21.907    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_5
    SLICE_X34Y12         LUT6 (Prop_lut6_I1_O)        0.302    22.209 f  CPU_Core_inst/CU/resultReg[26]_i_4/O
                         net (fo=1, routed)           0.590    22.800    CPU_Core_inst/CU/resultReg[26]_i_4_n_0
    SLICE_X39Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.924 r  CPU_Core_inst/CU/resultReg[26]_i_1/O
                         net (fo=2, routed)           0.390    23.314    CPU_Core_inst/ALU_inst/resultReg_reg[30]_2[26]
    SLICE_X39Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.441    25.746    CPU_Core_inst/ALU_inst/CLK
    SLICE_X39Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/C
                         clock pessimism              0.312    26.058    
                         clock uncertainty           -0.082    25.977    
    SLICE_X39Y12         FDCE (Setup_fdce_C_D)       -0.061    25.916    CPU_Core_inst/ALU_inst/resultReg_reg[26]
  -------------------------------------------------------------------
                         required time                         25.916    
                         arrival time                         -23.314    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.126ns  (logic 4.898ns (28.601%)  route 12.228ns (71.399%))
  Logic Levels:           19  (CARRY4=2 LUT2=5 LUT3=2 LUT4=4 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.566     6.103    CPU_Core_inst/CU/CLK
    SLICE_X43Y6          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.456     6.559 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=32, routed)          0.848     7.407    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     7.531 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=20, routed)          0.511     8.043    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X45Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.167 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.862     9.029    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.153 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145/O
                         net (fo=1, routed)           0.000     9.153    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145_n_0
    SLICE_X48Y3          MUXF7 (Prop_muxf7_I0_O)      0.212     9.365 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_115/O
                         net (fo=1, routed)           0.864    10.229    CPU_Core_inst/CU/resultReg[30]_i_69_0
    SLICE_X44Y3          LUT4 (Prop_lut4_I2_O)        0.324    10.553 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.472    11.026    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.332    11.358 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          0.718    12.076    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X36Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.200 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.760    12.959    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I3_O)        0.119    13.078 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.650    13.728    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y1          LUT2 (Prop_lut2_I0_O)        0.332    14.060 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          1.376    15.436    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X13Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.560 f  CPU_Core_inst/CU/resultReg[21]_i_21/O
                         net (fo=3, routed)           0.645    16.205    CPU_Core_inst/CU/resultReg[21]_i_21_n_0
    SLICE_X13Y11         LUT4 (Prop_lut4_I3_O)        0.150    16.355 f  CPU_Core_inst/CU/resultReg[25]_i_20/O
                         net (fo=2, routed)           0.590    16.945    CPU_Core_inst/CU/resultReg[25]_i_20_n_0
    SLICE_X14Y11         LUT4 (Prop_lut4_I2_O)        0.352    17.297 r  CPU_Core_inst/CU/resultReg[25]_i_14/O
                         net (fo=2, routed)           0.603    17.900    CPU_Core_inst/CU/resultReg[25]_i_14_n_0
    SLICE_X28Y10         LUT5 (Prop_lut5_I4_O)        0.328    18.228 f  CPU_Core_inst/CU/resultReg[25]_i_9/O
                         net (fo=4, routed)           0.865    19.093    CPU_Core_inst/CU/resultReg[25]_i_9_n_0
    SLICE_X31Y9          LUT3 (Prop_lut3_I1_O)        0.152    19.245 r  CPU_Core_inst/CU/resultReg[25]_i_6/O
                         net (fo=15, routed)          0.521    19.766    CPU_Core_inst/CU/resultReg[25]_i_6_n_0
    SLICE_X35Y8          LUT2 (Prop_lut2_I1_O)        0.326    20.092 r  CPU_Core_inst/CU/resultReg[27]_i_19/O
                         net (fo=1, routed)           0.000    20.092    CPU_Core_inst/CU/resultReg[27]_i_19_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.642 r  CPU_Core_inst/CU/resultReg_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.642    CPU_Core_inst/CU/resultReg_reg[27]_i_8_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.864 r  CPU_Core_inst/CU/resultReg_reg[30]_i_17/O[0]
                         net (fo=1, routed)           0.873    21.737    CPU_Core_inst/CU/resultReg_reg[30]_i_17_n_7
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.299    22.036 f  CPU_Core_inst/CU/resultReg[28]_i_4/O
                         net (fo=1, routed)           0.568    22.604    CPU_Core_inst/CU/resultReg[28]_i_4_n_0
    SLICE_X36Y13         LUT5 (Prop_lut5_I4_O)        0.124    22.728 r  CPU_Core_inst/CU/resultReg[28]_i_1/O
                         net (fo=2, routed)           0.501    23.229    CPU_Core_inst/ALU_inst/resultReg_reg[30]_2[28]
    SLICE_X36Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.441    25.746    CPU_Core_inst/ALU_inst/CLK
    SLICE_X36Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/C
                         clock pessimism              0.312    26.058    
                         clock uncertainty           -0.082    25.977    
    SLICE_X36Y12         FDCE (Setup_fdce_C_D)       -0.081    25.896    CPU_Core_inst/ALU_inst/resultReg_reg[28]
  -------------------------------------------------------------------
                         required time                         25.896    
                         arrival time                         -23.229    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.059ns  (logic 4.257ns (24.954%)  route 12.802ns (75.046%))
  Logic Levels:           18  (CARRY4=1 LUT2=4 LUT3=2 LUT4=3 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.566     6.103    CPU_Core_inst/CU/CLK
    SLICE_X43Y6          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.456     6.559 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=32, routed)          0.848     7.407    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     7.531 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=20, routed)          0.511     8.043    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X45Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.167 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.862     9.029    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.153 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145/O
                         net (fo=1, routed)           0.000     9.153    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145_n_0
    SLICE_X48Y3          MUXF7 (Prop_muxf7_I0_O)      0.212     9.365 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_115/O
                         net (fo=1, routed)           0.864    10.229    CPU_Core_inst/CU/resultReg[30]_i_69_0
    SLICE_X44Y3          LUT4 (Prop_lut4_I2_O)        0.324    10.553 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.472    11.026    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.332    11.358 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          0.718    12.076    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X36Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.200 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.760    12.959    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I3_O)        0.119    13.078 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.650    13.728    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y1          LUT2 (Prop_lut2_I0_O)        0.332    14.060 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          0.966    15.026    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X12Y7          LUT5 (Prop_lut5_I3_O)        0.124    15.150 f  CPU_Core_inst/CU/resultReg[18]_i_22/O
                         net (fo=3, routed)           0.759    15.909    CPU_Core_inst/CU/resultReg[18]_i_22_n_0
    SLICE_X12Y11         LUT4 (Prop_lut4_I3_O)        0.124    16.033 f  CPU_Core_inst/CU/resultReg[22]_i_24/O
                         net (fo=2, routed)           0.424    16.457    CPU_Core_inst/CU/resultReg[22]_i_24_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.124    16.581 r  CPU_Core_inst/CU/resultReg[22]_i_15/O
                         net (fo=2, routed)           0.863    17.444    CPU_Core_inst/CU/resultReg[22]_i_15_n_0
    SLICE_X28Y10         LUT5 (Prop_lut5_I1_O)        0.124    17.568 r  CPU_Core_inst/CU/resultReg[21]_i_8/O
                         net (fo=4, routed)           0.969    18.537    CPU_Core_inst/CU/resultReg[21]_i_8_n_0
    SLICE_X31Y9          LUT3 (Prop_lut3_I0_O)        0.152    18.689 r  CPU_Core_inst/CU/resultReg[21]_i_6/O
                         net (fo=15, routed)          1.011    19.701    CPU_Core_inst/CU/resultReg[21]_i_6_n_0
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.332    20.033 r  CPU_Core_inst/CU/resultReg[23]_i_43/O
                         net (fo=1, routed)           0.000    20.033    CPU_Core_inst/CU/resultReg[23]_i_43_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.613 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/O[2]
                         net (fo=1, routed)           0.988    21.601    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_5
    SLICE_X33Y11         LUT6 (Prop_lut6_I1_O)        0.302    21.903 f  CPU_Core_inst/CU/resultReg[22]_i_4/O
                         net (fo=1, routed)           0.630    22.533    CPU_Core_inst/CU/resultReg[22]_i_4_n_0
    SLICE_X40Y12         LUT5 (Prop_lut5_I4_O)        0.124    22.657 r  CPU_Core_inst/CU/resultReg[22]_i_1/O
                         net (fo=2, routed)           0.506    23.163    CPU_Core_inst/ALU_inst/resultReg_reg[30]_2[22]
    SLICE_X39Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.441    25.746    CPU_Core_inst/ALU_inst/CLK
    SLICE_X39Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[22]/C
                         clock pessimism              0.312    26.058    
                         clock uncertainty           -0.082    25.977    
    SLICE_X39Y12         FDCE (Setup_fdce_C_D)       -0.067    25.910    CPU_Core_inst/ALU_inst/resultReg_reg[22]
  -------------------------------------------------------------------
                         required time                         25.910    
                         arrival time                         -23.163    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.779ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.050ns  (logic 5.120ns (30.029%)  route 11.930ns (69.971%))
  Logic Levels:           20  (CARRY4=2 LUT2=5 LUT3=3 LUT4=4 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 25.745 - 20.000 ) 
    Source Clock Delay      (SCD):    6.103ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.566     6.103    CPU_Core_inst/CU/CLK
    SLICE_X43Y6          FDCE                                         r  CPU_Core_inst/CU/procState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.456     6.559 r  CPU_Core_inst/CU/procState_reg[1]/Q
                         net (fo=32, routed)          0.848     7.407    CPU_Core_inst/CU/procState_reg_n_0_[1]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.124     7.531 f  CPU_Core_inst/CU/delayReg_i_3/O
                         net (fo=20, routed)          0.511     8.043    CPU_Core_inst/CU/delayReg_i_3_n_0
    SLICE_X45Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.167 r  CPU_Core_inst/CU/resultReg[30]_i_104/O
                         net (fo=21, routed)          0.862     9.029    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.153 f  CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145/O
                         net (fo=1, routed)           0.000     9.153    CPU_Core_inst/RegisterFile_inst/resultReg[30]_i_145_n_0
    SLICE_X48Y3          MUXF7 (Prop_muxf7_I0_O)      0.212     9.365 f  CPU_Core_inst/RegisterFile_inst/resultReg_reg[30]_i_115/O
                         net (fo=1, routed)           0.864    10.229    CPU_Core_inst/CU/resultReg[30]_i_69_0
    SLICE_X44Y3          LUT4 (Prop_lut4_I2_O)        0.324    10.553 f  CPU_Core_inst/CU/resultReg[30]_i_90/O
                         net (fo=1, routed)           0.472    11.026    CPU_Core_inst/CU/resultReg[30]_i_90_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I4_O)        0.332    11.358 f  CPU_Core_inst/CU/resultReg[30]_i_69/O
                         net (fo=72, routed)          0.718    12.076    CPU_Core_inst/CU/bitManipulationValue[2]
    SLICE_X36Y2          LUT2 (Prop_lut2_I1_O)        0.124    12.200 r  CPU_Core_inst/CU/resultReg[26]_i_17/O
                         net (fo=24, routed)          0.760    12.959    CPU_Core_inst/CU/resultReg[26]_i_17_n_0
    SLICE_X31Y2          LUT4 (Prop_lut4_I3_O)        0.119    13.078 f  CPU_Core_inst/CU/resultReg[30]_i_102/O
                         net (fo=22, routed)          0.650    13.728    CPU_Core_inst/CU/resultReg[30]_i_102_n_0
    SLICE_X29Y1          LUT2 (Prop_lut2_I0_O)        0.332    14.060 f  CPU_Core_inst/CU/resultReg[30]_i_73/O
                         net (fo=17, routed)          1.376    15.436    CPU_Core_inst/CU/resultReg[30]_i_73_n_0
    SLICE_X13Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.560 f  CPU_Core_inst/CU/resultReg[21]_i_21/O
                         net (fo=3, routed)           0.645    16.205    CPU_Core_inst/CU/resultReg[21]_i_21_n_0
    SLICE_X13Y11         LUT4 (Prop_lut4_I3_O)        0.150    16.355 f  CPU_Core_inst/CU/resultReg[25]_i_20/O
                         net (fo=2, routed)           0.590    16.945    CPU_Core_inst/CU/resultReg[25]_i_20_n_0
    SLICE_X14Y11         LUT4 (Prop_lut4_I2_O)        0.352    17.297 r  CPU_Core_inst/CU/resultReg[25]_i_14/O
                         net (fo=2, routed)           0.603    17.900    CPU_Core_inst/CU/resultReg[25]_i_14_n_0
    SLICE_X28Y10         LUT5 (Prop_lut5_I4_O)        0.328    18.228 f  CPU_Core_inst/CU/resultReg[25]_i_9/O
                         net (fo=4, routed)           0.865    19.093    CPU_Core_inst/CU/resultReg[25]_i_9_n_0
    SLICE_X31Y9          LUT3 (Prop_lut3_I1_O)        0.152    19.245 r  CPU_Core_inst/CU/resultReg[25]_i_6/O
                         net (fo=15, routed)          0.949    20.195    CPU_Core_inst/CU/resultReg[25]_i_6_n_0
    SLICE_X33Y18         LUT2 (Prop_lut2_I0_O)        0.326    20.521 r  CPU_Core_inst/CU/resultReg[27]_i_35/O
                         net (fo=1, routed)           0.000    20.521    CPU_Core_inst/CU/resultReg[27]_i_35_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.071 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.071    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.384 r  CPU_Core_inst/CU/resultReg_reg[30]_i_20/O[3]
                         net (fo=2, routed)           0.613    21.997    CPU_Core_inst/CU/ALU_inst/p_0_in7_in
    SLICE_X32Y13         LUT6 (Prop_lut6_I2_O)        0.306    22.303 f  CPU_Core_inst/CU/flagsReg[1]_i_8/O
                         net (fo=1, routed)           0.159    22.461    CPU_Core_inst/CU/flagsReg[1]_i_8_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I5_O)        0.124    22.585 r  CPU_Core_inst/CU/flagsReg[1]_i_3/O
                         net (fo=1, routed)           0.444    23.029    CPU_Core_inst/CU/flagsReg[1]_i_3_n_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I2_O)        0.124    23.153 r  CPU_Core_inst/CU/flagsReg[1]_i_1/O
                         net (fo=1, routed)           0.000    23.153    CPU_Core_inst/ALU_inst/flagsReg_reg[3]_1[1]
    SLICE_X32Y13         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.440    25.745    CPU_Core_inst/ALU_inst/CLK
    SLICE_X32Y13         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
                         clock pessimism              0.240    25.985    
                         clock uncertainty           -0.082    25.904    
    SLICE_X32Y13         FDCE (Setup_fdce_C_D)        0.029    25.933    CPU_Core_inst/ALU_inst/flagsReg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.933    
                         arrival time                         -23.153    
  -------------------------------------------------------------------
                         slack                                  2.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 memoryMapping_inst/readFromSerialReceiveFIFO_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.595     1.823    memoryMapping_inst/CLK
    SLICE_X58Y0          FDCE                                         r  memoryMapping_inst/readFromSerialReceiveFIFO_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDCE (Prop_fdce_C_Q)         0.141     1.964 r  memoryMapping_inst/readFromSerialReceiveFIFO_reg_reg/Q
                         net (fo=1, routed)           0.065     2.029    memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]_0[0]
    SLICE_X58Y0          FDCE                                         r  memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X58Y0          FDCE                                         r  memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]/C
                         clock pessimism             -0.547     1.823    
    SLICE_X58Y0          FDCE (Hold_fdce_C_D)         0.075     1.898    memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/instructionReg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/operand2SelReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.663%)  route 0.305ns (59.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.563     1.791    CPU_Core_inst/CU/CLK
    SLICE_X42Y6          FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDCE (Prop_fdce_C_Q)         0.164     1.955 f  CPU_Core_inst/CU/instructionReg_reg[22]/Q
                         net (fo=33, routed)          0.305     2.260    CPU_Core_inst/CU/p_2_in5_in
    SLICE_X31Y7          LUT6 (Prop_lut6_I4_O)        0.045     2.305 r  CPU_Core_inst/CU/operand2SelReg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.305    CPU_Core_inst/CU/operand2SelReg_nxt[3]
    SLICE_X31Y7          FDCE                                         r  CPU_Core_inst/CU/operand2SelReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.831     2.336    CPU_Core_inst/CU/CLK
    SLICE_X31Y7          FDCE                                         r  CPU_Core_inst/CU/operand2SelReg_reg[3]/C
                         clock pessimism             -0.282     2.054    
    SLICE_X31Y7          FDCE (Hold_fdce_C_D)         0.092     2.146    CPU_Core_inst/CU/operand2SelReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/rxStable_reg/D
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.595     1.823    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X58Y0          FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.964 r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[2]/Q
                         net (fo=3, routed)           0.077     2.041    memoryMapping_inst/serialInterface_inst/rxShiftReg[2]
    SLICE_X59Y0          LUT5 (Prop_lut5_I3_O)        0.045     2.086 r  memoryMapping_inst/serialInterface_inst/rxStable_i_1/O
                         net (fo=1, routed)           0.000     2.086    memoryMapping_inst/serialInterface_inst/rxStable_i_1_n_0
    SLICE_X59Y0          FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxStable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X59Y0          FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxStable_reg/C
                         clock pessimism             -0.534     1.836    
    SLICE_X59Y0          FDPE (Hold_fdpe_C_D)         0.091     1.927    memoryMapping_inst/serialInterface_inst/rxStable_reg
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/instructionReg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/operand2SelReg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.584%)  route 0.306ns (59.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.563     1.791    CPU_Core_inst/CU/CLK
    SLICE_X42Y6          FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDCE (Prop_fdce_C_Q)         0.164     1.955 f  CPU_Core_inst/CU/instructionReg_reg[22]/Q
                         net (fo=33, routed)          0.306     2.261    CPU_Core_inst/CU/p_2_in5_in
    SLICE_X31Y7          LUT6 (Prop_lut6_I4_O)        0.045     2.306 r  CPU_Core_inst/CU/operand2SelReg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.306    CPU_Core_inst/CU/operand2SelReg_nxt[2]
    SLICE_X31Y7          FDCE                                         r  CPU_Core_inst/CU/operand2SelReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.831     2.336    CPU_Core_inst/CU/CLK
    SLICE_X31Y7          FDCE                                         r  CPU_Core_inst/CU/operand2SelReg_reg[2]/C
                         clock pessimism             -0.282     2.054    
    SLICE_X31Y7          FDCE (Hold_fdce_C_D)         0.091     2.145    CPU_Core_inst/CU/operand2SelReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 memoryMapping_inst/clockControllerPrescalerReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[912]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.756%)  route 0.126ns (47.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.560     1.788    memoryMapping_inst/CLK
    SLICE_X57Y19         FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  memoryMapping_inst/clockControllerPrescalerReg_reg[3]/Q
                         net (fo=2, routed)           0.126     2.055    memoryMapping_inst/clockControllerPrescalerReg[3]
    SLICE_X55Y19         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[912]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.827     2.332    memoryMapping_inst/CLK
    SLICE_X55Y19         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[912]/C
                         clock pessimism             -0.511     1.821    
    SLICE_X55Y19         FDCE (Hold_fdce_C_D)         0.072     1.893    memoryMapping_inst/debugSignalsReg_reg[912]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterface_inst/FSM_onehot_receiveState_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/FSM_onehot_receiveState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.594     1.822    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X61Y4          FDCE                                         r  memoryMapping_inst/serialInterface_inst/FSM_onehot_receiveState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDCE (Prop_fdce_C_Q)         0.141     1.963 r  memoryMapping_inst/serialInterface_inst/FSM_onehot_receiveState_reg[4]/Q
                         net (fo=5, routed)           0.110     2.073    memoryMapping_inst/serialInterface_inst/FSM_onehot_receiveState_reg_n_0_[4]
    SLICE_X60Y4          LUT3 (Prop_lut3_I0_O)        0.045     2.118 r  memoryMapping_inst/serialInterface_inst/FSM_onehot_receiveState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.118    memoryMapping_inst/serialInterface_inst/FSM_onehot_receiveState[0]_i_1_n_0
    SLICE_X60Y4          FDPE                                         r  memoryMapping_inst/serialInterface_inst/FSM_onehot_receiveState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.864     2.369    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X60Y4          FDPE                                         r  memoryMapping_inst/serialInterface_inst/FSM_onehot_receiveState_reg[0]/C
                         clock pessimism             -0.534     1.835    
    SLICE_X60Y4          FDPE (Hold_fdpe_C_D)         0.120     1.955    memoryMapping_inst/serialInterface_inst/FSM_onehot_receiveState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterface_inst/receiveRegister_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.798%)  route 0.137ns (49.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.595     1.823    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X65Y4          FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.141     1.964 r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[0]/Q
                         net (fo=17, routed)          0.137     2.101    memoryMapping_inst/serialInterface_inst/receiveRegister_reg_n_0_[0]
    SLICE_X64Y3          FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.866     2.371    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X64Y3          FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[3][0]/C
                         clock pessimism             -0.532     1.839    
    SLICE_X64Y3          FDCE (Hold_fdce_C_D)         0.075     1.914    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/instructionReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/sourceRegisterNumberReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.624%)  route 0.132ns (48.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.566     1.794    CPU_Core_inst/CU/CLK
    SLICE_X53Y5          FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y5          FDCE (Prop_fdce_C_Q)         0.141     1.935 r  CPU_Core_inst/CU/instructionReg_reg[0]/Q
                         net (fo=4, routed)           0.132     2.067    CPU_Core_inst/CU/sourceRegisterNumberReg_nxt[0]
    SLICE_X53Y4          FDCE                                         r  CPU_Core_inst/CU/sourceRegisterNumberReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.837     2.342    CPU_Core_inst/CU/CLK
    SLICE_X53Y4          FDCE                                         r  CPU_Core_inst/CU/sourceRegisterNumberReg_reg[0]/C
                         clock pessimism             -0.532     1.810    
    SLICE_X53Y4          FDCE (Hold_fdce_C_D)         0.070     1.880    CPU_Core_inst/CU/sourceRegisterNumberReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterface_inst/receiveRegister_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.499%)  route 0.133ns (48.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.595     1.823    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X65Y4          FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDCE (Prop_fdce_C_Q)         0.141     1.964 r  memoryMapping_inst/serialInterface_inst/receiveRegister_reg[0]/Q
                         net (fo=17, routed)          0.133     2.097    memoryMapping_inst/serialInterface_inst/receiveRegister_reg_n_0_[0]
    SLICE_X63Y5          FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.866     2.371    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X63Y5          FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[0][0]/C
                         clock pessimism             -0.532     1.839    
    SLICE_X63Y5          FDCE (Hold_fdce_C_D)         0.070     1.909    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 memoryMapping_inst/serialInterfacePrescalerReg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[908]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.555%)  route 0.131ns (44.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.559     1.787    memoryMapping_inst/CLK
    SLICE_X54Y18         FDCE                                         r  memoryMapping_inst/serialInterfacePrescalerReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.164     1.951 r  memoryMapping_inst/serialInterfacePrescalerReg_reg[31]/Q
                         net (fo=5, routed)           0.131     2.082    memoryMapping_inst/serialInterfacePrescalerReg_reg_n_0_[31]
    SLICE_X56Y18         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[908]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.828     2.333    memoryMapping_inst/CLK
    SLICE_X56Y18         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[908]/C
                         clock pessimism             -0.511     1.822    
    SLICE_X56Y18         FDCE (Hold_fdce_C_D)         0.063     1.885    memoryMapping_inst/debugSignalsReg_reg[908]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         internalClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ClockGenerator/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    internalClk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y11     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y13     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X39Y8      CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X39Y6      CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y8      CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X39Y6      CPU_Core_inst/ALU_inst/resultReg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y8      CPU_Core_inst/ALU_inst/resultReg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y8      CPU_Core_inst/ALU_inst/resultReg_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y8      ram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y8      ram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y7      ram_inst/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y7      ram_inst/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y8      ram_inst/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y8      ram_inst/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y7      ram_inst/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y7      ram_inst/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y8      ram_inst/ram_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y8      ram_inst/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y8      ram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y8      ram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y7      ram_inst/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y7      ram_inst/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y8      ram_inst/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y8      ram_inst/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y7      ram_inst/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y7      ram_inst/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y8      ram_inst/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y8      ram_inst/ram_reg_0_15_0_0__11/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack       11.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.677ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][23]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 0.580ns (7.585%)  route 7.067ns (92.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 25.744 - 20.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.637     6.174    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.456     6.630 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.280     6.910    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.034 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         6.787    13.821    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X13Y19         FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[10][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.439    25.744    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X13Y19         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][23]/C
                         clock pessimism              0.240    25.984    
                         clock uncertainty           -0.082    25.903    
    SLICE_X13Y19         FDCE (Recov_fdce_C_CLR)     -0.405    25.498    CPU_Core_inst/RegisterFile_inst/registers_reg[10][23]
  -------------------------------------------------------------------
                         required time                         25.498    
                         arrival time                         -13.821    
  -------------------------------------------------------------------
                         slack                                 11.677    

Slack (MET) :             11.763ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[4][23]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 0.580ns (7.585%)  route 7.067ns (92.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 25.744 - 20.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.637     6.174    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.456     6.630 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.280     6.910    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.034 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         6.787    13.821    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X12Y19         FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[4][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.439    25.744    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X12Y19         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][23]/C
                         clock pessimism              0.240    25.984    
                         clock uncertainty           -0.082    25.903    
    SLICE_X12Y19         FDCE (Recov_fdce_C_CLR)     -0.319    25.584    CPU_Core_inst/RegisterFile_inst/registers_reg[4][23]
  -------------------------------------------------------------------
                         required time                         25.584    
                         arrival time                         -13.821    
  -------------------------------------------------------------------
                         slack                                 11.763    

Slack (MET) :             11.925ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[0][23]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 0.580ns (7.749%)  route 6.904ns (92.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 25.744 - 20.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.637     6.174    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.456     6.630 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.280     6.910    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.034 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         6.625    13.659    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X12Y20         FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[0][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.439    25.744    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X12Y20         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][23]/C
                         clock pessimism              0.240    25.984    
                         clock uncertainty           -0.082    25.903    
    SLICE_X12Y20         FDCE (Recov_fdce_C_CLR)     -0.319    25.584    CPU_Core_inst/RegisterFile_inst/registers_reg[0][23]
  -------------------------------------------------------------------
                         required time                         25.584    
                         arrival time                         -13.659    
  -------------------------------------------------------------------
                         slack                                 11.925    

Slack (MET) :             11.937ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][23]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.580ns (7.849%)  route 6.810ns (92.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 25.747 - 20.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.637     6.174    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.456     6.630 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.280     6.910    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.034 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         6.530    13.564    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X13Y17         FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[14][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.442    25.747    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X13Y17         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][23]/C
                         clock pessimism              0.240    25.987    
                         clock uncertainty           -0.082    25.906    
    SLICE_X13Y17         FDCE (Recov_fdce_C_CLR)     -0.405    25.501    CPU_Core_inst/RegisterFile_inst/registers_reg[14][23]
  -------------------------------------------------------------------
                         required time                         25.501    
                         arrival time                         -13.564    
  -------------------------------------------------------------------
                         slack                                 11.937    

Slack (MET) :             11.976ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[11][23]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.349ns  (logic 0.580ns (7.893%)  route 6.769ns (92.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 25.745 - 20.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.637     6.174    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.456     6.630 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.280     6.910    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.034 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         6.489    13.523    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X13Y18         FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[11][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.440    25.745    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X13Y18         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][23]/C
                         clock pessimism              0.240    25.985    
                         clock uncertainty           -0.082    25.904    
    SLICE_X13Y18         FDCE (Recov_fdce_C_CLR)     -0.405    25.499    CPU_Core_inst/RegisterFile_inst/registers_reg[11][23]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                         -13.523    
  -------------------------------------------------------------------
                         slack                                 11.976    

Slack (MET) :             11.976ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[11][31]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.349ns  (logic 0.580ns (7.893%)  route 6.769ns (92.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 25.745 - 20.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.637     6.174    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.456     6.630 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.280     6.910    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.034 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         6.489    13.523    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X13Y18         FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[11][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.440    25.745    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X13Y18         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][31]/C
                         clock pessimism              0.240    25.985    
                         clock uncertainty           -0.082    25.904    
    SLICE_X13Y18         FDCE (Recov_fdce_C_CLR)     -0.405    25.499    CPU_Core_inst/RegisterFile_inst/registers_reg[11][31]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                         -13.523    
  -------------------------------------------------------------------
                         slack                                 11.976    

Slack (MET) :             12.023ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[7][23]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 0.580ns (7.849%)  route 6.810ns (92.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 25.747 - 20.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.637     6.174    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.456     6.630 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.280     6.910    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.034 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         6.530    13.564    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X12Y17         FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[7][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.442    25.747    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X12Y17         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[7][23]/C
                         clock pessimism              0.240    25.987    
                         clock uncertainty           -0.082    25.906    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.319    25.587    CPU_Core_inst/RegisterFile_inst/registers_reg[7][23]
  -------------------------------------------------------------------
                         required time                         25.587    
                         arrival time                         -13.564    
  -------------------------------------------------------------------
                         slack                                 12.023    

Slack (MET) :             12.049ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[9][23]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.362ns  (logic 0.580ns (7.879%)  route 6.782ns (92.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 25.745 - 20.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.637     6.174    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.456     6.630 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.280     6.910    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.034 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         6.502    13.536    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X14Y18         FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[9][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.440    25.745    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X14Y18         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][23]/C
                         clock pessimism              0.240    25.985    
                         clock uncertainty           -0.082    25.904    
    SLICE_X14Y18         FDCE (Recov_fdce_C_CLR)     -0.319    25.585    CPU_Core_inst/RegisterFile_inst/registers_reg[9][23]
  -------------------------------------------------------------------
                         required time                         25.585    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                 12.049    

Slack (MET) :             12.062ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[2][23]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.349ns  (logic 0.580ns (7.893%)  route 6.769ns (92.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 25.745 - 20.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.637     6.174    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.456     6.630 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.280     6.910    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.034 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         6.489    13.523    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X12Y18         FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[2][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.440    25.745    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X12Y18         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][23]/C
                         clock pessimism              0.240    25.985    
                         clock uncertainty           -0.082    25.904    
    SLICE_X12Y18         FDCE (Recov_fdce_C_CLR)     -0.319    25.585    CPU_Core_inst/RegisterFile_inst/registers_reg[2][23]
  -------------------------------------------------------------------
                         required time                         25.585    
                         arrival time                         -13.523    
  -------------------------------------------------------------------
                         slack                                 12.062    

Slack (MET) :             12.077ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[15][30]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 0.580ns (8.000%)  route 6.670ns (92.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 25.748 - 20.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.637     6.174    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.456     6.630 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.280     6.910    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I1_O)        0.124     7.034 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         6.391    13.425    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X32Y9          FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[15][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.443    25.748    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X32Y9          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][30]/C
                         clock pessimism              0.240    25.988    
                         clock uncertainty           -0.082    25.907    
    SLICE_X32Y9          FDCE (Recov_fdce_C_CLR)     -0.405    25.502    CPU_Core_inst/RegisterFile_inst/registers_reg[15][30]
  -------------------------------------------------------------------
                         required time                         25.502    
                         arrival time                         -13.425    
  -------------------------------------------------------------------
                         slack                                 12.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/softwareResetReg_reg/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.009%)  route 0.345ns (64.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.594     1.822    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.141     1.963 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.098     2.061    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I1_O)        0.045     2.106 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=667, routed)         0.247     2.353    CPU_Core_inst/CU/AR[0]
    SLICE_X63Y8          FDCE                                         f  CPU_Core_inst/CU/softwareResetReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.865     2.370    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
                         clock pessimism             -0.548     1.822    
    SLICE_X63Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.730    CPU_Core_inst/CU/softwareResetReg_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/debugPtr_reg[10]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.190ns (36.240%)  route 0.334ns (63.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.594     1.822    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.141     1.963 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.098     2.061    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I0_O)        0.049     2.110 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1138, routed)        0.236     2.346    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X65Y9          FDCE                                         f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X65Y9          FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[10]/C
                         clock pessimism             -0.532     1.838    
    SLICE_X65Y9          FDCE (Remov_fdce_C_CLR)     -0.159     1.679    memoryMapping_inst/serialInterface_inst/debugPtr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/debugPtr_reg[11]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.190ns (36.240%)  route 0.334ns (63.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.594     1.822    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.141     1.963 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.098     2.061    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I0_O)        0.049     2.110 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1138, routed)        0.236     2.346    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X65Y9          FDCE                                         f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X65Y9          FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[11]/C
                         clock pessimism             -0.532     1.838    
    SLICE_X65Y9          FDCE (Remov_fdce_C_CLR)     -0.159     1.679    memoryMapping_inst/serialInterface_inst/debugPtr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/debugPtr_reg[12]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.190ns (36.240%)  route 0.334ns (63.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.594     1.822    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.141     1.963 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.098     2.061    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I0_O)        0.049     2.110 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1138, routed)        0.236     2.346    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X65Y9          FDCE                                         f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X65Y9          FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[12]/C
                         clock pessimism             -0.532     1.838    
    SLICE_X65Y9          FDCE (Remov_fdce_C_CLR)     -0.159     1.679    memoryMapping_inst/serialInterface_inst/debugPtr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/debugPtr_reg[6]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.190ns (36.240%)  route 0.334ns (63.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.594     1.822    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.141     1.963 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.098     2.061    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I0_O)        0.049     2.110 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1138, routed)        0.236     2.346    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X65Y9          FDCE                                         f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X65Y9          FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[6]/C
                         clock pessimism             -0.532     1.838    
    SLICE_X65Y9          FDCE (Remov_fdce_C_CLR)     -0.159     1.679    memoryMapping_inst/serialInterface_inst/debugPtr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/debugPtr_reg[8]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.190ns (36.240%)  route 0.334ns (63.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.594     1.822    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.141     1.963 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.098     2.061    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I0_O)        0.049     2.110 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1138, routed)        0.236     2.346    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X65Y9          FDCE                                         f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X65Y9          FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[8]/C
                         clock pessimism             -0.532     1.838    
    SLICE_X65Y9          FDCE (Remov_fdce_C_CLR)     -0.159     1.679    memoryMapping_inst/serialInterface_inst/debugPtr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/debugPtr_reg[9]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.190ns (36.240%)  route 0.334ns (63.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.594     1.822    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.141     1.963 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.098     2.061    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I0_O)        0.049     2.110 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1138, routed)        0.236     2.346    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X65Y9          FDCE                                         f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X65Y9          FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[9]/C
                         clock pessimism             -0.532     1.838    
    SLICE_X65Y9          FDCE (Remov_fdce_C_CLR)     -0.159     1.679    memoryMapping_inst/serialInterface_inst/debugPtr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.190ns (36.061%)  route 0.337ns (63.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.594     1.822    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.141     1.963 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.098     2.061    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I0_O)        0.049     2.110 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1138, routed)        0.239     2.349    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X63Y7          FDCE                                         f  memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.865     2.370    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X63Y7          FDCE                                         r  memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/C
                         clock pessimism             -0.532     1.838    
    SLICE_X63Y7          FDCE (Remov_fdce_C_CLR)     -0.159     1.679    memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IVT_reg[7][10]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.190ns (35.766%)  route 0.341ns (64.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.594     1.822    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.141     1.963 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.098     2.061    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I0_O)        0.049     2.110 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1138, routed)        0.243     2.353    memoryMapping_inst/AR[0]
    SLICE_X62Y7          FDCE                                         f  memoryMapping_inst/IVT_reg[7][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.865     2.370    memoryMapping_inst/CLK
    SLICE_X62Y7          FDCE                                         r  memoryMapping_inst/IVT_reg[7][10]/C
                         clock pessimism             -0.532     1.838    
    SLICE_X62Y7          FDCE (Remov_fdce_C_CLR)     -0.159     1.679    memoryMapping_inst/IVT_reg[7][10]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IVT_reg[7][5]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.190ns (35.766%)  route 0.341ns (64.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.594     1.822    CPU_Core_inst/CU/CLK
    SLICE_X63Y8          FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.141     1.963 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.098     2.061    CPU_Core_inst/CU/softwareReset
    SLICE_X62Y8          LUT2 (Prop_lut2_I0_O)        0.049     2.110 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1138, routed)        0.243     2.353    memoryMapping_inst/AR[0]
    SLICE_X62Y7          FDCE                                         f  memoryMapping_inst/IVT_reg[7][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.865     2.370    memoryMapping_inst/CLK
    SLICE_X62Y7          FDCE                                         r  memoryMapping_inst/IVT_reg[7][5]/C
                         clock pessimism             -0.532     1.838    
    SLICE_X62Y7          FDCE (Remov_fdce_C_CLR)     -0.159     1.679    memoryMapping_inst/IVT_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.674    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     7.691    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.779 f  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.793    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  internalClk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        124.224ns  (logic 40.215ns (32.373%)  route 84.009ns (67.627%))
  Logic Levels:           139  (CARRY4=79 LUT1=5 LUT2=8 LUT3=19 LUT4=9 LUT5=9 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.561     6.098    memoryMapping_inst/CLK
    SLICE_X42Y14         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.518     6.616 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/Q
                         net (fo=44, routed)          2.602     9.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[16]
    SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.124     9.342 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160/O
                         net (fo=1, routed)           0.000     9.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.889 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/O[2]
                         net (fo=40, routed)          2.497    12.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[19][0]
    SLICE_X52Y25         LUT1 (Prop_lut1_I0_O)        0.302    12.688 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_530/O
                         net (fo=1, routed)           0.000    12.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_530_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_400/CO[3]
                         net (fo=1, routed)           0.000    13.068    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_400_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.287 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_779/O[0]
                         net (fo=1, routed)           0.986    14.274    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[0]5[20]
    SLICE_X51Y24         LUT3 (Prop_lut3_I1_O)        0.295    14.569 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_395/O
                         net (fo=38, routed)          3.113    17.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_3
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.124    17.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1167/O
                         net (fo=4, routed)           1.440    19.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1167_n_0
    SLICE_X59Y16         LUT4 (Prop_lut4_I0_O)        0.124    19.369 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1171/O
                         net (fo=1, routed)           0.000    19.369    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1171_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.949 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/O[2]
                         net (fo=3, routed)           0.942    20.892    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_5
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.331    21.223 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385/O
                         net (fo=2, routed)           0.679    21.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I3_O)        0.331    22.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388/O
                         net (fo=1, routed)           0.000    22.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    22.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.924 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/O[3]
                         net (fo=3, routed)           1.294    24.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.307    24.525 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_331/O
                         net (fo=2, routed)           0.602    25.127    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_331_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I3_O)        0.117    25.244 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_175/O
                         net (fo=2, routed)           0.963    26.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_175_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.332    26.539 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_179/O
                         net (fo=1, routed)           0.000    26.539    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_179_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    26.919 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89/CO[3]
                         net (fo=1, routed)           0.000    26.919    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.036 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.036    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.351 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/O[3]
                         net (fo=6, routed)           1.592    28.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_4
    SLICE_X61Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    29.511 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464/CO[3]
                         net (fo=1, routed)           0.000    29.511    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           0.986    30.809    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.306    31.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.398    31.513    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.039 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.009    32.048    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.162 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    32.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.276 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.276    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.547 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.661    33.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.373    33.582 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.493    36.074    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I1_O)        0.124    36.198 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.672    36.870    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X57Y22         LUT1 (Prop_lut1_I0_O)        0.124    36.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.740    37.735    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    38.315 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.315    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.429 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    38.429    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.543 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.009    38.552    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.666 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/CO[3]
                         net (fo=1, routed)           0.000    38.666    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    38.780    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78/CO[3]
                         net (fo=1, routed)           0.000    38.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50/CO[3]
                         net (fo=6, routed)           1.680    40.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50_n_0
    SLICE_X61Y38         LUT2 (Prop_lut2_I1_O)        0.150    40.838 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111/O
                         net (fo=110, routed)         3.522    44.360    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.326    44.686 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_62/O
                         net (fo=58, routed)          2.617    47.302    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_0
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.153    47.455 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168/O
                         net (fo=8, routed)           1.017    48.472    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I3_O)        0.331    48.803 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916/O
                         net (fo=1, routed)           0.000    48.803    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802/CO[3]
                         net (fo=1, routed)           0.000    49.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    49.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.432 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    49.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    49.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    49.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.774 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    49.774    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.013 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[2]
                         net (fo=2, routed)           1.546    51.559    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_5
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.302    51.861 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_437/O
                         net (fo=2, routed)           1.056    52.917    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_437_n_0
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.124    53.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_441/O
                         net (fo=1, routed)           0.000    53.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_441_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    53.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    53.656 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[2]
                         net (fo=3, routed)           1.331    54.988    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_5
    SLICE_X56Y31         LUT3 (Prop_lut3_I2_O)        0.301    55.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459/O
                         net (fo=2, routed)           1.041    56.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459_n_0
    SLICE_X56Y31         LUT5 (Prop_lut5_I4_O)        0.153    56.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088/O
                         net (fo=2, routed)           0.977    57.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.331    57.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092/O
                         net (fo=1, routed)           0.000    57.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.340 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/CO[3]
                         net (fo=1, routed)           0.000    58.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.562 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1708/O[0]
                         net (fo=5, routed)           1.053    59.615    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1708_n_7
    SLICE_X52Y32         LUT2 (Prop_lut2_I0_O)        0.299    59.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1779/O
                         net (fo=1, routed)           0.000    59.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1779_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.427 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    60.427    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    60.646 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[0]
                         net (fo=3, routed)           0.900    61.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_7
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.295    61.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1467/O
                         net (fo=1, routed)           0.599    62.440    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1467_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    62.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.061 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    63.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    63.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    63.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.560 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.405    63.965    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X51Y36         LUT4 (Prop_lut4_I2_O)        0.373    64.338 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.841    66.178    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X46Y28         LUT3 (Prop_lut3_I1_O)        0.124    66.302 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          0.981    67.284    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X42Y32         LUT1 (Prop_lut1_I0_O)        0.124    67.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.825    68.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    68.813 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.927 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    68.927    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    69.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    69.354 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/O[3]
                         net (fo=2, routed)           1.236    70.589    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]4[16]
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.306    70.895 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O
                         net (fo=1, routed)           0.000    70.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    71.271 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1232/CO[3]
                         net (fo=1, routed)           0.000    71.271    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1232_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.388 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_803/CO[3]
                         net (fo=1, routed)           0.000    71.388    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_803_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_346/CO[3]
                         net (fo=1, routed)           0.000    71.505    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_346_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    71.828 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_192/O[1]
                         net (fo=2, routed)           0.659    72.488    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]5[26]
    SLICE_X47Y36         LUT5 (Prop_lut5_I4_O)        0.306    72.794 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_818/O
                         net (fo=37, routed)          3.285    76.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_192_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.150    76.229 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309/O
                         net (fo=6, routed)           1.616    77.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.332    78.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313/O
                         net (fo=1, routed)           0.000    78.177    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    78.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    78.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    78.806    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.077 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.404    80.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.369    80.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1984/O
                         net (fo=2, routed)           0.812    81.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1984_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    82.262 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/CO[3]
                         net (fo=1, routed)           0.000    82.262    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/CO[3]
                         net (fo=1, routed)           0.000    82.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    82.615 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605/O[2]
                         net (fo=3, routed)           1.256    83.871    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605_n_5
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.302    84.173 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1608/O
                         net (fo=2, routed)           1.130    85.303    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1608_n_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I4_O)        0.154    85.457 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1211/O
                         net (fo=2, routed)           1.149    86.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1211_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.327    86.932 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1215/O
                         net (fo=1, routed)           0.000    86.932    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1215_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.465 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/CO[3]
                         net (fo=1, routed)           0.000    87.465    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    87.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335/O[3]
                         net (fo=5, routed)           1.470    89.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335_n_4
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.307    89.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_821/O
                         net (fo=1, routed)           0.000    89.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_821_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    89.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.176    91.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X40Y48         LUT5 (Prop_lut5_I0_O)        0.306    91.738 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_357/O
                         net (fo=1, routed)           0.000    91.738    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_357_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    92.136 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    92.136    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.407 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.961    93.368    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.373    93.741 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.119    95.860    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    95.984 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.775    96.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124    96.883 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.690    97.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    98.168 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    98.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.402 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    98.402    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.519 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.001    98.519    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.636 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.636    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.870 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.458   100.328    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.149   100.477 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.770   103.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.332   103.579 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_956/O
                         net (fo=25, routed)          1.596   105.176    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_956_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I0_O)        0.150   105.326 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_924/O
                         net (fo=4, routed)           0.833   106.159    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_924_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I0_O)        0.332   106.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2039/O
                         net (fo=1, routed)           0.000   106.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2039_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.023 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   107.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.137 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   107.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   107.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.365 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.001   107.366    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.945   108.550    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X31Y51         LUT3 (Prop_lut3_I0_O)        0.332   108.882 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           1.262   110.144    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.327   110.471 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   110.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   110.847 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.001   110.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   111.067 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[0]
                         net (fo=3, routed)           0.565   111.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_7
    SLICE_X31Y52         LUT3 (Prop_lut3_I0_O)        0.295   111.926 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248/O
                         net (fo=2, routed)           0.967   112.893    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.124   113.017 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223/O
                         net (fo=2, routed)           0.789   113.806    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124   113.930 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226/O
                         net (fo=1, routed)           0.000   113.930    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   114.354 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.028   115.382    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.303   115.685 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   115.685    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   115.912 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.812   116.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X30Y40         LUT2 (Prop_lut2_I1_O)        0.303   117.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   117.027    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   117.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   117.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   117.622 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.998   118.620    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.323   118.943 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.413   120.356    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.360   120.716 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.433   121.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X45Y27         LUT4 (Prop_lut4_I0_O)        0.355   121.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           0.801   122.305    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.327   122.632 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.762   123.394    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X47Y24         LUT5 (Prop_lut5_I1_O)        0.124   123.518 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6/O
                         net (fo=1, routed)           0.000   123.518    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6_n_0
    SLICE_X47Y24         MUXF7 (Prop_muxf7_I1_O)      0.217   123.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000   123.735    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3_n_0
    SLICE_X47Y24         MUXF8 (Prop_muxf8_I1_O)      0.094   123.829 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.769   126.599    sevenSegmentLEDs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.723   130.322 r  sevenSegmentLEDs_OBUF[6]_inst/O
                         net (fo=0)                   0.000   130.322    sevenSegmentLEDs[6]
    U7                                                                r  sevenSegmentLEDs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        124.013ns  (logic 40.204ns (32.419%)  route 83.809ns (67.581%))
  Logic Levels:           139  (CARRY4=79 LUT1=5 LUT2=8 LUT3=19 LUT4=9 LUT5=9 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.561     6.098    memoryMapping_inst/CLK
    SLICE_X42Y14         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.518     6.616 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/Q
                         net (fo=44, routed)          2.602     9.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[16]
    SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.124     9.342 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160/O
                         net (fo=1, routed)           0.000     9.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.889 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/O[2]
                         net (fo=40, routed)          2.497    12.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[19][0]
    SLICE_X52Y25         LUT1 (Prop_lut1_I0_O)        0.302    12.688 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_530/O
                         net (fo=1, routed)           0.000    12.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_530_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_400/CO[3]
                         net (fo=1, routed)           0.000    13.068    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_400_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.287 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_779/O[0]
                         net (fo=1, routed)           0.986    14.274    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[0]5[20]
    SLICE_X51Y24         LUT3 (Prop_lut3_I1_O)        0.295    14.569 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_395/O
                         net (fo=38, routed)          3.113    17.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_3
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.124    17.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1167/O
                         net (fo=4, routed)           1.440    19.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1167_n_0
    SLICE_X59Y16         LUT4 (Prop_lut4_I0_O)        0.124    19.369 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1171/O
                         net (fo=1, routed)           0.000    19.369    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1171_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.949 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/O[2]
                         net (fo=3, routed)           0.942    20.892    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_5
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.331    21.223 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385/O
                         net (fo=2, routed)           0.679    21.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I3_O)        0.331    22.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388/O
                         net (fo=1, routed)           0.000    22.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    22.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.924 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/O[3]
                         net (fo=3, routed)           1.294    24.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.307    24.525 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_331/O
                         net (fo=2, routed)           0.602    25.127    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_331_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I3_O)        0.117    25.244 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_175/O
                         net (fo=2, routed)           0.963    26.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_175_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.332    26.539 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_179/O
                         net (fo=1, routed)           0.000    26.539    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_179_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    26.919 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89/CO[3]
                         net (fo=1, routed)           0.000    26.919    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.036 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.036    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.351 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/O[3]
                         net (fo=6, routed)           1.592    28.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_4
    SLICE_X61Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    29.511 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464/CO[3]
                         net (fo=1, routed)           0.000    29.511    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           0.986    30.809    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.306    31.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.398    31.513    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.039 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.009    32.048    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.162 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    32.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.276 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.276    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.547 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.661    33.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.373    33.582 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.493    36.074    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I1_O)        0.124    36.198 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.672    36.870    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X57Y22         LUT1 (Prop_lut1_I0_O)        0.124    36.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.740    37.735    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    38.315 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.315    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.429 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    38.429    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.543 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.009    38.552    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.666 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/CO[3]
                         net (fo=1, routed)           0.000    38.666    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    38.780    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78/CO[3]
                         net (fo=1, routed)           0.000    38.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50/CO[3]
                         net (fo=6, routed)           1.680    40.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50_n_0
    SLICE_X61Y38         LUT2 (Prop_lut2_I1_O)        0.150    40.838 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111/O
                         net (fo=110, routed)         3.522    44.360    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.326    44.686 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_62/O
                         net (fo=58, routed)          2.617    47.302    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_0
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.153    47.455 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168/O
                         net (fo=8, routed)           1.017    48.472    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I3_O)        0.331    48.803 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916/O
                         net (fo=1, routed)           0.000    48.803    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802/CO[3]
                         net (fo=1, routed)           0.000    49.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    49.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.432 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    49.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    49.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    49.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.774 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    49.774    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.013 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[2]
                         net (fo=2, routed)           1.546    51.559    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_5
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.302    51.861 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_437/O
                         net (fo=2, routed)           1.056    52.917    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_437_n_0
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.124    53.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_441/O
                         net (fo=1, routed)           0.000    53.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_441_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    53.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    53.656 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[2]
                         net (fo=3, routed)           1.331    54.988    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_5
    SLICE_X56Y31         LUT3 (Prop_lut3_I2_O)        0.301    55.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459/O
                         net (fo=2, routed)           1.041    56.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459_n_0
    SLICE_X56Y31         LUT5 (Prop_lut5_I4_O)        0.153    56.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088/O
                         net (fo=2, routed)           0.977    57.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.331    57.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092/O
                         net (fo=1, routed)           0.000    57.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.340 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/CO[3]
                         net (fo=1, routed)           0.000    58.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.562 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1708/O[0]
                         net (fo=5, routed)           1.053    59.615    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1708_n_7
    SLICE_X52Y32         LUT2 (Prop_lut2_I0_O)        0.299    59.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1779/O
                         net (fo=1, routed)           0.000    59.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1779_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.427 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    60.427    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    60.646 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[0]
                         net (fo=3, routed)           0.900    61.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_7
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.295    61.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1467/O
                         net (fo=1, routed)           0.599    62.440    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1467_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    62.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.061 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    63.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    63.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    63.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.560 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.405    63.965    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X51Y36         LUT4 (Prop_lut4_I2_O)        0.373    64.338 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.841    66.178    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X46Y28         LUT3 (Prop_lut3_I1_O)        0.124    66.302 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          0.981    67.284    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X42Y32         LUT1 (Prop_lut1_I0_O)        0.124    67.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.825    68.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    68.813 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.927 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    68.927    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    69.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    69.354 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/O[3]
                         net (fo=2, routed)           1.236    70.589    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]4[16]
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.306    70.895 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O
                         net (fo=1, routed)           0.000    70.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    71.271 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1232/CO[3]
                         net (fo=1, routed)           0.000    71.271    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1232_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.388 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_803/CO[3]
                         net (fo=1, routed)           0.000    71.388    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_803_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_346/CO[3]
                         net (fo=1, routed)           0.000    71.505    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_346_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    71.828 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_192/O[1]
                         net (fo=2, routed)           0.659    72.488    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]5[26]
    SLICE_X47Y36         LUT5 (Prop_lut5_I4_O)        0.306    72.794 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_818/O
                         net (fo=37, routed)          3.285    76.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_192_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.150    76.229 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309/O
                         net (fo=6, routed)           1.616    77.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.332    78.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313/O
                         net (fo=1, routed)           0.000    78.177    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    78.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    78.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    78.806    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.077 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.404    80.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.369    80.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1984/O
                         net (fo=2, routed)           0.812    81.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1984_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    82.262 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/CO[3]
                         net (fo=1, routed)           0.000    82.262    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/CO[3]
                         net (fo=1, routed)           0.000    82.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    82.615 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605/O[2]
                         net (fo=3, routed)           1.256    83.871    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605_n_5
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.302    84.173 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1608/O
                         net (fo=2, routed)           1.130    85.303    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1608_n_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I4_O)        0.154    85.457 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1211/O
                         net (fo=2, routed)           1.149    86.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1211_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.327    86.932 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1215/O
                         net (fo=1, routed)           0.000    86.932    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1215_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.465 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/CO[3]
                         net (fo=1, routed)           0.000    87.465    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    87.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335/O[3]
                         net (fo=5, routed)           1.470    89.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335_n_4
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.307    89.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_821/O
                         net (fo=1, routed)           0.000    89.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_821_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    89.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.176    91.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X40Y48         LUT5 (Prop_lut5_I0_O)        0.306    91.738 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_357/O
                         net (fo=1, routed)           0.000    91.738    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_357_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    92.136 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    92.136    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.407 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.961    93.368    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.373    93.741 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.119    95.860    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    95.984 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.775    96.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124    96.883 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.690    97.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    98.168 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    98.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.402 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    98.402    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.519 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.001    98.519    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.636 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.636    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.870 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.458   100.328    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.149   100.477 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.770   103.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.332   103.579 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_956/O
                         net (fo=25, routed)          1.596   105.176    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_956_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I0_O)        0.150   105.326 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_924/O
                         net (fo=4, routed)           0.833   106.159    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_924_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I0_O)        0.332   106.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2039/O
                         net (fo=1, routed)           0.000   106.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2039_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.023 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   107.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.137 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   107.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   107.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.365 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.001   107.366    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.945   108.550    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X31Y51         LUT3 (Prop_lut3_I0_O)        0.332   108.882 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           1.262   110.144    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.327   110.471 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   110.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   110.847 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.001   110.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   111.067 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[0]
                         net (fo=3, routed)           0.565   111.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_7
    SLICE_X31Y52         LUT3 (Prop_lut3_I0_O)        0.295   111.926 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248/O
                         net (fo=2, routed)           0.967   112.893    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.124   113.017 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223/O
                         net (fo=2, routed)           0.789   113.806    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124   113.930 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226/O
                         net (fo=1, routed)           0.000   113.930    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   114.354 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.028   115.382    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.303   115.685 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   115.685    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   115.912 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.812   116.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X30Y40         LUT2 (Prop_lut2_I1_O)        0.303   117.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   117.027    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   117.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   117.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   117.622 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.998   118.620    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.323   118.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.413   120.356    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.360   120.716 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.433   121.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X45Y27         LUT4 (Prop_lut4_I0_O)        0.355   121.505 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           0.801   122.305    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.327   122.632 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.585   123.217    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X47Y25         LUT5 (Prop_lut5_I1_O)        0.124   123.341 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4/O
                         net (fo=1, routed)           0.000   123.341    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4_n_0
    SLICE_X47Y25         MUXF7 (Prop_muxf7_I1_O)      0.217   123.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000   123.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3_n_0
    SLICE_X47Y25         MUXF8 (Prop_muxf8_I1_O)      0.094   123.652 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.747   126.399    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.712   130.111 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000   130.111    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.981ns  (logic 40.207ns (32.430%)  route 83.774ns (67.570%))
  Logic Levels:           139  (CARRY4=79 LUT1=5 LUT2=8 LUT3=19 LUT4=9 LUT5=9 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.561     6.098    memoryMapping_inst/CLK
    SLICE_X42Y14         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.518     6.616 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/Q
                         net (fo=44, routed)          2.602     9.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[16]
    SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.124     9.342 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160/O
                         net (fo=1, routed)           0.000     9.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.889 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/O[2]
                         net (fo=40, routed)          2.497    12.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[19][0]
    SLICE_X52Y25         LUT1 (Prop_lut1_I0_O)        0.302    12.688 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_530/O
                         net (fo=1, routed)           0.000    12.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_530_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_400/CO[3]
                         net (fo=1, routed)           0.000    13.068    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_400_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.287 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_779/O[0]
                         net (fo=1, routed)           0.986    14.274    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[0]5[20]
    SLICE_X51Y24         LUT3 (Prop_lut3_I1_O)        0.295    14.569 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_395/O
                         net (fo=38, routed)          3.113    17.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_3
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.124    17.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1167/O
                         net (fo=4, routed)           1.440    19.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1167_n_0
    SLICE_X59Y16         LUT4 (Prop_lut4_I0_O)        0.124    19.369 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1171/O
                         net (fo=1, routed)           0.000    19.369    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1171_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.949 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/O[2]
                         net (fo=3, routed)           0.942    20.892    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_5
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.331    21.223 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385/O
                         net (fo=2, routed)           0.679    21.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I3_O)        0.331    22.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388/O
                         net (fo=1, routed)           0.000    22.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    22.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.924 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/O[3]
                         net (fo=3, routed)           1.294    24.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.307    24.525 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_331/O
                         net (fo=2, routed)           0.602    25.127    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_331_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I3_O)        0.117    25.244 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_175/O
                         net (fo=2, routed)           0.963    26.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_175_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.332    26.539 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_179/O
                         net (fo=1, routed)           0.000    26.539    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_179_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    26.919 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89/CO[3]
                         net (fo=1, routed)           0.000    26.919    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.036 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.036    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.351 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/O[3]
                         net (fo=6, routed)           1.592    28.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_4
    SLICE_X61Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    29.511 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464/CO[3]
                         net (fo=1, routed)           0.000    29.511    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           0.986    30.809    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.306    31.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.398    31.513    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.039 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.009    32.048    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.162 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    32.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.276 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.276    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.547 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.661    33.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.373    33.582 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.493    36.074    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I1_O)        0.124    36.198 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.672    36.870    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X57Y22         LUT1 (Prop_lut1_I0_O)        0.124    36.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.740    37.735    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    38.315 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.315    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.429 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    38.429    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.543 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.009    38.552    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.666 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/CO[3]
                         net (fo=1, routed)           0.000    38.666    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    38.780    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78/CO[3]
                         net (fo=1, routed)           0.000    38.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50/CO[3]
                         net (fo=6, routed)           1.680    40.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50_n_0
    SLICE_X61Y38         LUT2 (Prop_lut2_I1_O)        0.150    40.838 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111/O
                         net (fo=110, routed)         3.522    44.360    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.326    44.686 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_62/O
                         net (fo=58, routed)          2.617    47.302    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_0
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.153    47.455 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168/O
                         net (fo=8, routed)           1.017    48.472    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I3_O)        0.331    48.803 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916/O
                         net (fo=1, routed)           0.000    48.803    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802/CO[3]
                         net (fo=1, routed)           0.000    49.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    49.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.432 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    49.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    49.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    49.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.774 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    49.774    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.013 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[2]
                         net (fo=2, routed)           1.546    51.559    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_5
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.302    51.861 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_437/O
                         net (fo=2, routed)           1.056    52.917    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_437_n_0
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.124    53.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_441/O
                         net (fo=1, routed)           0.000    53.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_441_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    53.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    53.656 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[2]
                         net (fo=3, routed)           1.331    54.988    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_5
    SLICE_X56Y31         LUT3 (Prop_lut3_I2_O)        0.301    55.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459/O
                         net (fo=2, routed)           1.041    56.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459_n_0
    SLICE_X56Y31         LUT5 (Prop_lut5_I4_O)        0.153    56.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088/O
                         net (fo=2, routed)           0.977    57.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.331    57.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092/O
                         net (fo=1, routed)           0.000    57.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.340 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/CO[3]
                         net (fo=1, routed)           0.000    58.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.562 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1708/O[0]
                         net (fo=5, routed)           1.053    59.615    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1708_n_7
    SLICE_X52Y32         LUT2 (Prop_lut2_I0_O)        0.299    59.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1779/O
                         net (fo=1, routed)           0.000    59.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1779_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.427 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    60.427    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    60.646 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[0]
                         net (fo=3, routed)           0.900    61.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_7
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.295    61.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1467/O
                         net (fo=1, routed)           0.599    62.440    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1467_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    62.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.061 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    63.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    63.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    63.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.560 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.405    63.965    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X51Y36         LUT4 (Prop_lut4_I2_O)        0.373    64.338 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.841    66.178    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X46Y28         LUT3 (Prop_lut3_I1_O)        0.124    66.302 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          0.981    67.284    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X42Y32         LUT1 (Prop_lut1_I0_O)        0.124    67.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.825    68.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    68.813 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.927 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    68.927    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    69.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    69.354 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/O[3]
                         net (fo=2, routed)           1.236    70.589    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]4[16]
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.306    70.895 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O
                         net (fo=1, routed)           0.000    70.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    71.271 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1232/CO[3]
                         net (fo=1, routed)           0.000    71.271    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1232_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.388 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_803/CO[3]
                         net (fo=1, routed)           0.000    71.388    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_803_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_346/CO[3]
                         net (fo=1, routed)           0.000    71.505    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_346_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    71.828 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_192/O[1]
                         net (fo=2, routed)           0.659    72.488    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]5[26]
    SLICE_X47Y36         LUT5 (Prop_lut5_I4_O)        0.306    72.794 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_818/O
                         net (fo=37, routed)          3.285    76.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_192_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.150    76.229 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309/O
                         net (fo=6, routed)           1.616    77.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.332    78.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313/O
                         net (fo=1, routed)           0.000    78.177    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    78.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    78.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    78.806    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.077 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.404    80.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.369    80.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1984/O
                         net (fo=2, routed)           0.812    81.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1984_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    82.262 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/CO[3]
                         net (fo=1, routed)           0.000    82.262    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/CO[3]
                         net (fo=1, routed)           0.000    82.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    82.615 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605/O[2]
                         net (fo=3, routed)           1.256    83.871    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605_n_5
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.302    84.173 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1608/O
                         net (fo=2, routed)           1.130    85.303    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1608_n_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I4_O)        0.154    85.457 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1211/O
                         net (fo=2, routed)           1.149    86.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1211_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.327    86.932 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1215/O
                         net (fo=1, routed)           0.000    86.932    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1215_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.465 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/CO[3]
                         net (fo=1, routed)           0.000    87.465    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    87.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335/O[3]
                         net (fo=5, routed)           1.470    89.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335_n_4
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.307    89.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_821/O
                         net (fo=1, routed)           0.000    89.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_821_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    89.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.176    91.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X40Y48         LUT5 (Prop_lut5_I0_O)        0.306    91.738 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_357/O
                         net (fo=1, routed)           0.000    91.738    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_357_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    92.136 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    92.136    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.407 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.961    93.368    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.373    93.741 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.119    95.860    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    95.984 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.775    96.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124    96.883 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.690    97.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    98.168 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    98.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.402 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    98.402    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.519 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.001    98.519    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.636 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.636    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.870 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.458   100.328    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.149   100.477 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.770   103.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.332   103.579 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_956/O
                         net (fo=25, routed)          1.596   105.176    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_956_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I0_O)        0.150   105.326 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_924/O
                         net (fo=4, routed)           0.833   106.159    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_924_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I0_O)        0.332   106.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2039/O
                         net (fo=1, routed)           0.000   106.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2039_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.023 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   107.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.137 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   107.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   107.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.365 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.001   107.366    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.945   108.550    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X31Y51         LUT3 (Prop_lut3_I0_O)        0.332   108.882 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           1.262   110.144    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.327   110.471 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   110.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   110.847 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.001   110.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   111.067 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[0]
                         net (fo=3, routed)           0.565   111.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_7
    SLICE_X31Y52         LUT3 (Prop_lut3_I0_O)        0.295   111.926 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248/O
                         net (fo=2, routed)           0.967   112.893    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.124   113.017 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223/O
                         net (fo=2, routed)           0.789   113.806    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124   113.930 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226/O
                         net (fo=1, routed)           0.000   113.930    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   114.354 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.028   115.382    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.303   115.685 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   115.685    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   115.912 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.812   116.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X30Y40         LUT2 (Prop_lut2_I1_O)        0.303   117.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   117.027    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   117.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   117.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   117.622 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.998   118.620    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.323   118.943 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.413   120.356    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.360   120.716 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.433   121.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X45Y27         LUT4 (Prop_lut4_I0_O)        0.355   121.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           0.801   122.305    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.327   122.632 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.776   123.408    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X46Y24         LUT5 (Prop_lut5_I1_O)        0.124   123.532 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1/O
                         net (fo=1, routed)           0.000   123.532    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1_n_0
    SLICE_X46Y24         MUXF7 (Prop_muxf7_I1_O)      0.214   123.746 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000   123.746    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3_n_0
    SLICE_X46Y24         MUXF8 (Prop_muxf8_I1_O)      0.088   123.834 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.521   126.355    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.724   130.079 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000   130.079    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.908ns  (logic 40.214ns (32.454%)  route 83.695ns (67.546%))
  Logic Levels:           139  (CARRY4=79 LUT1=5 LUT2=8 LUT3=19 LUT4=9 LUT5=9 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.561     6.098    memoryMapping_inst/CLK
    SLICE_X42Y14         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.518     6.616 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/Q
                         net (fo=44, routed)          2.602     9.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[16]
    SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.124     9.342 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160/O
                         net (fo=1, routed)           0.000     9.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.889 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/O[2]
                         net (fo=40, routed)          2.497    12.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[19][0]
    SLICE_X52Y25         LUT1 (Prop_lut1_I0_O)        0.302    12.688 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_530/O
                         net (fo=1, routed)           0.000    12.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_530_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_400/CO[3]
                         net (fo=1, routed)           0.000    13.068    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_400_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.287 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_779/O[0]
                         net (fo=1, routed)           0.986    14.274    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[0]5[20]
    SLICE_X51Y24         LUT3 (Prop_lut3_I1_O)        0.295    14.569 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_395/O
                         net (fo=38, routed)          3.113    17.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_3
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.124    17.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1167/O
                         net (fo=4, routed)           1.440    19.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1167_n_0
    SLICE_X59Y16         LUT4 (Prop_lut4_I0_O)        0.124    19.369 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1171/O
                         net (fo=1, routed)           0.000    19.369    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1171_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.949 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/O[2]
                         net (fo=3, routed)           0.942    20.892    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_5
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.331    21.223 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385/O
                         net (fo=2, routed)           0.679    21.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I3_O)        0.331    22.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388/O
                         net (fo=1, routed)           0.000    22.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    22.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.924 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/O[3]
                         net (fo=3, routed)           1.294    24.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.307    24.525 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_331/O
                         net (fo=2, routed)           0.602    25.127    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_331_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I3_O)        0.117    25.244 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_175/O
                         net (fo=2, routed)           0.963    26.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_175_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.332    26.539 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_179/O
                         net (fo=1, routed)           0.000    26.539    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_179_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    26.919 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89/CO[3]
                         net (fo=1, routed)           0.000    26.919    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.036 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.036    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.351 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/O[3]
                         net (fo=6, routed)           1.592    28.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_4
    SLICE_X61Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    29.511 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464/CO[3]
                         net (fo=1, routed)           0.000    29.511    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           0.986    30.809    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.306    31.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.398    31.513    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.039 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.009    32.048    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.162 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    32.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.276 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.276    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.547 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.661    33.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.373    33.582 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.493    36.074    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I1_O)        0.124    36.198 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.672    36.870    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X57Y22         LUT1 (Prop_lut1_I0_O)        0.124    36.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.740    37.735    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    38.315 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.315    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.429 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    38.429    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.543 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.009    38.552    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.666 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/CO[3]
                         net (fo=1, routed)           0.000    38.666    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    38.780    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78/CO[3]
                         net (fo=1, routed)           0.000    38.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50/CO[3]
                         net (fo=6, routed)           1.680    40.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50_n_0
    SLICE_X61Y38         LUT2 (Prop_lut2_I1_O)        0.150    40.838 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111/O
                         net (fo=110, routed)         3.522    44.360    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.326    44.686 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_62/O
                         net (fo=58, routed)          2.617    47.302    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_0
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.153    47.455 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168/O
                         net (fo=8, routed)           1.017    48.472    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I3_O)        0.331    48.803 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916/O
                         net (fo=1, routed)           0.000    48.803    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802/CO[3]
                         net (fo=1, routed)           0.000    49.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    49.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.432 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    49.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    49.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    49.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.774 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    49.774    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.013 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[2]
                         net (fo=2, routed)           1.546    51.559    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_5
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.302    51.861 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_437/O
                         net (fo=2, routed)           1.056    52.917    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_437_n_0
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.124    53.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_441/O
                         net (fo=1, routed)           0.000    53.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_441_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    53.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    53.656 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[2]
                         net (fo=3, routed)           1.331    54.988    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_5
    SLICE_X56Y31         LUT3 (Prop_lut3_I2_O)        0.301    55.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459/O
                         net (fo=2, routed)           1.041    56.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459_n_0
    SLICE_X56Y31         LUT5 (Prop_lut5_I4_O)        0.153    56.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088/O
                         net (fo=2, routed)           0.977    57.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.331    57.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092/O
                         net (fo=1, routed)           0.000    57.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.340 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/CO[3]
                         net (fo=1, routed)           0.000    58.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.562 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1708/O[0]
                         net (fo=5, routed)           1.053    59.615    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1708_n_7
    SLICE_X52Y32         LUT2 (Prop_lut2_I0_O)        0.299    59.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1779/O
                         net (fo=1, routed)           0.000    59.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1779_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.427 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    60.427    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    60.646 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[0]
                         net (fo=3, routed)           0.900    61.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_7
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.295    61.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1467/O
                         net (fo=1, routed)           0.599    62.440    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1467_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    62.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.061 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    63.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    63.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    63.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.560 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.405    63.965    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X51Y36         LUT4 (Prop_lut4_I2_O)        0.373    64.338 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.841    66.178    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X46Y28         LUT3 (Prop_lut3_I1_O)        0.124    66.302 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          0.981    67.284    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X42Y32         LUT1 (Prop_lut1_I0_O)        0.124    67.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.825    68.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    68.813 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.927 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    68.927    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    69.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    69.354 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/O[3]
                         net (fo=2, routed)           1.236    70.589    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]4[16]
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.306    70.895 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O
                         net (fo=1, routed)           0.000    70.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    71.271 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1232/CO[3]
                         net (fo=1, routed)           0.000    71.271    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1232_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.388 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_803/CO[3]
                         net (fo=1, routed)           0.000    71.388    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_803_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_346/CO[3]
                         net (fo=1, routed)           0.000    71.505    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_346_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    71.828 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_192/O[1]
                         net (fo=2, routed)           0.659    72.488    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]5[26]
    SLICE_X47Y36         LUT5 (Prop_lut5_I4_O)        0.306    72.794 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_818/O
                         net (fo=37, routed)          3.285    76.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_192_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.150    76.229 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309/O
                         net (fo=6, routed)           1.616    77.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.332    78.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313/O
                         net (fo=1, routed)           0.000    78.177    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    78.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    78.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    78.806    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.077 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.404    80.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.369    80.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1984/O
                         net (fo=2, routed)           0.812    81.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1984_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    82.262 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/CO[3]
                         net (fo=1, routed)           0.000    82.262    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/CO[3]
                         net (fo=1, routed)           0.000    82.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    82.615 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605/O[2]
                         net (fo=3, routed)           1.256    83.871    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605_n_5
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.302    84.173 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1608/O
                         net (fo=2, routed)           1.130    85.303    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1608_n_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I4_O)        0.154    85.457 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1211/O
                         net (fo=2, routed)           1.149    86.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1211_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.327    86.932 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1215/O
                         net (fo=1, routed)           0.000    86.932    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1215_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.465 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/CO[3]
                         net (fo=1, routed)           0.000    87.465    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    87.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335/O[3]
                         net (fo=5, routed)           1.470    89.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335_n_4
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.307    89.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_821/O
                         net (fo=1, routed)           0.000    89.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_821_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    89.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.176    91.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X40Y48         LUT5 (Prop_lut5_I0_O)        0.306    91.738 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_357/O
                         net (fo=1, routed)           0.000    91.738    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_357_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    92.136 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    92.136    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.407 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.961    93.368    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.373    93.741 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.119    95.860    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    95.984 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.775    96.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124    96.883 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.690    97.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    98.168 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    98.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.402 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    98.402    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.519 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.001    98.519    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.636 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.636    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.870 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.458   100.328    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.149   100.477 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.770   103.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.332   103.579 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_956/O
                         net (fo=25, routed)          1.596   105.176    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_956_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I0_O)        0.150   105.326 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_924/O
                         net (fo=4, routed)           0.833   106.159    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_924_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I0_O)        0.332   106.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2039/O
                         net (fo=1, routed)           0.000   106.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2039_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.023 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   107.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.137 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   107.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   107.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.365 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.001   107.366    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.945   108.550    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X31Y51         LUT3 (Prop_lut3_I0_O)        0.332   108.882 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           1.262   110.144    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.327   110.471 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   110.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   110.847 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.001   110.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   111.067 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[0]
                         net (fo=3, routed)           0.565   111.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_7
    SLICE_X31Y52         LUT3 (Prop_lut3_I0_O)        0.295   111.926 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248/O
                         net (fo=2, routed)           0.967   112.893    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.124   113.017 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223/O
                         net (fo=2, routed)           0.789   113.806    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124   113.930 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226/O
                         net (fo=1, routed)           0.000   113.930    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   114.354 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.028   115.382    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.303   115.685 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   115.685    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   115.912 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.812   116.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X30Y40         LUT2 (Prop_lut2_I1_O)        0.303   117.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   117.027    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   117.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   117.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   117.622 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.998   118.620    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.323   118.943 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.413   120.356    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.360   120.716 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.433   121.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X45Y27         LUT4 (Prop_lut4_I0_O)        0.355   121.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           0.801   122.305    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.327   122.632 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.608   123.240    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X46Y27         LUT5 (Prop_lut5_I1_O)        0.124   123.364 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3/O
                         net (fo=1, routed)           0.000   123.364    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3_n_0
    SLICE_X46Y27         MUXF7 (Prop_muxf7_I1_O)      0.214   123.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000   123.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3_n_0
    SLICE_X46Y27         MUXF8 (Prop_muxf8_I1_O)      0.088   123.666 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.610   126.276    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.731   130.007 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000   130.007    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.857ns  (logic 40.188ns (32.447%)  route 83.668ns (67.553%))
  Logic Levels:           139  (CARRY4=79 LUT1=5 LUT2=8 LUT3=19 LUT4=9 LUT5=9 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.561     6.098    memoryMapping_inst/CLK
    SLICE_X42Y14         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.518     6.616 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/Q
                         net (fo=44, routed)          2.602     9.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[16]
    SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.124     9.342 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160/O
                         net (fo=1, routed)           0.000     9.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.889 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/O[2]
                         net (fo=40, routed)          2.497    12.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[19][0]
    SLICE_X52Y25         LUT1 (Prop_lut1_I0_O)        0.302    12.688 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_530/O
                         net (fo=1, routed)           0.000    12.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_530_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_400/CO[3]
                         net (fo=1, routed)           0.000    13.068    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_400_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.287 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_779/O[0]
                         net (fo=1, routed)           0.986    14.274    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[0]5[20]
    SLICE_X51Y24         LUT3 (Prop_lut3_I1_O)        0.295    14.569 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_395/O
                         net (fo=38, routed)          3.113    17.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_3
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.124    17.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1167/O
                         net (fo=4, routed)           1.440    19.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1167_n_0
    SLICE_X59Y16         LUT4 (Prop_lut4_I0_O)        0.124    19.369 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1171/O
                         net (fo=1, routed)           0.000    19.369    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1171_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.949 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/O[2]
                         net (fo=3, routed)           0.942    20.892    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_5
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.331    21.223 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385/O
                         net (fo=2, routed)           0.679    21.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I3_O)        0.331    22.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388/O
                         net (fo=1, routed)           0.000    22.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    22.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.924 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/O[3]
                         net (fo=3, routed)           1.294    24.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.307    24.525 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_331/O
                         net (fo=2, routed)           0.602    25.127    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_331_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I3_O)        0.117    25.244 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_175/O
                         net (fo=2, routed)           0.963    26.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_175_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.332    26.539 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_179/O
                         net (fo=1, routed)           0.000    26.539    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_179_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    26.919 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89/CO[3]
                         net (fo=1, routed)           0.000    26.919    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.036 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.036    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.351 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/O[3]
                         net (fo=6, routed)           1.592    28.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_4
    SLICE_X61Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    29.511 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464/CO[3]
                         net (fo=1, routed)           0.000    29.511    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           0.986    30.809    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.306    31.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.398    31.513    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.039 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.009    32.048    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.162 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    32.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.276 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.276    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.547 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.661    33.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.373    33.582 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.493    36.074    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I1_O)        0.124    36.198 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.672    36.870    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X57Y22         LUT1 (Prop_lut1_I0_O)        0.124    36.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.740    37.735    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    38.315 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.315    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.429 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    38.429    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.543 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.009    38.552    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.666 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/CO[3]
                         net (fo=1, routed)           0.000    38.666    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    38.780    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78/CO[3]
                         net (fo=1, routed)           0.000    38.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50/CO[3]
                         net (fo=6, routed)           1.680    40.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50_n_0
    SLICE_X61Y38         LUT2 (Prop_lut2_I1_O)        0.150    40.838 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111/O
                         net (fo=110, routed)         3.522    44.360    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.326    44.686 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_62/O
                         net (fo=58, routed)          2.617    47.302    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_0
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.153    47.455 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168/O
                         net (fo=8, routed)           1.017    48.472    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I3_O)        0.331    48.803 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916/O
                         net (fo=1, routed)           0.000    48.803    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802/CO[3]
                         net (fo=1, routed)           0.000    49.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    49.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.432 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    49.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    49.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    49.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.774 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    49.774    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.013 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[2]
                         net (fo=2, routed)           1.546    51.559    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_5
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.302    51.861 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_437/O
                         net (fo=2, routed)           1.056    52.917    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_437_n_0
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.124    53.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_441/O
                         net (fo=1, routed)           0.000    53.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_441_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    53.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    53.656 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[2]
                         net (fo=3, routed)           1.331    54.988    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_5
    SLICE_X56Y31         LUT3 (Prop_lut3_I2_O)        0.301    55.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459/O
                         net (fo=2, routed)           1.041    56.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459_n_0
    SLICE_X56Y31         LUT5 (Prop_lut5_I4_O)        0.153    56.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088/O
                         net (fo=2, routed)           0.977    57.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.331    57.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092/O
                         net (fo=1, routed)           0.000    57.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.340 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/CO[3]
                         net (fo=1, routed)           0.000    58.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.562 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1708/O[0]
                         net (fo=5, routed)           1.053    59.615    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1708_n_7
    SLICE_X52Y32         LUT2 (Prop_lut2_I0_O)        0.299    59.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1779/O
                         net (fo=1, routed)           0.000    59.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1779_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.427 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    60.427    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    60.646 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[0]
                         net (fo=3, routed)           0.900    61.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_7
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.295    61.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1467/O
                         net (fo=1, routed)           0.599    62.440    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1467_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    62.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.061 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    63.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    63.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    63.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.560 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.405    63.965    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X51Y36         LUT4 (Prop_lut4_I2_O)        0.373    64.338 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.841    66.178    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X46Y28         LUT3 (Prop_lut3_I1_O)        0.124    66.302 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          0.981    67.284    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X42Y32         LUT1 (Prop_lut1_I0_O)        0.124    67.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.825    68.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    68.813 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.927 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    68.927    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    69.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    69.354 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/O[3]
                         net (fo=2, routed)           1.236    70.589    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]4[16]
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.306    70.895 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O
                         net (fo=1, routed)           0.000    70.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    71.271 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1232/CO[3]
                         net (fo=1, routed)           0.000    71.271    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1232_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.388 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_803/CO[3]
                         net (fo=1, routed)           0.000    71.388    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_803_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_346/CO[3]
                         net (fo=1, routed)           0.000    71.505    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_346_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    71.828 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_192/O[1]
                         net (fo=2, routed)           0.659    72.488    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]5[26]
    SLICE_X47Y36         LUT5 (Prop_lut5_I4_O)        0.306    72.794 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_818/O
                         net (fo=37, routed)          3.285    76.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_192_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.150    76.229 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309/O
                         net (fo=6, routed)           1.616    77.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.332    78.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313/O
                         net (fo=1, routed)           0.000    78.177    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    78.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    78.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    78.806    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.077 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.404    80.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.369    80.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1984/O
                         net (fo=2, routed)           0.812    81.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1984_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    82.262 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/CO[3]
                         net (fo=1, routed)           0.000    82.262    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/CO[3]
                         net (fo=1, routed)           0.000    82.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    82.615 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605/O[2]
                         net (fo=3, routed)           1.256    83.871    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605_n_5
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.302    84.173 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1608/O
                         net (fo=2, routed)           1.130    85.303    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1608_n_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I4_O)        0.154    85.457 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1211/O
                         net (fo=2, routed)           1.149    86.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1211_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.327    86.932 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1215/O
                         net (fo=1, routed)           0.000    86.932    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1215_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.465 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/CO[3]
                         net (fo=1, routed)           0.000    87.465    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    87.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335/O[3]
                         net (fo=5, routed)           1.470    89.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335_n_4
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.307    89.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_821/O
                         net (fo=1, routed)           0.000    89.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_821_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    89.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.176    91.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X40Y48         LUT5 (Prop_lut5_I0_O)        0.306    91.738 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_357/O
                         net (fo=1, routed)           0.000    91.738    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_357_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    92.136 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    92.136    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.407 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.961    93.368    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.373    93.741 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.119    95.860    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    95.984 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.775    96.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124    96.883 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.690    97.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    98.168 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    98.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.402 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    98.402    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.519 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.001    98.519    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.636 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.636    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.870 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.458   100.328    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.149   100.477 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.770   103.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.332   103.579 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_956/O
                         net (fo=25, routed)          1.596   105.176    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_956_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I0_O)        0.150   105.326 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_924/O
                         net (fo=4, routed)           0.833   106.159    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_924_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I0_O)        0.332   106.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2039/O
                         net (fo=1, routed)           0.000   106.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2039_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.023 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   107.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.137 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   107.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   107.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.365 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.001   107.366    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.945   108.550    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X31Y51         LUT3 (Prop_lut3_I0_O)        0.332   108.882 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           1.262   110.144    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.327   110.471 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   110.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   110.847 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.001   110.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   111.067 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[0]
                         net (fo=3, routed)           0.565   111.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_7
    SLICE_X31Y52         LUT3 (Prop_lut3_I0_O)        0.295   111.926 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248/O
                         net (fo=2, routed)           0.967   112.893    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.124   113.017 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223/O
                         net (fo=2, routed)           0.789   113.806    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124   113.930 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226/O
                         net (fo=1, routed)           0.000   113.930    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   114.354 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.028   115.382    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.303   115.685 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   115.685    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   115.912 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.812   116.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X30Y40         LUT2 (Prop_lut2_I1_O)        0.303   117.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   117.027    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   117.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   117.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   117.622 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.998   118.620    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.323   118.943 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.413   120.356    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.360   120.716 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.433   121.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X45Y27         LUT4 (Prop_lut4_I0_O)        0.355   121.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           0.801   122.305    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.327   122.632 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.426   123.058    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X47Y26         LUT5 (Prop_lut5_I1_O)        0.124   123.182 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5/O
                         net (fo=1, routed)           0.000   123.182    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5_n_0
    SLICE_X47Y26         MUXF7 (Prop_muxf7_I1_O)      0.217   123.399 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000   123.399    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3_n_0
    SLICE_X47Y26         MUXF8 (Prop_muxf8_I1_O)      0.094   123.493 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.766   126.259    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.696   129.955 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000   129.955    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.827ns  (logic 39.515ns (31.912%)  route 84.311ns (68.088%))
  Logic Levels:           139  (CARRY4=79 LUT1=5 LUT2=8 LUT3=19 LUT4=8 LUT5=10 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.561     6.098    memoryMapping_inst/CLK
    SLICE_X42Y14         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.518     6.616 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/Q
                         net (fo=44, routed)          2.602     9.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[16]
    SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.124     9.342 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160/O
                         net (fo=1, routed)           0.000     9.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.889 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/O[2]
                         net (fo=40, routed)          2.497    12.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[19][0]
    SLICE_X52Y25         LUT1 (Prop_lut1_I0_O)        0.302    12.688 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_530/O
                         net (fo=1, routed)           0.000    12.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_530_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_400/CO[3]
                         net (fo=1, routed)           0.000    13.068    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_400_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.287 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_779/O[0]
                         net (fo=1, routed)           0.986    14.274    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[0]5[20]
    SLICE_X51Y24         LUT3 (Prop_lut3_I1_O)        0.295    14.569 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_395/O
                         net (fo=38, routed)          3.113    17.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_3
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.124    17.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1167/O
                         net (fo=4, routed)           1.440    19.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1167_n_0
    SLICE_X59Y16         LUT4 (Prop_lut4_I0_O)        0.124    19.369 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1171/O
                         net (fo=1, routed)           0.000    19.369    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1171_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.949 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/O[2]
                         net (fo=3, routed)           0.942    20.892    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_5
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.331    21.223 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385/O
                         net (fo=2, routed)           0.679    21.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I3_O)        0.331    22.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388/O
                         net (fo=1, routed)           0.000    22.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    22.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.924 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/O[3]
                         net (fo=3, routed)           1.294    24.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.307    24.525 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_331/O
                         net (fo=2, routed)           0.602    25.127    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_331_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I3_O)        0.117    25.244 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_175/O
                         net (fo=2, routed)           0.963    26.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_175_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.332    26.539 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_179/O
                         net (fo=1, routed)           0.000    26.539    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_179_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    26.919 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89/CO[3]
                         net (fo=1, routed)           0.000    26.919    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.036 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.036    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.351 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/O[3]
                         net (fo=6, routed)           1.592    28.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_4
    SLICE_X61Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    29.511 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464/CO[3]
                         net (fo=1, routed)           0.000    29.511    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           0.986    30.809    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.306    31.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.398    31.513    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.039 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.009    32.048    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.162 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    32.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.276 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.276    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.547 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.661    33.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.373    33.582 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.493    36.074    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I1_O)        0.124    36.198 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.672    36.870    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X57Y22         LUT1 (Prop_lut1_I0_O)        0.124    36.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.740    37.735    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    38.315 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.315    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.429 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    38.429    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.543 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.009    38.552    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.666 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/CO[3]
                         net (fo=1, routed)           0.000    38.666    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    38.780    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78/CO[3]
                         net (fo=1, routed)           0.000    38.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50/CO[3]
                         net (fo=6, routed)           1.680    40.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50_n_0
    SLICE_X61Y38         LUT2 (Prop_lut2_I1_O)        0.150    40.838 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111/O
                         net (fo=110, routed)         3.522    44.360    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.326    44.686 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_62/O
                         net (fo=58, routed)          2.617    47.302    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_0
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.153    47.455 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168/O
                         net (fo=8, routed)           1.017    48.472    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I3_O)        0.331    48.803 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916/O
                         net (fo=1, routed)           0.000    48.803    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802/CO[3]
                         net (fo=1, routed)           0.000    49.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    49.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.432 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    49.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    49.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    49.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.774 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    49.774    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.013 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[2]
                         net (fo=2, routed)           1.546    51.559    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_5
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.302    51.861 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_437/O
                         net (fo=2, routed)           1.056    52.917    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_437_n_0
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.124    53.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_441/O
                         net (fo=1, routed)           0.000    53.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_441_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    53.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    53.656 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[2]
                         net (fo=3, routed)           1.331    54.988    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_5
    SLICE_X56Y31         LUT3 (Prop_lut3_I2_O)        0.301    55.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459/O
                         net (fo=2, routed)           1.041    56.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459_n_0
    SLICE_X56Y31         LUT5 (Prop_lut5_I4_O)        0.153    56.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088/O
                         net (fo=2, routed)           0.977    57.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.331    57.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092/O
                         net (fo=1, routed)           0.000    57.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.340 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/CO[3]
                         net (fo=1, routed)           0.000    58.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.562 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1708/O[0]
                         net (fo=5, routed)           1.053    59.615    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1708_n_7
    SLICE_X52Y32         LUT2 (Prop_lut2_I0_O)        0.299    59.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1779/O
                         net (fo=1, routed)           0.000    59.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1779_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.427 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    60.427    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    60.646 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[0]
                         net (fo=3, routed)           0.900    61.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_7
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.295    61.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1467/O
                         net (fo=1, routed)           0.599    62.440    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1467_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    62.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.061 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    63.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    63.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    63.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.560 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.405    63.965    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X51Y36         LUT4 (Prop_lut4_I2_O)        0.373    64.338 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.841    66.178    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X46Y28         LUT3 (Prop_lut3_I1_O)        0.124    66.302 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          0.981    67.284    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X42Y32         LUT1 (Prop_lut1_I0_O)        0.124    67.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.825    68.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    68.813 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.927 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    68.927    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    69.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    69.354 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/O[3]
                         net (fo=2, routed)           1.236    70.589    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]4[16]
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.306    70.895 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O
                         net (fo=1, routed)           0.000    70.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    71.271 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1232/CO[3]
                         net (fo=1, routed)           0.000    71.271    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1232_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.388 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_803/CO[3]
                         net (fo=1, routed)           0.000    71.388    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_803_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_346/CO[3]
                         net (fo=1, routed)           0.000    71.505    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_346_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    71.828 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_192/O[1]
                         net (fo=2, routed)           0.659    72.488    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]5[26]
    SLICE_X47Y36         LUT5 (Prop_lut5_I4_O)        0.306    72.794 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_818/O
                         net (fo=37, routed)          3.285    76.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_192_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.150    76.229 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309/O
                         net (fo=6, routed)           1.616    77.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.332    78.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313/O
                         net (fo=1, routed)           0.000    78.177    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    78.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    78.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    78.806    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.077 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.404    80.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.369    80.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1984/O
                         net (fo=2, routed)           0.812    81.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1984_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    82.262 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/CO[3]
                         net (fo=1, routed)           0.000    82.262    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/CO[3]
                         net (fo=1, routed)           0.000    82.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    82.615 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605/O[2]
                         net (fo=3, routed)           1.256    83.871    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605_n_5
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.302    84.173 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1608/O
                         net (fo=2, routed)           1.130    85.303    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1608_n_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I4_O)        0.154    85.457 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1211/O
                         net (fo=2, routed)           1.149    86.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1211_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.327    86.932 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1215/O
                         net (fo=1, routed)           0.000    86.932    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1215_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.465 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/CO[3]
                         net (fo=1, routed)           0.000    87.465    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    87.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335/O[3]
                         net (fo=5, routed)           1.470    89.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335_n_4
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.307    89.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_821/O
                         net (fo=1, routed)           0.000    89.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_821_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    89.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.176    91.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X40Y48         LUT5 (Prop_lut5_I0_O)        0.306    91.738 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_357/O
                         net (fo=1, routed)           0.000    91.738    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_357_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    92.136 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    92.136    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.407 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.961    93.368    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.373    93.741 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.119    95.860    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    95.984 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.775    96.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124    96.883 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.690    97.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    98.168 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    98.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.402 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    98.402    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.519 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.001    98.519    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.636 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.636    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.870 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.458   100.328    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.149   100.477 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.770   103.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.332   103.579 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_956/O
                         net (fo=25, routed)          1.596   105.176    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_956_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I0_O)        0.150   105.326 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_924/O
                         net (fo=4, routed)           0.833   106.159    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_924_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I0_O)        0.332   106.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2039/O
                         net (fo=1, routed)           0.000   106.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2039_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.023 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   107.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.137 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   107.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   107.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.365 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.001   107.366    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.945   108.550    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X31Y51         LUT3 (Prop_lut3_I0_O)        0.332   108.882 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           1.262   110.144    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.327   110.471 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   110.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   110.847 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.001   110.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   111.067 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[0]
                         net (fo=3, routed)           0.565   111.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_7
    SLICE_X31Y52         LUT3 (Prop_lut3_I0_O)        0.295   111.926 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248/O
                         net (fo=2, routed)           0.967   112.893    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.124   113.017 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223/O
                         net (fo=2, routed)           0.789   113.806    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124   113.930 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226/O
                         net (fo=1, routed)           0.000   113.930    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   114.354 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.028   115.382    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.303   115.685 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   115.685    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   115.912 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.812   116.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X30Y40         LUT2 (Prop_lut2_I1_O)        0.303   117.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   117.027    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   117.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   117.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   117.622 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.998   118.620    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X31Y39         LUT4 (Prop_lut4_I0_O)        0.295   118.915 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_35/O
                         net (fo=4, routed)           1.769   120.684    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_35_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I4_O)        0.124   120.808 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30/O
                         net (fo=1, routed)           0.636   121.444    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_30_n_0
    SLICE_X45Y28         LUT5 (Prop_lut5_I0_O)        0.124   121.568 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_12/O
                         net (fo=1, routed)           0.641   122.210    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_12_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.124   122.334 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_3/O
                         net (fo=7, routed)           0.846   123.180    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[2]
    SLICE_X46Y26         LUT5 (Prop_lut5_I2_O)        0.124   123.304 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2/O
                         net (fo=1, routed)           0.000   123.304    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2_n_0
    SLICE_X46Y26         MUXF7 (Prop_muxf7_I1_O)      0.214   123.518 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000   123.518    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_3_n_0
    SLICE_X46Y26         MUXF8 (Prop_muxf8_I1_O)      0.088   123.606 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.589   126.195    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.730   129.925 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000   129.925    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.813ns  (logic 40.189ns (32.459%)  route 83.624ns (67.541%))
  Logic Levels:           139  (CARRY4=79 LUT1=5 LUT2=8 LUT3=19 LUT4=9 LUT5=9 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.561     6.098    memoryMapping_inst/CLK
    SLICE_X42Y14         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDCE (Prop_fdce_C_Q)         0.518     6.616 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[16]/Q
                         net (fo=44, routed)          2.602     9.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[16]
    SLICE_X48Y22         LUT1 (Prop_lut1_I0_O)        0.124     9.342 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160/O
                         net (fo=1, routed)           0.000     9.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_160_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.889 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_95/O[2]
                         net (fo=40, routed)          2.497    12.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[19][0]
    SLICE_X52Y25         LUT1 (Prop_lut1_I0_O)        0.302    12.688 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_530/O
                         net (fo=1, routed)           0.000    12.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_530_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.068 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_400/CO[3]
                         net (fo=1, routed)           0.000    13.068    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_400_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.287 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_779/O[0]
                         net (fo=1, routed)           0.986    14.274    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[0]5[20]
    SLICE_X51Y24         LUT3 (Prop_lut3_I1_O)        0.295    14.569 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_395/O
                         net (fo=38, routed)          3.113    17.682    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_55_3
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.124    17.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1167/O
                         net (fo=4, routed)           1.440    19.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1167_n_0
    SLICE_X59Y16         LUT4 (Prop_lut4_I0_O)        0.124    19.369 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1171/O
                         net (fo=1, routed)           0.000    19.369    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1171_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.949 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825/O[2]
                         net (fo=3, routed)           0.942    20.892    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_825_n_5
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.331    21.223 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385/O
                         net (fo=2, routed)           0.679    21.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_385_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I3_O)        0.331    22.233 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388/O
                         net (fo=1, routed)           0.000    22.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_388_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    22.609    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_199_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.924 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208/O[3]
                         net (fo=3, routed)           1.294    24.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_208_n_4
    SLICE_X65Y19         LUT3 (Prop_lut3_I2_O)        0.307    24.525 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_331/O
                         net (fo=2, routed)           0.602    25.127    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_331_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I3_O)        0.117    25.244 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_175/O
                         net (fo=2, routed)           0.963    26.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_175_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.332    26.539 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_179/O
                         net (fo=1, routed)           0.000    26.539    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_179_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    26.919 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89/CO[3]
                         net (fo=1, routed)           0.000    26.919    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_89_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.036 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.036    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_735_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.351 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180/O[3]
                         net (fo=6, routed)           1.592    28.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1180_n_4
    SLICE_X61Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    29.511 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464/CO[3]
                         net (fo=1, routed)           0.000    29.511    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1464_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134/O[3]
                         net (fo=3, routed)           0.986    30.809    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1134_n_4
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.306    31.115 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125/O
                         net (fo=1, routed)           0.398    31.513    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1125_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.039 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768/CO[3]
                         net (fo=1, routed)           0.009    32.048    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_768_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.162 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337/CO[3]
                         net (fo=1, routed)           0.000    32.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_337_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.276 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183/CO[3]
                         net (fo=1, routed)           0.000    32.276    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_183_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.547 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96/CO[0]
                         net (fo=1, routed)           0.661    33.209    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_96_n_3
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.373    33.582 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59/O
                         net (fo=65, routed)          2.493    36.074    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_59_n_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I1_O)        0.124    36.198 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_65/O
                         net (fo=59, routed)          0.672    36.870    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[1]41_in[0]
    SLICE_X57Y22         LUT1 (Prop_lut1_I0_O)        0.124    36.994 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90/O
                         net (fo=2, routed)           0.740    37.735    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_90_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    38.315 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88/CO[3]
                         net (fo=1, routed)           0.000    38.315    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_88_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.429 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024/CO[3]
                         net (fo=1, routed)           0.000    38.429    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1024_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.543 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690/CO[3]
                         net (fo=1, routed)           0.009    38.552    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_690_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.666 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303/CO[3]
                         net (fo=1, routed)           0.000    38.666    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_303_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154/CO[3]
                         net (fo=1, routed)           0.000    38.780    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_154_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.894 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78/CO[3]
                         net (fo=1, routed)           0.000    38.894    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_78_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.008 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50/CO[3]
                         net (fo=6, routed)           1.680    40.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_50_n_0
    SLICE_X61Y38         LUT2 (Prop_lut2_I1_O)        0.150    40.838 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111/O
                         net (fo=110, routed)         3.522    44.360    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_111_n_0
    SLICE_X60Y26         LUT3 (Prop_lut3_I1_O)        0.326    44.686 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_62/O
                         net (fo=58, routed)          2.617    47.302    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_55_0
    SLICE_X54Y26         LUT3 (Prop_lut3_I2_O)        0.153    47.455 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168/O
                         net (fo=8, routed)           1.017    48.472    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1168_n_0
    SLICE_X53Y26         LUT6 (Prop_lut6_I3_O)        0.331    48.803 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916/O
                         net (fo=1, routed)           0.000    48.803    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1916_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.204 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802/CO[3]
                         net (fo=1, routed)           0.000    49.204    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1802_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.318 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531/CO[3]
                         net (fo=1, routed)           0.000    49.318    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1531_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.432 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160/CO[3]
                         net (fo=1, routed)           0.000    49.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1160_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786/CO[3]
                         net (fo=1, routed)           0.000    49.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_786_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.660 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375/CO[3]
                         net (fo=1, routed)           0.000    49.660    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_375_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.774 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829/CO[3]
                         net (fo=1, routed)           0.000    49.774    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_829_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.013 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839/O[2]
                         net (fo=2, routed)           1.546    51.559    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_839_n_5
    SLICE_X58Y34         LUT3 (Prop_lut3_I2_O)        0.302    51.861 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_437/O
                         net (fo=2, routed)           1.056    52.917    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_437_n_0
    SLICE_X56Y34         LUT4 (Prop_lut4_I3_O)        0.124    53.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_441/O
                         net (fo=1, routed)           0.000    53.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_441_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.417 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216/CO[3]
                         net (fo=1, routed)           0.000    53.417    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_216_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    53.656 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336/O[2]
                         net (fo=3, routed)           1.331    54.988    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_336_n_5
    SLICE_X56Y31         LUT3 (Prop_lut3_I2_O)        0.301    55.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459/O
                         net (fo=2, routed)           1.041    56.329    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1459_n_0
    SLICE_X56Y31         LUT5 (Prop_lut5_I4_O)        0.153    56.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088/O
                         net (fo=2, routed)           0.977    57.459    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1088_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.331    57.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092/O
                         net (fo=1, routed)           0.000    57.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1092_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.340 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735/CO[3]
                         net (fo=1, routed)           0.000    58.340    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_735_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    58.562 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1708/O[0]
                         net (fo=5, routed)           1.053    59.615    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1708_n_7
    SLICE_X52Y32         LUT2 (Prop_lut2_I0_O)        0.299    59.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1779/O
                         net (fo=1, routed)           0.000    59.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1779_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.427 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473/CO[3]
                         net (fo=1, routed)           0.000    60.427    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1473_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    60.646 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112/O[0]
                         net (fo=3, routed)           0.900    61.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1112_n_7
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.295    61.841 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1467/O
                         net (fo=1, routed)           0.599    62.440    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1467_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    62.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102/CO[3]
                         net (fo=1, routed)           0.000    62.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1102_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.061 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743/CO[3]
                         net (fo=1, routed)           0.000    63.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_743_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.175 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345/CO[3]
                         net (fo=1, routed)           0.000    63.175    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_345_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.289 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191/CO[3]
                         net (fo=1, routed)           0.000    63.289    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_191_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    63.560 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101/CO[0]
                         net (fo=1, routed)           0.405    63.965    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_101_n_3
    SLICE_X51Y36         LUT4 (Prop_lut4_I2_O)        0.373    64.338 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61/O
                         net (fo=41, routed)          1.841    66.178    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_61_n_0
    SLICE_X46Y28         LUT3 (Prop_lut3_I1_O)        0.124    66.302 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_65/O
                         net (fo=58, routed)          0.981    67.284    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_62_0[0]
    SLICE_X42Y32         LUT1 (Prop_lut1_I0_O)        0.124    67.408 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88/O
                         net (fo=2, routed)           0.825    68.233    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_88_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    68.813 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    68.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_56_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.927 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075/CO[3]
                         net (fo=1, routed)           0.000    68.927    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1075_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693/CO[3]
                         net (fo=1, routed)           0.000    69.041    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_693_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    69.354 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_321/O[3]
                         net (fo=2, routed)           1.236    70.589    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]4[16]
    SLICE_X46Y32         LUT3 (Prop_lut3_I0_O)        0.306    70.895 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641/O
                         net (fo=1, routed)           0.000    70.895    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1641_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    71.271 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1232/CO[3]
                         net (fo=1, routed)           0.000    71.271    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1232_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.388 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_803/CO[3]
                         net (fo=1, routed)           0.000    71.388    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_803_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_346/CO[3]
                         net (fo=1, routed)           0.000    71.505    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_346_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    71.828 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_192/O[1]
                         net (fo=2, routed)           0.659    72.488    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[2]5[26]
    SLICE_X47Y36         LUT5 (Prop_lut5_I4_O)        0.306    72.794 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_818/O
                         net (fo=37, routed)          3.285    76.079    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_192_0
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.150    76.229 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309/O
                         net (fo=6, routed)           1.616    77.845    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1309_n_0
    SLICE_X37Y40         LUT4 (Prop_lut4_I0_O)        0.332    78.177 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313/O
                         net (fo=1, routed)           0.000    78.177    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1313_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.578 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882/CO[3]
                         net (fo=1, routed)           0.000    78.578    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_882_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.692 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892/CO[3]
                         net (fo=1, routed)           0.000    78.692    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_892_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.806 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231/CO[3]
                         net (fo=1, routed)           0.000    78.806    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1231_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.077 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659/CO[0]
                         net (fo=40, routed)          1.404    80.481    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1659_n_3
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.369    80.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1984/O
                         net (fo=2, routed)           0.812    81.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1984_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    82.262 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631/CO[3]
                         net (fo=1, routed)           0.000    82.262    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1631_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.376 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958/CO[3]
                         net (fo=1, routed)           0.000    82.376    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1958_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    82.615 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605/O[2]
                         net (fo=3, routed)           1.256    83.871    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1605_n_5
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.302    84.173 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1608/O
                         net (fo=2, routed)           1.130    85.303    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1608_n_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I4_O)        0.154    85.457 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1211/O
                         net (fo=2, routed)           1.149    86.605    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1211_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.327    86.932 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1215/O
                         net (fo=1, routed)           0.000    86.932    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1215_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.465 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761/CO[3]
                         net (fo=1, routed)           0.000    87.465    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_761_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    87.780 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335/O[3]
                         net (fo=5, routed)           1.470    89.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_335_n_4
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.307    89.558 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_821/O
                         net (fo=1, routed)           0.000    89.558    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_821_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360/CO[3]
                         net (fo=1, routed)           0.000    89.934    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_360_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    90.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198/O[1]
                         net (fo=3, routed)           1.176    91.432    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_198_n_6
    SLICE_X40Y48         LUT5 (Prop_lut5_I0_O)        0.306    91.738 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_357/O
                         net (fo=1, routed)           0.000    91.738    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_357_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    92.136 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195/CO[3]
                         net (fo=1, routed)           0.000    92.136    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_195_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.407 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105/CO[0]
                         net (fo=1, routed)           0.961    93.368    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_105_n_3
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.373    93.741 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65/O
                         net (fo=39, routed)          2.119    95.860    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_65_n_0
    SLICE_X29Y44         LUT3 (Prop_lut3_I1_O)        0.124    95.984 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_69/O
                         net (fo=31, routed)          0.775    96.759    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits_reg[3]41_in[0]
    SLICE_X33Y45         LUT1 (Prop_lut1_I0_O)        0.124    96.883 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91/O
                         net (fo=2, routed)           0.690    97.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_91_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    98.168 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61/CO[3]
                         net (fo=1, routed)           0.000    98.168    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_61_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198/CO[3]
                         net (fo=1, routed)           0.000    98.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1198_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.402 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751/CO[3]
                         net (fo=1, routed)           0.000    98.402    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_751_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.519 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326/CO[3]
                         net (fo=1, routed)           0.001    98.519    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_326_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.636 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175/CO[3]
                         net (fo=1, routed)           0.000    98.636    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_175_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.753 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87/CO[3]
                         net (fo=1, routed)           0.000    98.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_87_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.870 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58/CO[3]
                         net (fo=1, routed)           1.458   100.328    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_58_n_0
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.149   100.477 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37/O
                         net (fo=44, routed)          2.770   103.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_37_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.332   103.579 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_956/O
                         net (fo=25, routed)          1.596   105.176    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_956_n_0
    SLICE_X29Y46         LUT3 (Prop_lut3_I0_O)        0.150   105.326 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_924/O
                         net (fo=4, routed)           0.833   106.159    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_924_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I0_O)        0.332   106.491 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2039/O
                         net (fo=1, routed)           0.000   106.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2039_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   107.023 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724/CO[3]
                         net (fo=1, routed)           0.000   107.023    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1724_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.137 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338/CO[3]
                         net (fo=1, routed)           0.000   107.137    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1338_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.251 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906/CO[3]
                         net (fo=1, routed)           0.000   107.251    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_906_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.365 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464/CO[3]
                         net (fo=1, routed)           0.001   107.366    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_464_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   107.605 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957/O[2]
                         net (fo=3, routed)           0.945   108.550    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_957_n_5
    SLICE_X31Y51         LUT3 (Prop_lut3_I0_O)        0.332   108.882 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512/O
                         net (fo=2, routed)           1.262   110.144    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_512_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.327   110.471 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515/O
                         net (fo=1, routed)           0.000   110.471    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_515_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   110.847 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243/CO[3]
                         net (fo=1, routed)           0.001   110.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_243_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   111.067 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238/O[0]
                         net (fo=3, routed)           0.565   111.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_238_n_7
    SLICE_X31Y52         LUT3 (Prop_lut3_I0_O)        0.295   111.926 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248/O
                         net (fo=2, routed)           0.967   112.893    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_248_n_0
    SLICE_X29Y51         LUT5 (Prop_lut5_I0_O)        0.124   113.017 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223/O
                         net (fo=2, routed)           0.789   113.806    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_223_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.124   113.930 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226/O
                         net (fo=1, routed)           0.000   113.930    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_226_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   114.354 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116/O[1]
                         net (fo=2, routed)           1.028   115.382    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_116_n_6
    SLICE_X31Y43         LUT2 (Prop_lut2_I0_O)        0.303   115.685 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118/O
                         net (fo=1, routed)           0.000   115.685    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_118_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   115.912 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67/O[1]
                         net (fo=1, routed)           0.812   116.724    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_67_n_6
    SLICE_X30Y40         LUT2 (Prop_lut2_I1_O)        0.303   117.027 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43/O
                         net (fo=1, routed)           0.000   117.027    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_43_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   117.403 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22/CO[3]
                         net (fo=1, routed)           0.000   117.403    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_22_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   117.622 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57/O[0]
                         net (fo=3, routed)           0.998   118.620    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_57_n_7
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.323   118.943 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38/O
                         net (fo=3, routed)           1.413   120.356    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_38_n_0
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.360   120.716 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27/O
                         net (fo=1, routed)           0.433   121.150    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_27_n_0
    SLICE_X45Y27         LUT4 (Prop_lut4_I0_O)        0.355   121.505 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           0.801   122.305    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X45Y26         LUT6 (Prop_lut6_I5_O)        0.327   122.632 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.599   123.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X46Y25         LUT5 (Prop_lut5_I1_O)        0.124   123.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0/O
                         net (fo=1, routed)           0.000   123.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_n_0
    SLICE_X46Y25         MUXF7 (Prop_muxf7_I1_O)      0.214   123.569 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000   123.569    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_3_n_0
    SLICE_X46Y25         MUXF8 (Prop_muxf8_I1_O)      0.088   123.657 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.548   126.205    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.706   129.911 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000   129.911    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.289ns  (logic 6.862ns (32.231%)  route 14.427ns (67.769%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.637     6.174    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X65Y7          FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDCE (Prop_fdce_C_Q)         0.456     6.630 r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[1]/Q
                         net (fo=11, routed)          1.291     7.921    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[1]
    SLICE_X63Y9          LUT2 (Prop_lut2_I1_O)        0.124     8.045 r  memoryMapping_inst/serialInterface_inst/tx2_carry_i_4/O
                         net (fo=1, routed)           0.000     8.045    memoryMapping_inst/serialInterface_inst/tx2_carry_i_4_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.625 r  memoryMapping_inst/serialInterface_inst/tx2_carry/O[2]
                         net (fo=2, routed)           0.823     9.448    memoryMapping_inst/serialInterface_inst/PCOUT[2]
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.302     9.750 r  memoryMapping_inst/serialInterface_inst/tx1_carry_i_2/O
                         net (fo=1, routed)           0.000     9.750    memoryMapping_inst/serialInterface_inst/tx1_carry_i_2_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.102 r  memoryMapping_inst/serialInterface_inst/tx1_carry/O[3]
                         net (fo=8, routed)           2.659    12.761    memoryMapping_inst/serialInterface_inst/tx1_carry_n_4
    SLICE_X43Y24         MUXF8 (Prop_muxf8_S_O)       0.455    13.216 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_21/O
                         net (fo=1, routed)           1.477    14.693    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_21_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.316    15.009 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000    15.009    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_12_n_0
    SLICE_X56Y17         MUXF7 (Prop_muxf7_I1_O)      0.214    15.223 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.661    15.884    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_8_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.297    16.181 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5/O
                         net (fo=1, routed)           1.133    17.313    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.124    17.437 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.582    18.019    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.124    18.143 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.802    23.946    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    27.463 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    27.463    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.797ns  (logic 4.021ns (59.161%)  route 2.776ns (40.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.548     6.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X42Y23         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDPE (Prop_fdpe_C_Q)         0.518     6.603 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           2.776     9.379    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.882 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.882    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.763ns  (logic 4.017ns (59.402%)  route 2.745ns (40.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.548     6.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X42Y23         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDPE (Prop_fdpe_C_Q)         0.518     6.603 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           2.745     9.349    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.848 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.848    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.388ns (64.343%)  route 0.769ns (35.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.551     1.779    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X42Y23         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/Q
                         net (fo=1, routed)           0.769     2.712    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.936 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.936    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.375ns (62.923%)  route 0.810ns (37.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.551     1.779    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X42Y23         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/Q
                         net (fo=1, routed)           0.810     2.754    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.965 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.965    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.364ns (60.455%)  route 0.892ns (39.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.551     1.779    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X42Y23         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           0.892     2.836    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.036 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.036    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.368ns (59.879%)  route 0.917ns (40.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.551     1.779    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X42Y23         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDPE (Prop_fdpe_C_Q)         0.164     1.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           0.917     2.860    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.064 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.064    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.571ns (61.153%)  route 0.998ns (38.847%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.552     1.780    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X46Y23         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.164     1.944 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=16, routed)          0.214     2.158    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X46Y24         MUXF7 (Prop_muxf7_S_O)       0.090     2.248 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3_n_0
    SLICE_X46Y24         MUXF8 (Prop_muxf8_I1_O)      0.019     2.267 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.784     3.051    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.298     4.349 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.349    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.553ns (59.496%)  route 1.057ns (40.504%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.552     1.780    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X46Y23         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.164     1.944 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=16, routed)          0.246     2.190    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X46Y25         MUXF7 (Prop_muxf7_S_O)       0.090     2.280 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.280    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_3_n_0
    SLICE_X46Y25         MUXF8 (Prop_muxf8_I1_O)      0.019     2.299 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.811     3.110    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.280     4.390 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.390    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.567ns (59.803%)  route 1.054ns (40.197%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.552     1.780    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X46Y23         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.164     1.944 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=16, routed)          0.154     2.098    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X47Y24         MUXF7 (Prop_muxf7_S_O)       0.085     2.183 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.183    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3_n_0
    SLICE_X47Y24         MUXF8 (Prop_muxf8_I1_O)      0.019     2.202 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.899     3.102    sevenSegmentLEDs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.299     4.401 r  sevenSegmentLEDs_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.401    sevenSegmentLEDs[6]
    U7                                                                r  sevenSegmentLEDs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.694ns  (logic 1.556ns (57.762%)  route 1.138ns (42.238%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.552     1.780    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X46Y23         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.164     1.944 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=16, routed)          0.246     2.190    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X47Y25         MUXF7 (Prop_muxf7_S_O)       0.085     2.275 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.275    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3_n_0
    SLICE_X47Y25         MUXF8 (Prop_muxf8_I1_O)      0.019     2.294 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.892     3.186    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.288     4.474 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.474    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.541ns (57.038%)  route 1.160ns (42.962%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.552     1.780    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X46Y23         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.164     1.944 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=16, routed)          0.254     2.198    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X47Y26         MUXF7 (Prop_muxf7_S_O)       0.085     2.283 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.283    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3_n_0
    SLICE_X47Y26         MUXF8 (Prop_muxf8_I1_O)      0.019     2.302 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.907     3.208    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     4.481 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.481    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.732ns  (logic 1.577ns (57.722%)  route 1.155ns (42.278%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.552     1.780    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X46Y23         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.164     1.944 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[0]/Q
                         net (fo=16, routed)          0.314     2.258    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[0]
    SLICE_X46Y26         MUXF7 (Prop_muxf7_S_O)       0.090     2.348 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.348    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_3_n_0
    SLICE_X46Y26         MUXF8 (Prop_muxf8_I1_O)      0.019     2.367 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.841     3.208    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.304     4.512 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.512    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  internalClk

Max Delay          3575 Endpoints
Min Delay          3575 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[4][9]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.243ns  (logic 1.704ns (12.868%)  route 11.539ns (87.132%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.613     3.070    ClockGenerator/enableSw_IBUF
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.194 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         4.627     7.820    CPU_Core_inst/CU/enable
    SLICE_X59Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.944 r  CPU_Core_inst/CU/registers[4][31]_i_1/O
                         net (fo=32, routed)          5.299    13.243    CPU_Core_inst/RegisterFile_inst/registers_reg[4][31]_0[0]
    SLICE_X10Y3          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.451     5.756    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X10Y3          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][9]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[1][19]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.015ns  (logic 1.978ns (15.200%)  route 11.036ns (84.800%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.613     3.070    ClockGenerator/enableSw_IBUF
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.194 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         3.399     6.593    CPU_Core_inst/ALU_inst/enable
    SLICE_X49Y10         LUT6 (Prop_lut6_I5_O)        0.124     6.717 f  CPU_Core_inst/ALU_inst/IVT[9][31]_i_7/O
                         net (fo=3, routed)           0.836     7.553    CPU_Core_inst/ALU_inst/IVT[9][31]_i_7_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I2_O)        0.124     7.677 r  CPU_Core_inst/ALU_inst/IVT[9][31]_i_3/O
                         net (fo=16, routed)          1.369     9.046    CPU_Core_inst/ALU_inst/IVT[9][31]_i_3_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I0_O)        0.150     9.196 r  CPU_Core_inst/ALU_inst/IVT[1][31]_i_1/O
                         net (fo=32, routed)          3.819    13.015    memoryMapping_inst/IVT_reg[1][31]_0[0]
    SLICE_X29Y11         FDCE                                         r  memoryMapping_inst/IVT_reg[1][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.444     5.749    memoryMapping_inst/CLK
    SLICE_X29Y11         FDCE                                         r  memoryMapping_inst/IVT_reg[1][19]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[4][15]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.764ns  (logic 1.704ns (13.351%)  route 11.060ns (86.649%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.613     3.070    ClockGenerator/enableSw_IBUF
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.194 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         4.627     7.820    CPU_Core_inst/CU/enable
    SLICE_X59Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.944 r  CPU_Core_inst/CU/registers[4][31]_i_1/O
                         net (fo=32, routed)          4.820    12.764    CPU_Core_inst/RegisterFile_inst/registers_reg[4][31]_0[0]
    SLICE_X14Y6          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.450     5.755    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X14Y6          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][15]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[1][17]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.644ns  (logic 1.978ns (15.645%)  route 10.666ns (84.355%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.613     3.070    ClockGenerator/enableSw_IBUF
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.194 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         3.399     6.593    CPU_Core_inst/ALU_inst/enable
    SLICE_X49Y10         LUT6 (Prop_lut6_I5_O)        0.124     6.717 f  CPU_Core_inst/ALU_inst/IVT[9][31]_i_7/O
                         net (fo=3, routed)           0.836     7.553    CPU_Core_inst/ALU_inst/IVT[9][31]_i_7_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I2_O)        0.124     7.677 r  CPU_Core_inst/ALU_inst/IVT[9][31]_i_3/O
                         net (fo=16, routed)          1.369     9.046    CPU_Core_inst/ALU_inst/IVT[9][31]_i_3_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I0_O)        0.150     9.196 r  CPU_Core_inst/ALU_inst/IVT[1][31]_i_1/O
                         net (fo=32, routed)          3.448    12.644    memoryMapping_inst/IVT_reg[1][31]_0[0]
    SLICE_X14Y21         FDCE                                         r  memoryMapping_inst/IVT_reg[1][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.438     5.743    memoryMapping_inst/CLK
    SLICE_X14Y21         FDCE                                         r  memoryMapping_inst/IVT_reg[1][17]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[1][21]/CE
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.644ns  (logic 1.978ns (15.645%)  route 10.666ns (84.355%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.613     3.070    ClockGenerator/enableSw_IBUF
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.194 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         3.399     6.593    CPU_Core_inst/ALU_inst/enable
    SLICE_X49Y10         LUT6 (Prop_lut6_I5_O)        0.124     6.717 f  CPU_Core_inst/ALU_inst/IVT[9][31]_i_7/O
                         net (fo=3, routed)           0.836     7.553    CPU_Core_inst/ALU_inst/IVT[9][31]_i_7_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I2_O)        0.124     7.677 r  CPU_Core_inst/ALU_inst/IVT[9][31]_i_3/O
                         net (fo=16, routed)          1.369     9.046    CPU_Core_inst/ALU_inst/IVT[9][31]_i_3_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I0_O)        0.150     9.196 r  CPU_Core_inst/ALU_inst/IVT[1][31]_i_1/O
                         net (fo=32, routed)          3.448    12.644    memoryMapping_inst/IVT_reg[1][31]_0[0]
    SLICE_X14Y21         FDPE                                         r  memoryMapping_inst/IVT_reg[1][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.438     5.743    memoryMapping_inst/CLK
    SLICE_X14Y21         FDPE                                         r  memoryMapping_inst/IVT_reg[1][21]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[1][26]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.644ns  (logic 1.978ns (15.645%)  route 10.666ns (84.355%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.613     3.070    ClockGenerator/enableSw_IBUF
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.194 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         3.399     6.593    CPU_Core_inst/ALU_inst/enable
    SLICE_X49Y10         LUT6 (Prop_lut6_I5_O)        0.124     6.717 f  CPU_Core_inst/ALU_inst/IVT[9][31]_i_7/O
                         net (fo=3, routed)           0.836     7.553    CPU_Core_inst/ALU_inst/IVT[9][31]_i_7_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I2_O)        0.124     7.677 r  CPU_Core_inst/ALU_inst/IVT[9][31]_i_3/O
                         net (fo=16, routed)          1.369     9.046    CPU_Core_inst/ALU_inst/IVT[9][31]_i_3_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I0_O)        0.150     9.196 r  CPU_Core_inst/ALU_inst/IVT[1][31]_i_1/O
                         net (fo=32, routed)          3.448    12.644    memoryMapping_inst/IVT_reg[1][31]_0[0]
    SLICE_X14Y21         FDCE                                         r  memoryMapping_inst/IVT_reg[1][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.438     5.743    memoryMapping_inst/CLK
    SLICE_X14Y21         FDCE                                         r  memoryMapping_inst/IVT_reg[1][26]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[1][29]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.644ns  (logic 1.978ns (15.645%)  route 10.666ns (84.355%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.613     3.070    ClockGenerator/enableSw_IBUF
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.194 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         3.399     6.593    CPU_Core_inst/ALU_inst/enable
    SLICE_X49Y10         LUT6 (Prop_lut6_I5_O)        0.124     6.717 f  CPU_Core_inst/ALU_inst/IVT[9][31]_i_7/O
                         net (fo=3, routed)           0.836     7.553    CPU_Core_inst/ALU_inst/IVT[9][31]_i_7_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I2_O)        0.124     7.677 r  CPU_Core_inst/ALU_inst/IVT[9][31]_i_3/O
                         net (fo=16, routed)          1.369     9.046    CPU_Core_inst/ALU_inst/IVT[9][31]_i_3_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I0_O)        0.150     9.196 r  CPU_Core_inst/ALU_inst/IVT[1][31]_i_1/O
                         net (fo=32, routed)          3.448    12.644    memoryMapping_inst/IVT_reg[1][31]_0[0]
    SLICE_X14Y21         FDCE                                         r  memoryMapping_inst/IVT_reg[1][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.438     5.743    memoryMapping_inst/CLK
    SLICE_X14Y21         FDCE                                         r  memoryMapping_inst/IVT_reg[1][29]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[1][20]/CE
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.521ns  (logic 1.978ns (15.798%)  route 10.543ns (84.202%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.613     3.070    ClockGenerator/enableSw_IBUF
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.194 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         3.399     6.593    CPU_Core_inst/ALU_inst/enable
    SLICE_X49Y10         LUT6 (Prop_lut6_I5_O)        0.124     6.717 f  CPU_Core_inst/ALU_inst/IVT[9][31]_i_7/O
                         net (fo=3, routed)           0.836     7.553    CPU_Core_inst/ALU_inst/IVT[9][31]_i_7_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I2_O)        0.124     7.677 r  CPU_Core_inst/ALU_inst/IVT[9][31]_i_3/O
                         net (fo=16, routed)          1.369     9.046    CPU_Core_inst/ALU_inst/IVT[9][31]_i_3_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I0_O)        0.150     9.196 r  CPU_Core_inst/ALU_inst/IVT[1][31]_i_1/O
                         net (fo=32, routed)          3.325    12.521    memoryMapping_inst/IVT_reg[1][31]_0[0]
    SLICE_X40Y12         FDPE                                         r  memoryMapping_inst/IVT_reg[1][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.443     5.748    memoryMapping_inst/CLK
    SLICE_X40Y12         FDPE                                         r  memoryMapping_inst/IVT_reg[1][20]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IVT_reg[1][27]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.521ns  (logic 1.978ns (15.798%)  route 10.543ns (84.202%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.613     3.070    ClockGenerator/enableSw_IBUF
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.194 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         3.399     6.593    CPU_Core_inst/ALU_inst/enable
    SLICE_X49Y10         LUT6 (Prop_lut6_I5_O)        0.124     6.717 f  CPU_Core_inst/ALU_inst/IVT[9][31]_i_7/O
                         net (fo=3, routed)           0.836     7.553    CPU_Core_inst/ALU_inst/IVT[9][31]_i_7_n_0
    SLICE_X54Y10         LUT4 (Prop_lut4_I2_O)        0.124     7.677 r  CPU_Core_inst/ALU_inst/IVT[9][31]_i_3/O
                         net (fo=16, routed)          1.369     9.046    CPU_Core_inst/ALU_inst/IVT[9][31]_i_3_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I0_O)        0.150     9.196 r  CPU_Core_inst/ALU_inst/IVT[1][31]_i_1/O
                         net (fo=32, routed)          3.325    12.521    memoryMapping_inst/IVT_reg[1][31]_0[0]
    SLICE_X40Y12         FDCE                                         r  memoryMapping_inst/IVT_reg[1][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.443     5.748    memoryMapping_inst/CLK
    SLICE_X40Y12         FDCE                                         r  memoryMapping_inst/IVT_reg[1][27]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[4][23]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.441ns  (logic 1.704ns (13.698%)  route 10.737ns (86.302%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.613     3.070    ClockGenerator/enableSw_IBUF
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.124     3.194 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         4.627     7.820    CPU_Core_inst/CU/enable
    SLICE_X59Y7          LUT6 (Prop_lut6_I0_O)        0.124     7.944 r  CPU_Core_inst/CU/registers[4][31]_i_1/O
                         net (fo=32, routed)          4.497    12.441    CPU_Core_inst/RegisterFile_inst/registers_reg[4][31]_0[0]
    SLICE_X12Y19         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        1.439     5.744    CPU_Core_inst/RegisterFile_inst/CLK
    SLICE_X12Y19         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/serialInterface_inst/loadTransmitFIFO_regShiftReg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.045ns (5.162%)  route 0.827ns (94.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    ClockGenerator/locked
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.654 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         0.218     0.872    memoryMapping_inst/serialInterface_inst/enable
    SLICE_X65Y30         FDCE                                         r  memoryMapping_inst/serialInterface_inst/loadTransmitFIFO_regShiftReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.856     2.361    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X65Y30         FDCE                                         r  memoryMapping_inst/serialInterface_inst/loadTransmitFIFO_regShiftReg_reg[0]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/serialInterface_inst/loadTransmitFIFO_regShiftReg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.045ns (5.162%)  route 0.827ns (94.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    ClockGenerator/locked
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.654 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         0.218     0.872    memoryMapping_inst/serialInterface_inst/enable
    SLICE_X65Y30         FDCE                                         r  memoryMapping_inst/serialInterface_inst/loadTransmitFIFO_regShiftReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.856     2.361    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X65Y30         FDCE                                         r  memoryMapping_inst/serialInterface_inst/loadTransmitFIFO_regShiftReg_reg[1]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[982]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.045ns (4.251%)  route 1.014ns (95.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    ClockGenerator/locked
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.654 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         0.404     1.059    memoryMapping_inst/enable
    SLICE_X55Y24         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[982]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.821     2.326    memoryMapping_inst/CLK
    SLICE_X55Y24         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[982]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[974]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.045ns (3.890%)  route 1.112ns (96.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    ClockGenerator/locked
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.654 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         0.503     1.157    memoryMapping_inst/enable
    SLICE_X55Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[974]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.824     2.329    memoryMapping_inst/CLK
    SLICE_X55Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[974]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[981]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.045ns (3.890%)  route 1.112ns (96.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    ClockGenerator/locked
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.654 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         0.503     1.157    memoryMapping_inst/enable
    SLICE_X54Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[981]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.824     2.329    memoryMapping_inst/CLK
    SLICE_X54Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[981]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[983]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.045ns (3.890%)  route 1.112ns (96.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    ClockGenerator/locked
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.654 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         0.503     1.157    memoryMapping_inst/enable
    SLICE_X54Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[983]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.824     2.329    memoryMapping_inst/CLK
    SLICE_X54Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[983]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[984]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.045ns (3.890%)  route 1.112ns (96.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    ClockGenerator/locked
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.654 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         0.503     1.157    memoryMapping_inst/enable
    SLICE_X54Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[984]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.824     2.329    memoryMapping_inst/CLK
    SLICE_X54Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[984]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[985]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.045ns (3.890%)  route 1.112ns (96.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    ClockGenerator/locked
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.654 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         0.503     1.157    memoryMapping_inst/enable
    SLICE_X54Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[985]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.824     2.329    memoryMapping_inst/CLK
    SLICE_X54Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[985]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[986]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.045ns (3.890%)  route 1.112ns (96.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    ClockGenerator/locked
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.654 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         0.503     1.157    memoryMapping_inst/enable
    SLICE_X54Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[986]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.824     2.329    memoryMapping_inst/CLK
    SLICE_X54Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[986]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[987]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.157ns  (logic 0.045ns (3.890%)  route 1.112ns (96.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.609     0.609    ClockGenerator/locked
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.045     0.654 r  ClockGenerator/programmingModeShiftReg[0]_i_1/O
                         net (fo=206, routed)         0.503     1.157    memoryMapping_inst/enable
    SLICE_X54Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[987]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=1898, routed)        0.824     2.329    memoryMapping_inst/CLK
    SLICE_X54Y22         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[987]/C





