int\r\nF_1 ()\r\n{\r\nif ( ! * V_1 . V_2 ) {\r\nint V_3 = - V_4 ;\r\n#if V_5\r\nif ( * V_1 . V_6 < 3 )\r\nV_3 = 0 ;\r\n#endif\r\nif ( V_3 != 0 ) {\r\nF_2 ( L_1 ) ;\r\nreturn V_3 ;\r\n}\r\n}\r\nif ( * V_1 . V_7 < 2 )\r\n* V_1 . V_7 = 2 ;\r\nif ( * V_1 . V_7 > V_8 )\r\n* V_1 . V_7 = V_8 ;\r\nV_1 . V_9 =\r\nF_3 ( V_10 ) ;\r\nif ( V_1 . V_9 == NULL )\r\nF_4 ( L_2 ) ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_5 ( void )\r\n{\r\nif ( V_1 . V_9 != NULL )\r\nF_6 ( V_1 . V_9 ) ;\r\n}\r\nint\r\nF_1 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_5 ( void )\r\n{\r\n}\r\nint\r\nF_7 ( T_1 * V_11 )\r\n{\r\nint V_3 = F_8 ( V_11 -> V_12 , 1 ,\r\n& V_11 -> V_13 ,\r\n& V_11 -> V_14 ) ;\r\nF_9 ( ! V_11 -> V_15 ) ;\r\nif ( V_3 != 0 ) {\r\nF_2 ( L_3 , V_3 ) ;\r\nreturn V_3 ;\r\n}\r\nV_3 = F_8 ( V_11 -> V_12 , 0 ,\r\n& V_11 -> V_16 , NULL ) ;\r\nif ( V_3 != 0 ) {\r\nF_2 ( L_4 , V_3 ) ;\r\nreturn V_3 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint\r\nF_10 ( T_1 * V_11 )\r\n{\r\nint V_17 = V_11 -> V_12 -> V_18 -> V_19 ;\r\nif ( V_11 -> V_20 == & V_21 )\r\nreturn 0 ;\r\nreturn ( ( V_17 & V_22 ) != 0 && ( V_17 & V_23 ) != 0 ) ;\r\n}\r\nint\r\nF_11 ( T_1 * V_11 , T_2 * V_24 )\r\n{\r\nstruct V_25 * V_26 = V_11 -> V_12 ;\r\nint V_27 ;\r\nint V_3 ;\r\nif ( * V_1 . V_28 &&\r\nV_11 -> V_20 == & V_29 &&\r\nV_24 -> V_30 == V_24 -> V_31 &&\r\nV_24 -> V_32 . V_33 == 0 )\r\nF_12 ( V_24 ) ;\r\n{\r\n#if V_34\r\nstruct V_35 V_36 ;\r\nstruct V_35 * V_37 = & V_36 ;\r\nunsigned int V_38 = 1 ;\r\n#else\r\nstruct V_35 * V_37 = V_11 -> V_39 -> V_40 ;\r\nunsigned int V_38 = V_24 -> V_41 ;\r\n#endif\r\nstruct V_42 V_43 = {\r\n. V_44 = NULL ,\r\n. V_45 = 0 ,\r\n. V_46 = V_37 ,\r\n. V_47 = V_38 ,\r\n. V_48 = NULL ,\r\n. V_49 = 0 ,\r\n. V_50 = V_51\r\n} ;\r\nT_3 V_52 = F_13 () ;\r\nint V_53 ;\r\nfor ( V_27 = V_53 = 0 ; V_53 < V_38 ; V_53 ++ ) {\r\nV_37 [ V_53 ] = V_24 -> V_54 [ V_53 ] ;\r\nV_27 += V_37 [ V_53 ] . V_55 ;\r\n}\r\nif ( ! F_14 ( & V_11 -> V_56 ) ||\r\nV_27 < V_24 -> V_31 )\r\nV_43 . V_50 |= V_57 ;\r\nF_15 ( V_58 ) ;\r\nV_3 = F_16 ( V_26 , & V_43 , V_27 ) ;\r\nF_15 ( V_52 ) ;\r\n}\r\nreturn V_3 ;\r\n}\r\nint\r\nF_17 ( T_1 * V_11 , T_2 * V_24 )\r\n{\r\nstruct V_25 * V_26 = V_11 -> V_12 ;\r\nT_4 * V_59 = V_24 -> V_60 ;\r\nint V_3 ;\r\nint V_27 ;\r\nF_9 ( V_24 -> V_61 != NULL ) ;\r\nif ( V_24 -> V_32 . V_62 [ 0 ] != 0 ) {\r\nstruct V_26 * V_18 = V_26 -> V_18 ;\r\nstruct V_63 * V_63 = V_59 -> V_64 ;\r\nint V_65 = V_59 -> V_66 ;\r\nint V_67 = V_59 -> V_68 ;\r\nint V_69 = V_51 ;\r\nF_18 ( V_70 , L_5 ,\r\nV_63 , V_65 , V_59 -> V_68 ) ;\r\nif ( ! F_14 ( & V_11 -> V_56 ) ||\r\nV_67 < V_24 -> V_31 )\r\nV_69 |= V_57 ;\r\nif ( V_18 -> V_71 -> V_72 != NULL ) {\r\nV_3 = V_18 -> V_71 -> V_72 ( V_18 , V_63 ,\r\nV_65 , V_67 , V_69 ) ;\r\n} else {\r\nV_3 = F_19 ( V_18 , V_63 , V_65 , V_67 ,\r\nV_69 ) ;\r\n}\r\n} else {\r\n#if V_34 || ! V_73\r\nstruct V_35 V_36 ;\r\nstruct V_35 * V_37 = & V_36 ;\r\nunsigned int V_38 = 1 ;\r\n#else\r\n#ifdef F_20\r\n#warning "XXX risk of kmap deadlock on multiple frags..."\r\n#endif\r\nstruct V_35 * V_37 = V_11 -> V_39 -> V_40 ;\r\nunsigned int V_38 = V_24 -> V_74 ;\r\n#endif\r\nstruct V_42 V_43 = {\r\n. V_44 = NULL ,\r\n. V_45 = 0 ,\r\n. V_46 = V_37 ,\r\n. V_47 = V_38 ,\r\n. V_48 = NULL ,\r\n. V_49 = 0 ,\r\n. V_50 = V_51\r\n} ;\r\nT_3 V_52 = F_13 () ;\r\nint V_53 ;\r\nfor ( V_27 = V_53 = 0 ; V_53 < V_38 ; V_53 ++ ) {\r\nV_37 [ V_53 ] . V_75 = F_21 ( V_59 [ V_53 ] . V_64 ) +\r\nV_59 [ V_53 ] . V_66 ;\r\nV_27 += V_37 [ V_53 ] . V_55 = V_59 [ V_53 ] . V_68 ;\r\n}\r\nif ( ! F_14 ( & V_11 -> V_56 ) ||\r\nV_27 < V_24 -> V_31 )\r\nV_43 . V_50 |= V_57 ;\r\nF_15 ( V_58 ) ;\r\nV_3 = F_16 ( V_26 , & V_43 , V_27 ) ;\r\nF_15 ( V_52 ) ;\r\nfor ( V_53 = 0 ; V_53 < V_38 ; V_53 ++ )\r\nF_22 ( V_59 [ V_53 ] . V_64 ) ;\r\n}\r\nreturn V_3 ;\r\n}\r\nvoid\r\nF_23 ( T_1 * V_11 )\r\n{\r\nint V_76 = 1 ;\r\nT_3 V_52 = F_13 () ;\r\nstruct V_25 * V_26 = V_11 -> V_12 ;\r\nF_15 ( V_58 ) ;\r\nV_26 -> V_77 -> V_78 ( V_26 , V_79 , V_80 ,\r\n( char * ) & V_76 , sizeof ( V_76 ) ) ;\r\nF_15 ( V_52 ) ;\r\n}\r\nint\r\nF_24 ( T_1 * V_11 )\r\n{\r\n#if V_81\r\nstruct V_35 V_36 ;\r\nstruct V_35 * V_37 = & V_36 ;\r\nunsigned int V_38 = 1 ;\r\n#else\r\nstruct V_35 * V_37 = V_11 -> V_39 -> V_40 ;\r\nunsigned int V_38 = V_11 -> V_82 ;\r\n#endif\r\nstruct V_35 * V_83 = V_11 -> V_84 ;\r\nstruct V_42 V_43 = {\r\n. V_44 = NULL ,\r\n. V_45 = 0 ,\r\n. V_46 = V_37 ,\r\n. V_47 = V_38 ,\r\n. V_48 = NULL ,\r\n. V_49 = 0 ,\r\n. V_50 = 0\r\n} ;\r\nT_3 V_52 = F_13 () ;\r\nint V_27 ;\r\nint V_53 ;\r\nint V_3 ;\r\nint V_85 ;\r\nint V_86 ;\r\nT_5 V_87 ;\r\nF_9 ( V_38 > 0 ) ;\r\nfor ( V_27 = V_53 = 0 ; V_53 < V_38 ; V_53 ++ ) {\r\nV_37 [ V_53 ] = V_83 [ V_53 ] ;\r\nV_27 += V_37 [ V_53 ] . V_55 ;\r\n}\r\nF_9 ( V_27 <= V_11 -> V_88 ) ;\r\nF_15 ( V_58 ) ;\r\nV_3 = F_25 ( V_11 -> V_12 , & V_43 , V_27 , V_51 ) ;\r\nF_15 ( V_52 ) ;\r\nV_87 = 0 ;\r\nif ( V_11 -> V_20 == & V_29 ) {\r\nV_87 = V_11 -> V_89 . V_33 ;\r\nV_11 -> V_89 . V_33 = 0 ;\r\n}\r\nif ( V_87 != 0 ) {\r\nfor ( V_53 = 0 , V_86 = V_3 ; V_86 > 0 ; V_53 ++ , V_86 -= V_85 ) {\r\nF_9 ( V_53 < V_38 ) ;\r\nV_85 = V_83 [ V_53 ] . V_55 ;\r\nif ( V_85 > V_86 )\r\nV_85 = V_86 ;\r\nV_11 -> V_90 = F_26 ( V_11 -> V_90 ,\r\nV_83 [ V_53 ] . V_75 , V_85 ) ;\r\n}\r\nV_11 -> V_89 . V_33 = V_87 ;\r\n}\r\nreturn V_3 ;\r\n}\r\nstatic void\r\nF_27 ( void * V_91 )\r\n{\r\nif ( V_91 == NULL )\r\nreturn;\r\nF_28 ( V_91 ) ;\r\n}\r\nstatic void *\r\nF_29 ( T_4 * V_59 , int V_38 ,\r\nstruct V_35 * V_83 , struct V_63 * * V_92 )\r\n{\r\nvoid * V_91 ;\r\nint V_27 ;\r\nint V_53 ;\r\nif ( ! * V_1 . V_93 || V_92 == NULL )\r\nreturn NULL ;\r\nF_9 ( V_38 <= V_8 ) ;\r\nif ( V_38 < 2 ||\r\nV_38 < * V_1 . V_7 )\r\nreturn NULL ;\r\nfor ( V_27 = V_53 = 0 ; V_53 < V_38 ; V_53 ++ ) {\r\nif ( ( V_59 [ V_53 ] . V_66 != 0 && V_53 > 0 ) ||\r\n( V_59 [ V_53 ] . V_66 + V_59 [ V_53 ] . V_68 != V_94 && V_53 < V_38 - 1 ) )\r\nreturn NULL ;\r\nV_92 [ V_53 ] = V_59 [ V_53 ] . V_64 ;\r\nV_27 += V_59 [ V_53 ] . V_68 ;\r\n}\r\nV_91 = F_30 ( V_92 , V_38 , V_95 , V_96 ) ;\r\nif ( V_91 == NULL )\r\nreturn NULL ;\r\nV_83 -> V_75 = V_91 + V_59 [ 0 ] . V_66 ;\r\nV_83 -> V_55 = V_27 ;\r\nreturn V_91 ;\r\n}\r\nint\r\nF_31 ( T_1 * V_11 )\r\n{\r\n#if V_81 || ! V_73\r\nstruct V_35 V_36 ;\r\nstruct V_35 * V_37 = & V_36 ;\r\nstruct V_63 * * V_92 = NULL ;\r\nunsigned int V_38 = 1 ;\r\n#else\r\n#ifdef F_20\r\n#warning "XXX risk of kmap deadlock on multiple frags..."\r\n#endif\r\nstruct V_35 * V_37 = V_11 -> V_39 -> V_40 ;\r\nstruct V_63 * * V_92 = V_11 -> V_39 -> V_97 ;\r\nunsigned int V_38 = V_11 -> V_98 ;\r\n#endif\r\nT_4 * V_59 = V_11 -> V_99 ;\r\nstruct V_42 V_43 = {\r\n. V_44 = NULL ,\r\n. V_45 = 0 ,\r\n. V_46 = V_37 ,\r\n. V_48 = NULL ,\r\n. V_49 = 0 ,\r\n. V_50 = 0\r\n} ;\r\nT_3 V_52 = F_13 () ;\r\nint V_27 ;\r\nint V_53 ;\r\nint V_3 ;\r\nvoid * V_100 ;\r\nvoid * V_91 ;\r\nint V_86 ;\r\nint V_85 ;\r\nif ( ( V_91 = F_29 ( V_59 , V_38 , V_37 , V_92 ) ) != NULL ) {\r\nV_27 = V_37 [ 0 ] . V_55 ;\r\nV_43 . V_47 = 1 ;\r\n} else {\r\nfor ( V_27 = V_53 = 0 ; V_53 < V_38 ; V_53 ++ ) {\r\nV_27 += V_37 [ V_53 ] . V_55 = V_59 [ V_53 ] . V_68 ;\r\nV_37 [ V_53 ] . V_75 = F_21 ( V_59 [ V_53 ] . V_64 ) +\r\nV_59 [ V_53 ] . V_66 ;\r\n}\r\nV_43 . V_47 = V_38 ;\r\n}\r\nF_9 ( V_27 <= V_11 -> V_88 ) ;\r\nF_15 ( V_58 ) ;\r\nV_3 = F_25 ( V_11 -> V_12 , & V_43 , V_27 , V_51 ) ;\r\nF_15 ( V_52 ) ;\r\nif ( V_11 -> V_89 . V_33 != 0 ) {\r\nfor ( V_53 = 0 , V_86 = V_3 ; V_86 > 0 ; V_53 ++ , V_86 -= V_85 ) {\r\nF_9 ( V_53 < V_38 ) ;\r\nV_100 = F_21 ( V_59 [ V_53 ] . V_64 ) + V_59 [ V_53 ] . V_66 ;\r\nV_85 = V_59 [ V_53 ] . V_68 ;\r\nif ( V_85 > V_86 )\r\nV_85 = V_86 ;\r\nV_11 -> V_90 = F_26 ( V_11 -> V_90 ,\r\nV_100 , V_85 ) ;\r\nF_22 ( V_59 [ V_53 ] . V_64 ) ;\r\n}\r\n}\r\nif ( V_91 != NULL ) {\r\nF_27 ( V_91 ) ;\r\n} else {\r\nfor ( V_53 = 0 ; V_53 < V_38 ; V_53 ++ )\r\nF_22 ( V_59 [ V_53 ] . V_64 ) ;\r\n}\r\nreturn ( V_3 ) ;\r\n}\r\nvoid\r\nF_12 ( T_2 * V_24 )\r\n{\r\nint V_53 ;\r\nT_5 V_101 ;\r\nvoid * V_100 ;\r\nF_9 ( V_24 -> V_54 [ 0 ] . V_75 == ( void * ) & V_24 -> V_32 ) ;\r\nF_9 ( V_24 -> V_102 != NULL ) ;\r\nF_9 ( V_24 -> V_102 -> V_20 == & V_29 ) ;\r\nV_24 -> V_32 . V_33 = 0 ;\r\nV_101 = F_26 ( ~ 0 , ( void * ) V_24 -> V_54 [ 0 ] . V_75 ,\r\nV_24 -> V_54 [ 0 ] . V_55 ) ;\r\nif ( V_24 -> V_60 != NULL ) {\r\nfor ( V_53 = 0 ; V_53 < V_24 -> V_74 ; V_53 ++ ) {\r\nV_100 = F_21 ( V_24 -> V_60 [ V_53 ] . V_64 ) +\r\nV_24 -> V_60 [ V_53 ] . V_66 ;\r\nV_101 = F_26 ( V_101 , V_100 , V_24 -> V_60 [ V_53 ] . V_68 ) ;\r\nF_22 ( V_24 -> V_60 [ V_53 ] . V_64 ) ;\r\n}\r\n} else {\r\nfor ( V_53 = 1 ; V_53 < V_24 -> V_41 ; V_53 ++ )\r\nV_101 = F_26 ( V_101 , V_24 -> V_54 [ V_53 ] . V_75 ,\r\nV_24 -> V_54 [ V_53 ] . V_55 ) ;\r\n}\r\nif ( * V_1 . V_103 ) {\r\nV_101 ++ ;\r\n* V_1 . V_103 = 0 ;\r\n}\r\nV_24 -> V_32 . V_33 = V_101 ;\r\n}\r\nint\r\nF_32 ( T_1 * V_11 , int * V_104 , int * V_105 , int * V_106 )\r\n{\r\nT_3 V_52 = F_13 () ;\r\nstruct V_25 * V_26 = V_11 -> V_12 ;\r\nint V_107 ;\r\nint V_3 ;\r\nV_3 = F_33 ( V_11 ) ;\r\nif ( V_3 != 0 ) {\r\nF_9 ( V_11 -> V_15 ) ;\r\n* V_104 = * V_105 = * V_106 = 0 ;\r\nreturn ( - V_108 ) ;\r\n}\r\nV_3 = F_34 ( V_26 , V_104 , V_105 ) ;\r\nif ( V_3 == 0 ) {\r\nV_107 = sizeof( * V_106 ) ;\r\nF_15 ( V_58 ) ;\r\nV_3 = V_26 -> V_77 -> V_109 ( V_26 , V_79 , V_110 ,\r\n( char * ) V_106 , & V_107 ) ;\r\nF_15 ( V_52 ) ;\r\n}\r\nF_35 ( V_11 ) ;\r\nif ( V_3 == 0 )\r\n* V_106 = ! * V_106 ;\r\nelse\r\n* V_104 = * V_105 = * V_106 = 0 ;\r\nreturn ( V_3 ) ;\r\n}\r\nint\r\nF_36 ( struct V_25 * V_26 )\r\n{\r\nT_3 V_52 = F_13 () ;\r\nint V_3 ;\r\nint V_111 ;\r\nint V_112 ;\r\nint V_113 ;\r\nint V_114 ;\r\nint V_115 ;\r\nstruct V_116 V_116 ;\r\nV_26 -> V_18 -> V_117 = V_118 ;\r\nV_116 . V_119 = 0 ;\r\nV_116 . V_120 = 0 ;\r\nF_15 ( V_58 ) ;\r\nV_3 = F_37 ( V_26 , V_121 , V_122 ,\r\n( char * ) & V_116 , sizeof ( V_116 ) ) ;\r\nF_15 ( V_52 ) ;\r\nif ( V_3 != 0 ) {\r\nF_2 ( L_6 , V_3 ) ;\r\nreturn ( V_3 ) ;\r\n}\r\nV_111 = - 1 ;\r\nF_15 ( V_58 ) ;\r\nV_3 = V_26 -> V_77 -> V_78 ( V_26 , V_79 , V_123 ,\r\n( char * ) & V_111 , sizeof ( V_111 ) ) ;\r\nF_15 ( V_52 ) ;\r\nif ( V_3 != 0 ) {\r\nF_2 ( L_7 , V_3 ) ;\r\nreturn ( V_3 ) ;\r\n}\r\nif ( ! * V_1 . V_124 ) {\r\nV_111 = 1 ;\r\nF_15 ( V_58 ) ;\r\nV_3 = V_26 -> V_77 -> V_78 ( V_26 , V_79 , V_110 ,\r\n( char * ) & V_111 , sizeof ( V_111 ) ) ;\r\nF_15 ( V_52 ) ;\r\nif ( V_3 != 0 ) {\r\nF_2 ( L_8 , V_3 ) ;\r\nreturn ( V_3 ) ;\r\n}\r\n}\r\nV_3 = F_38 ( V_26 ,\r\n* V_1 . V_125 ,\r\n* V_1 . V_126 ) ;\r\nif ( V_3 != 0 ) {\r\nF_2 ( L_9 ,\r\n* V_1 . V_125 ,\r\n* V_1 . V_126 , V_3 ) ;\r\nreturn ( V_3 ) ;\r\n}\r\nV_112 = * V_1 . V_127 ;\r\nV_114 = * V_1 . V_128 ;\r\nV_113 = * V_1 . V_129 ;\r\nV_115 = ( V_112 > 0 && V_114 > 0 && V_113 > 0 ) ;\r\nV_111 = ( V_115 ? 1 : 0 ) ;\r\nF_15 ( V_58 ) ;\r\nV_3 = F_37 ( V_26 , V_121 , V_130 ,\r\n( char * ) & V_111 , sizeof ( V_111 ) ) ;\r\nF_15 ( V_52 ) ;\r\nif ( V_3 != 0 ) {\r\nF_2 ( L_10 , V_3 ) ;\r\nreturn ( V_3 ) ;\r\n}\r\nif ( ! V_115 )\r\nreturn ( 0 ) ;\r\nF_15 ( V_58 ) ;\r\nV_3 = V_26 -> V_77 -> V_78 ( V_26 , V_79 , V_131 ,\r\n( char * ) & V_112 , sizeof ( V_112 ) ) ;\r\nF_15 ( V_52 ) ;\r\nif ( V_3 != 0 ) {\r\nF_2 ( L_11 , V_3 ) ;\r\nreturn ( V_3 ) ;\r\n}\r\nF_15 ( V_58 ) ;\r\nV_3 = V_26 -> V_77 -> V_78 ( V_26 , V_79 , V_132 ,\r\n( char * ) & V_113 , sizeof ( V_113 ) ) ;\r\nF_15 ( V_52 ) ;\r\nif ( V_3 != 0 ) {\r\nF_2 ( L_12 , V_3 ) ;\r\nreturn ( V_3 ) ;\r\n}\r\nF_15 ( V_58 ) ;\r\nV_3 = V_26 -> V_77 -> V_78 ( V_26 , V_79 , V_133 ,\r\n( char * ) & V_114 , sizeof ( V_114 ) ) ;\r\nF_15 ( V_52 ) ;\r\nif ( V_3 != 0 ) {\r\nF_2 ( L_13 , V_3 ) ;\r\nreturn ( V_3 ) ;\r\n}\r\nreturn ( 0 ) ;\r\n}\r\nvoid\r\nF_39 ( T_1 * V_11 )\r\n{\r\nstruct V_26 * V_18 ;\r\nstruct V_134 * V_135 ;\r\nint V_136 ;\r\nint V_137 = 1 ;\r\nint V_3 ;\r\nT_3 V_52 ;\r\nV_3 = F_33 ( V_11 ) ;\r\nif ( V_3 != 0 )\r\nreturn;\r\nV_18 = V_11 -> V_12 -> V_18 ;\r\nV_135 = F_40 ( V_18 ) ;\r\nF_41 ( V_18 ) ;\r\nV_136 = V_135 -> V_136 ;\r\nV_135 -> V_136 = 1 ;\r\nF_42 ( V_18 ) ;\r\nV_52 = F_13 () ;\r\nF_15 ( V_58 ) ;\r\nV_3 = V_18 -> V_71 -> V_78 ( V_18 , V_79 , V_110 ,\r\n( char * ) & V_137 , sizeof ( V_137 ) ) ;\r\nF_9 ( V_3 == 0 ) ;\r\nF_15 ( V_52 ) ;\r\nF_41 ( V_18 ) ;\r\nV_135 -> V_136 = V_136 ;\r\nF_42 ( V_18 ) ;\r\nF_35 ( V_11 ) ;\r\n}\r\nstatic void\r\nF_43 ( struct V_26 * V_18 , int V_138 )\r\n{\r\nT_1 * V_11 ;\r\nF_9 ( ! F_44 () ) ;\r\nF_45 ( & V_139 . V_140 ) ;\r\nV_11 = V_18 -> V_141 ;\r\nif ( V_11 == NULL ) {\r\nF_9 ( V_18 -> V_142 != & F_43 ) ;\r\nV_18 -> V_142 ( V_18 , V_138 ) ;\r\n} else\r\nF_46 ( V_11 ) ;\r\nF_47 ( & V_139 . V_140 ) ;\r\n}\r\nstatic void\r\nF_48 ( struct V_26 * V_18 )\r\n{\r\nT_1 * V_11 ;\r\nint V_143 ;\r\nint V_144 ;\r\nF_9 ( ! F_44 () ) ;\r\nF_45 ( & V_139 . V_140 ) ;\r\nV_11 = V_18 -> V_141 ;\r\nV_143 = F_49 ( V_18 ) ;\r\nV_144 = F_50 ( V_18 ) ;\r\nF_18 ( V_70 , L_14 ,\r\nV_18 , V_143 , V_144 , V_11 ,\r\n( V_11 == NULL ) ? L_15 : ( V_11 -> V_145 ?\r\nL_16 : L_17 ) ,\r\n( V_11 == NULL ) ? L_15 : ( V_11 -> V_146 ?\r\nL_18 : L_19 ) ,\r\n( V_11 == NULL ) ? L_15 : ( F_14 ( & V_11 -> V_56 ) ?\r\nL_20 : L_21 ) ) ;\r\nif ( V_11 == NULL ) {\r\nF_9 ( V_18 -> V_147 != & F_48 ) ;\r\nV_18 -> V_147 ( V_18 ) ;\r\nF_47 ( & V_139 . V_140 ) ;\r\nreturn;\r\n}\r\nif ( V_143 >= V_144 ) {\r\nF_51 ( V_11 ) ;\r\nF_52 ( V_148 , & V_18 -> V_149 -> V_150 ) ;\r\n}\r\nF_47 ( & V_139 . V_140 ) ;\r\n}\r\nvoid\r\nF_53 ( struct V_25 * V_26 , T_1 * V_11 )\r\n{\r\nV_11 -> V_151 = V_26 -> V_18 -> V_142 ;\r\nV_11 -> V_152 = V_26 -> V_18 -> V_147 ;\r\n}\r\nvoid\r\nF_54 ( struct V_25 * V_26 , T_1 * V_11 )\r\n{\r\nV_26 -> V_18 -> V_141 = V_11 ;\r\nV_26 -> V_18 -> V_142 = F_43 ;\r\nV_26 -> V_18 -> V_147 = F_48 ;\r\nreturn;\r\n}\r\nvoid\r\nF_55 ( struct V_25 * V_26 , T_1 * V_11 )\r\n{\r\nV_26 -> V_18 -> V_142 = V_11 -> V_151 ;\r\nV_26 -> V_18 -> V_147 = V_11 -> V_152 ;\r\nV_26 -> V_18 -> V_141 = NULL ;\r\nreturn ;\r\n}\r\nint\r\nF_56 ( T_1 * V_11 )\r\n{\r\nint V_3 = 0 ;\r\nT_6 * V_153 ;\r\nV_153 = V_11 -> V_39 ;\r\nF_57 ( & V_153 -> V_154 ) ;\r\nif ( ! F_58 ( V_11 -> V_12 ) &&\r\n! V_11 -> V_145 ) {\r\nV_3 = - V_155 ;\r\n}\r\nF_59 ( & V_153 -> V_154 ) ;\r\nreturn V_3 ;\r\n}
