# vsim -cvgperinstance -vopt -voptargs="+acc" -coverage -sva -c -do " log -r /* ;coverage save -onexit mem_cov1;run -all; exit" -wlf wave_file1.wlf -l test1.log -sv_seed random work.top "+UVM_TESTNAME=uart_base_test" 
# Start time: 17:58:29 on Mar 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_receiver(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_transmitter(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_wb(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.uart_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uart_test_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.uart_if(fast__2)
# Loading work.uart_top(fast)
# Loading work.uart_wb(fast)
# Loading work.uart_regs(fast)
# Loading work.uart_transmitter(fast)
# Loading work.uart_tfifo(fast)
# Loading work.raminfr(fast)
# Loading work.uart_sync_flops(fast)
# Loading work.uart_receiver(fast)
# Loading work.uart_rfifo(fast)
# Loading C:/questasim64_2024.1/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 2758689426
#  log -r /* 
# coverage save -onexit mem_cov1
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# (top.DUV1) UART INFO: Data bus width is 8. No Debug interface.
# 
# (top.DUV1) UART INFO: Has baudrate output
# 
# (top.DUV2) UART INFO: Data bus width is 8. No Debug interface.
# 
# (top.DUV2) UART INFO: Has baudrate output
# 
# UVM_INFO @ 0: reporter [RNTST] Running test uart_base_test...
# ----------'{m_leaf_name:"m_uart_cfg[0]", m_inst_id:483, use_uvm_seeding:1, m_inst_count:485, __m_uvm_status_container:@uvm_status_container@1, vif:/top/in0, is_active:UVM_ACTIVE, type_name:"uart_agent_config", mon_rcvd_xtn_cnt:0, drv_data_sent_cnt:0, no_of_uart:2, has_scoreboard:1, has_v_seqr:1}----------
# ----------'{m_leaf_name:"m_uart_cfg[1]", m_inst_id:485, use_uvm_seeding:1, m_inst_count:487, __m_uvm_status_container:@uvm_status_container@1, vif:/top/in1, is_active:UVM_ACTIVE, type_name:"uart_agent_config", mon_rcvd_xtn_cnt:0, drv_data_sent_cnt:0, no_of_uart:2, has_scoreboard:1, has_v_seqr:1}----------
# drvh
# 
# 
# 
# 
#  ----------'{m_leaf_name:"m_uart_cfg[0]", m_inst_id:483, use_uvm_seeding:1, m_inst_count:1068, __m_uvm_status_container:@uvm_status_container@1, vif:/top/in0, is_active:UVM_ACTIVE, type_name:"uart_agent_config", mon_rcvd_xtn_cnt:0, drv_data_sent_cnt:0, no_of_uart:2, has_scoreboard:1, has_v_seqr:1}----------
# 
# 
# 
# 
# drvh
# 
# 
# 
# 
#  ----------'{m_leaf_name:"m_uart_cfg[1]", m_inst_id:485, use_uvm_seeding:1, m_inst_count:1068, __m_uvm_status_container:@uvm_status_container@1, vif:/top/in1, is_active:UVM_ACTIVE, type_name:"uart_agent_config", mon_rcvd_xtn_cnt:0, drv_data_sent_cnt:0, no_of_uart:2, has_scoreboard:1, has_v_seqr:1}----------
# 
# 
# 
# 
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ------------------------------------------------------------------
# Name                       Type                        Size  Value
# ------------------------------------------------------------------
# uvm_test_top               uart_base_test              -     @475 
#   uart_envh                uart_env                    -     @491 
#     agnth[0]               uart_agent                  -     @503 
#       drvh                 uart_driver                 -     @656 
#         rsp_port           uvm_analysis_port           -     @671 
#         seq_item_port      uvm_seq_item_pull_port      -     @663 
#       monh                 uart_monitor                -     @637 
#         monitor_port       uvm_analysis_port           -     @644 
#       seqrh                uart_seqencer               -     @679 
#         rsp_export         uvm_analysis_export         -     @686 
#         seq_item_export    uvm_seq_item_pull_imp       -     @780 
#         arbitration_queue  array                       0     -    
#         lock_queue         array                       0     -    
#         num_last_reqs      integral                    32    'd1  
#         num_last_rsps      integral                    32    'd1  
#     agnth[1]               uart_agent                  -     @512 
#       drvh                 uart_driver                 -     @814 
#         rsp_port           uvm_analysis_port           -     @829 
#         seq_item_port      uvm_seq_item_pull_port      -     @821 
#       monh                 uart_monitor                -     @795 
#         monitor_port       uvm_analysis_port           -     @802 
#       seqrh                uart_seqencer               -     @837 
#         rsp_export         uvm_analysis_export         -     @844 
#         seq_item_export    uvm_seq_item_pull_imp       -     @938 
#         arbitration_queue  array                       0     -    
#         lock_queue         array                       0     -    
#         num_last_reqs      integral                    32    'd1  
#         num_last_rsps      integral                    32    'd1  
#     sb                     uart_scoreboard             -     @628 
#       fifo_uart[0]         uvm_tlm_analysis_fifo #(T)  -     @952 
#         analysis_export    uvm_analysis_imp            -     @991 
#         get_ap             uvm_analysis_port           -     @983 
#         get_peek_export    uvm_get_peek_imp            -     @967 
#         put_ap             uvm_analysis_port           -     @975 
#         put_export         uvm_put_imp                 -     @959 
#       fifo_uart[1]         uvm_tlm_analysis_fifo #(T)  -     @999 
#         analysis_export    uvm_analysis_imp            -     @1038
#         get_ap             uvm_analysis_port           -     @1030
#         get_peek_export    uvm_get_peek_imp            -     @1014
#         put_ap             uvm_analysis_port           -     @1022
#         put_export         uvm_put_imp                 -     @1006
#     v_sequencer            uart_virtual_sequencer      -     @519 
#       rsp_export           uvm_analysis_export         -     @526 
#       seq_item_export      uvm_seq_item_pull_imp       -     @620 
#       arbitration_queue    array                       0     -    
#       lock_queue           array                       0     -    
#       num_last_reqs        integral                    32    'd1  
#       num_last_rsps        integral                    32    'd1  
# ------------------------------------------------------------------
# 
# ----------------------------------
# Name         Type      Size  Value
# ----------------------------------
# uart_data1   uart_xtn  -     @1046
#   wb_dat_i   integral  8     'd0  
#   wb_addr_i  integral  3     'd0  
#   wb_we_i    integral  1     'd0  
#   LCR        integral  8     'b0  
#   MCR        integral  8     'b0  
#   MSR        integral  8     'b0  
#   LSR        integral  8     'b0  
#   FCR        integral  8     'b0  
#   IIR        integral  8     'b0  
#   IER        integral  8     'b0  
#   DLL        integral  8     'd0  
#   DLM        integral  8     'd0  
# ----------------------------------
# ----------------------------------
# Name         Type      Size  Value
# ----------------------------------
# uart_data2   uart_xtn  -     @1050
#   wb_dat_i   integral  8     'd0  
#   wb_addr_i  integral  3     'd0  
#   wb_we_i    integral  1     'd0  
#   LCR        integral  8     'b0  
#   MCR        integral  8     'b0  
#   MSR        integral  8     'b0  
#   LSR        integral  8     'b0  
#   FCR        integral  8     'b0  
#   IIR        integral  8     'b0  
#   IER        integral  8     'b0  
#   DLL        integral  8     'd0  
#   DLM        integral  8     'd0  
# ----------------------------------
# The Value In The Tx FIFO in DUT1 is :  
# The Value In The Tx FIFO in DUT2 is :  
# The Value In The Rx FIFO in DUT1 is :  
# The Value In The Rx FIFO in DUT2 is :  
# The Value in DUT1 IIR is : 00000000 
# The Value in DUT2 IIR is : 00000000 
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [UVMTOP]     1
# ** Note: $finish    : C:/questasim64_2024.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ps  Iteration: 215  Instance: /top
# Saving coverage database on exit...
# End time: 17:58:39 on Mar 15,2025, Elapsed time: 0:00:10
# Errors: 0, Warnings: 2
