// Seed: 1742705753
module module_0;
  wire id_1, id_2, id_4 = id_1;
  wire id_5;
  assign module_1.type_14 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  always @(posedge id_4) id_3 = $display(1, 1 | id_6);
  wire id_8;
  wire id_9 = 1, id_10;
  reg  id_11;
  wire id_12;
  module_0 modCall_1 ();
  assign id_3 = id_9;
  always id_11 <= id_4;
endmodule
