// Seed: 2188874669
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd27,
    parameter id_7  = 32'd4
) (
    id_1[-1 : id_11],
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire _id_11;
  input wire id_10;
  input wire id_9;
  module_0 modCall_1 (
      id_21,
      id_2,
      id_21,
      id_15,
      id_14,
      id_18,
      id_16,
      id_16,
      id_24
  );
  inout wire id_8;
  input wire _id_7;
  or primCall (
      id_24,
      id_8,
      id_10,
      id_14,
      id_3,
      id_15,
      id_23,
      id_16,
      id_17,
      id_21,
      id_19,
      id_13,
      id_6,
      id_12,
      id_1,
      id_9,
      id_20
  );
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  wire [1 : id_7] id_27;
  assign id_19 = id_16;
endmodule
