Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xa6slx16-3-csg324

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\VHDLfile\P6CPU\MDC.v" into library work
Parsing module <MDC>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\splitter.v" into library work
Parsing module <splitter>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\Nadder.v" into library work
Parsing module <Nadder>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\mux.v" into library work
Parsing module <WDmux>.
Parsing module <ALUBmux>.
Parsing module <nPCmux>.
Parsing module <ALUAformux>.
Parsing module <ALUBformux>.
Parsing module <DM_WDformux>.
Parsing module <CMPAformux>.
Parsing module <CMPBformux>.
Parsing module <Raformux>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\MDM.v" into library work
Parsing module <MDM>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\GRF.v" into library work
Parsing module <GRF>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\EXT.v" into library work
Parsing module <EXT>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\DMfdata2mdata.v" into library work
Parsing module <DMfdata2mdata>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\DMEXT.v" into library work
Parsing module <DMEXT>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\comparator.v" into library work
Parsing module <comparator>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\byteen_generator.v" into library work
Parsing module <byteen_generator>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\adder.v" into library work
Parsing module <adder>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\WB.v" into library work
Parsing module <WB>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\stall_flush_signal_generator.v" into library work
Parsing module <stall_flush_signal_generator>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\signal_generator.v" into library work
Parsing module <signal_generator>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\MEM_WBReg.v" into library work
Parsing module <MEM_WBReg>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\MEM.v" into library work
Parsing module <MEM>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\instr_judge.v" into library work
Parsing module <instr_judge>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\IF_IDReg.v" into library work
Parsing module <IF_IDReg>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\IF.v" into library work
Parsing module <IF>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\ID_EXReg.v" into library work
Parsing module <ID_EXReg>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\ID.v" into library work
Parsing module <ID>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\forward_signal_generator.v" into library work
Parsing module <forward_signal_generator>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\EX_MEMReg.v" into library work
Parsing module <EX_MEMReg>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\EX.v" into library work
Parsing module <EX>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\AT_decoder.v" into library work
Parsing module <AT_decoder>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\hazard_solver.v" into library work
Parsing module <hazard_solver>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\datapath.v" into library work
Parsing module <datapath>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\controller.v" into library work
Parsing module <controller>.
Analyzing Verilog file "D:\VHDLfile\P6CPU\mips.v" into library work
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mips>.

Elaborating module <datapath>.

Elaborating module <IF>.

Elaborating module <PC>.

Elaborating module <adder>.

Elaborating module <nPCmux>.

Elaborating module <IF_IDReg>.

Elaborating module <ID>.

Elaborating module <GRF>.

Elaborating module <EXT>.

Elaborating module <CMPAformux>.

Elaborating module <CMPBformux>.

Elaborating module <Raformux>.

Elaborating module <Nadder>.

Elaborating module <splitter>.

Elaborating module <comparator>.

Elaborating module <ID_EXReg>.

Elaborating module <EX>.

Elaborating module <ALU>.

Elaborating module <ALUAformux>.

Elaborating module <ALUBformux>.

Elaborating module <ALUBmux>.

Elaborating module <MDM>.

Elaborating module <MDC>.

Elaborating module <EX_MEMReg>.
WARNING:HDLCompiler:1127 - "D:\VHDLfile\P6CPU\datapath.v" Line 255: Assignment to RA1_MEM ignored, since the identifier is never used

Elaborating module <MEM>.

Elaborating module <DM_WDformux>.

Elaborating module <DMEXT>.

Elaborating module <byteen_generator>.

Elaborating module <DMfdata2mdata>.

Elaborating module <MEM_WBReg>.

Elaborating module <WB>.

Elaborating module <WDmux>.

Elaborating module <controller>.

Elaborating module <instr_judge>.

Elaborating module <signal_generator>.

Elaborating module <hazard_solver>.

Elaborating module <AT_decoder>.

Elaborating module <forward_signal_generator>.

Elaborating module <stall_flush_signal_generator>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips>.
    Related source file is "D:\VHDLfile\P6CPU\mips.v".
    Summary:
	no macro.
Unit <mips> synthesized.

Synthesizing Unit <datapath>.
    Related source file is "D:\VHDLfile\P6CPU\datapath.v".
INFO:Xst:3210 - "D:\VHDLfile\P6CPU\datapath.v" line 229: Output port <RA1_MEM> of the instance <EX_MEM_uut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <datapath> synthesized.

Synthesizing Unit <IF>.
    Related source file is "D:\VHDLfile\P6CPU\IF.v".
    Summary:
	no macro.
Unit <IF> synthesized.

Synthesizing Unit <PC>.
    Related source file is "D:\VHDLfile\P6CPU\PC.v".
    Found 32-bit register for signal <PC>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <adder>.
    Related source file is "D:\VHDLfile\P6CPU\adder.v".
    Found 32-bit adder for signal <PC4> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.

Synthesizing Unit <nPCmux>.
    Related source file is "D:\VHDLfile\P6CPU\mux.v".
    Found 32-bit 4-to-1 multiplexer for signal <nPC> created at line 53.
    Summary:
	inferred   1 Multiplexer(s).
Unit <nPCmux> synthesized.

Synthesizing Unit <IF_IDReg>.
    Related source file is "D:\VHDLfile\P6CPU\IF_IDReg.v".
    Found 32-bit register for signal <PC4_ID>.
    Found 32-bit register for signal <PC_ID>.
    Found 32-bit register for signal <Instr_ID>.
    Summary:
	inferred  96 D-type flip-flop(s).
Unit <IF_IDReg> synthesized.

Synthesizing Unit <ID>.
    Related source file is "D:\VHDLfile\P6CPU\ID.v".
WARNING:Xst:647 - Input <Instr_ID<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ID> synthesized.

Synthesizing Unit <GRF>.
    Related source file is "D:\VHDLfile\P6CPU\GRF.v".
WARNING:Xst:647 - Input <PC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024-bit register for signal <n0057[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <RA1[4]_Register[31][31]_wide_mux_41_OUT> created at line 48.
    Found 32-bit 32-to-1 multiplexer for signal <RA2[4]_Register[31][31]_wide_mux_45_OUT> created at line 49.
    Found 5-bit comparator equal for signal <WA[4]_RA1[4]_equal_40_o> created at line 48
    Found 5-bit comparator equal for signal <WA[4]_RA2[4]_equal_44_o> created at line 49
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  36 Multiplexer(s).
Unit <GRF> synthesized.

Synthesizing Unit <EXT>.
    Related source file is "D:\VHDLfile\P6CPU\EXT.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <EXT> synthesized.

Synthesizing Unit <CMPAformux>.
    Related source file is "D:\VHDLfile\P6CPU\mux.v".
    Found 32-bit 8-to-1 multiplexer for signal <CMPA> created at line 114.
    Summary:
	inferred   1 Multiplexer(s).
Unit <CMPAformux> synthesized.

Synthesizing Unit <CMPBformux>.
    Related source file is "D:\VHDLfile\P6CPU\mux.v".
    Found 32-bit 8-to-1 multiplexer for signal <CMPB> created at line 132.
    Summary:
	inferred   1 Multiplexer(s).
Unit <CMPBformux> synthesized.

Synthesizing Unit <Raformux>.
    Related source file is "D:\VHDLfile\P6CPU\mux.v".
    Found 32-bit 8-to-1 multiplexer for signal <ra> created at line 149.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Raformux> synthesized.

Synthesizing Unit <Nadder>.
    Related source file is "D:\VHDLfile\P6CPU\Nadder.v".
WARNING:Xst:647 - Input <offset<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <Nadder> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Nadder> synthesized.

Synthesizing Unit <splitter>.
    Related source file is "D:\VHDLfile\P6CPU\splitter.v".
    Summary:
	no macro.
Unit <splitter> synthesized.

Synthesizing Unit <comparator>.
    Related source file is "D:\VHDLfile\P6CPU\comparator.v".
    Found 32-bit comparator greater for signal <larger> created at line 28
    Found 32-bit comparator equal for signal <equal> created at line 29
    Found 32-bit comparator greater for signal <smaller> created at line 30
    Summary:
	inferred   3 Comparator(s).
Unit <comparator> synthesized.

Synthesizing Unit <ID_EXReg>.
    Related source file is "D:\VHDLfile\P6CPU\ID_EXReg.v".
    Found 32-bit register for signal <RD2_EX>.
    Found 5-bit register for signal <shamt_EX>.
    Found 32-bit register for signal <EXTData_EX>.
    Found 32-bit register for signal <PC8_EX>.
    Found 32-bit register for signal <PC_EX>.
    Found 2-bit register for signal <WDCtrl_EX>.
    Found 1-bit register for signal <GRFWE_EX>.
    Found 5-bit register for signal <ALUCtrl_EX>.
    Found 1-bit register for signal <ALUBCtrl_EX>.
    Found 2-bit register for signal <DM_WE_EX>.
    Found 3-bit register for signal <MDCCtrl_EX>.
    Found 1-bit register for signal <start_EX>.
    Found 2-bit register for signal <MDM_RE_EX>.
    Found 2-bit register for signal <MDM_WE_EX>.
    Found 5-bit register for signal <RA1_EX>.
    Found 5-bit register for signal <RA2_EX>.
    Found 5-bit register for signal <WA_EX>.
    Found 3-bit register for signal <DMEXTCtrl_EX>.
    Found 2-bit register for signal <Tnew_EX>.
    Found 1-bit register for signal <jal_EX>.
    Found 1-bit register for signal <muldiv_R_EX>.
    Found 32-bit register for signal <RD1_EX>.
    Summary:
	inferred 206 D-type flip-flop(s).
Unit <ID_EXReg> synthesized.

Synthesizing Unit <EX>.
    Related source file is "D:\VHDLfile\P6CPU\EX.v".
WARNING:Xst:647 - Input <PC_EX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RD2_MEM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PC8_WB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RD2for> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <EX> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\VHDLfile\P6CPU\ALU.v".
    Found 32-bit subtractor for signal <SrcA[31]_SrcB[31]_sub_2_OUT> created at line 32.
    Found 32-bit adder for signal <SrcA[31]_SrcB[31]_add_0_OUT> created at line 31.
    Found 32-bit shifter logical left for signal <SrcB[31]_shamt[4]_shift_left_3_OUT> created at line 35
    Found 32-bit shifter logical right for signal <SrcB[31]_shamt[4]_shift_right_4_OUT> created at line 36
    Found 32-bit shifter logical left for signal <SrcB[31]_SrcA[4]_shift_left_5_OUT> created at line 37
    Found 32-bit shifter logical right for signal <SrcB[31]_SrcA[4]_shift_right_6_OUT> created at line 38
    Found 32-bit shifter arithmetic right for signal <SrcB[31]_shamt[4]_shift_right_7_OUT> created at line 39
    Found 32-bit shifter arithmetic right for signal <SrcB[31]_SrcA[4]_shift_right_8_OUT> created at line 40
    Found 32-bit 16-to-1 multiplexer for signal <_n0089> created at line 26.
    Found 32-bit comparator greater for signal <SrcB[31]_SrcA[31]_LessThan_14_o> created at line 44
    Found 32-bit comparator greater for signal <SrcA[31]_SrcB[31]_LessThan_16_o> created at line 45
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <ALUAformux>.
    Related source file is "D:\VHDLfile\P6CPU\mux.v".
    Summary:
	no macro.
Unit <ALUAformux> synthesized.

Synthesizing Unit <ALUBformux>.
    Related source file is "D:\VHDLfile\P6CPU\mux.v".
    Summary:
	no macro.
Unit <ALUBformux> synthesized.

Synthesizing Unit <ALUBmux>.
    Related source file is "D:\VHDLfile\P6CPU\mux.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <ALUBmux> synthesized.

Synthesizing Unit <MDM>.
    Related source file is "D:\VHDLfile\P6CPU\MDM.v".
        s0 = 4'b0000
        s1 = 4'b0001
        s2 = 4'b0010
        s3 = 4'b0011
        s4 = 4'b0100
        s5 = 4'b0101
        s6 = 4'b0110
        s7 = 4'b0111
        s8 = 4'b1000
        s9 = 4'b1001
        s10 = 4'b1010
    Found 32-bit register for signal <hi>.
    Found 32-bit register for signal <lo>.
    Found 3-bit register for signal <ctrl>.
    Found 4-bit register for signal <st>.
    Found 32-bit register for signal <A>.
    Found 32-bit register for signal <B>.
    Found 16x2-bit Read Only RAM for signal <_n0134>
    Found 32-bit 4-to-1 multiplexer for signal <MDM_RD> created at line 31.
WARNING:Xst:737 - Found 1-bit latch for signal <nst<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nst<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nst<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nst<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred 135 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred   9 Multiplexer(s).
Unit <MDM> synthesized.

Synthesizing Unit <MDC>.
    Related source file is "D:\VHDLfile\P6CPU\MDC.v".
    Found 64-bit adder for signal <hi[31]_SrcA[31]_add_7_OUT> created at line 44.
    Found 32x32-bit multiplier for signal <SrcA[31]_SrcB[31]_MuLt_0_OUT> created at line 34.
    Found 32x32-bit multiplier for signal <SrcA[31]_SrcB[31]_MuLt_1_OUT> created at line 35.
    Found 64x64-bit multiplier for signal <n0019> created at line 44.
    Found 32-bit 7-to-1 multiplexer for signal <MDCResult_hi> created at line 33.
    Found 32-bit 7-to-1 multiplexer for signal <MDCResult_lo> created at line 33.
    Summary:
	inferred   3 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <MDC> synthesized.

Synthesizing Unit <div_32s_32s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 32-bit subtractor for signal <b[31]_unary_minus_3_OUT> created at line 0.
    Found 64-bit adder for signal <n3514> created at line 0.
    Found 64-bit adder for signal <GND_27_o_b[31]_add_5_OUT> created at line 0.
    Found 63-bit adder for signal <n3518> created at line 0.
    Found 63-bit adder for signal <GND_27_o_b[31]_add_7_OUT> created at line 0.
    Found 62-bit adder for signal <n3522> created at line 0.
    Found 62-bit adder for signal <GND_27_o_b[31]_add_9_OUT> created at line 0.
    Found 61-bit adder for signal <n3526> created at line 0.
    Found 61-bit adder for signal <GND_27_o_b[31]_add_11_OUT> created at line 0.
    Found 60-bit adder for signal <n3530> created at line 0.
    Found 60-bit adder for signal <GND_27_o_b[31]_add_13_OUT> created at line 0.
    Found 59-bit adder for signal <n3534> created at line 0.
    Found 59-bit adder for signal <GND_27_o_b[31]_add_15_OUT> created at line 0.
    Found 58-bit adder for signal <n3538> created at line 0.
    Found 58-bit adder for signal <GND_27_o_b[31]_add_17_OUT> created at line 0.
    Found 57-bit adder for signal <n3542> created at line 0.
    Found 57-bit adder for signal <GND_27_o_b[31]_add_19_OUT> created at line 0.
    Found 56-bit adder for signal <n3546> created at line 0.
    Found 56-bit adder for signal <GND_27_o_b[31]_add_21_OUT> created at line 0.
    Found 55-bit adder for signal <n3550> created at line 0.
    Found 55-bit adder for signal <GND_27_o_b[31]_add_23_OUT> created at line 0.
    Found 54-bit adder for signal <n3554> created at line 0.
    Found 54-bit adder for signal <GND_27_o_b[31]_add_25_OUT> created at line 0.
    Found 53-bit adder for signal <n3558> created at line 0.
    Found 53-bit adder for signal <GND_27_o_b[31]_add_27_OUT> created at line 0.
    Found 52-bit adder for signal <n3562> created at line 0.
    Found 52-bit adder for signal <GND_27_o_b[31]_add_29_OUT> created at line 0.
    Found 51-bit adder for signal <n3566> created at line 0.
    Found 51-bit adder for signal <GND_27_o_b[31]_add_31_OUT> created at line 0.
    Found 50-bit adder for signal <n3570> created at line 0.
    Found 50-bit adder for signal <GND_27_o_b[31]_add_33_OUT> created at line 0.
    Found 49-bit adder for signal <n3574> created at line 0.
    Found 49-bit adder for signal <GND_27_o_b[31]_add_35_OUT> created at line 0.
    Found 48-bit adder for signal <n3578> created at line 0.
    Found 48-bit adder for signal <GND_27_o_b[31]_add_37_OUT> created at line 0.
    Found 47-bit adder for signal <n3582> created at line 0.
    Found 47-bit adder for signal <GND_27_o_b[31]_add_39_OUT> created at line 0.
    Found 46-bit adder for signal <n3586> created at line 0.
    Found 46-bit adder for signal <GND_27_o_b[31]_add_41_OUT> created at line 0.
    Found 45-bit adder for signal <n3590> created at line 0.
    Found 45-bit adder for signal <GND_27_o_b[31]_add_43_OUT> created at line 0.
    Found 44-bit adder for signal <n3594> created at line 0.
    Found 44-bit adder for signal <GND_27_o_b[31]_add_45_OUT> created at line 0.
    Found 43-bit adder for signal <n3598> created at line 0.
    Found 43-bit adder for signal <GND_27_o_b[31]_add_47_OUT> created at line 0.
    Found 42-bit adder for signal <n3602> created at line 0.
    Found 42-bit adder for signal <GND_27_o_b[31]_add_49_OUT> created at line 0.
    Found 41-bit adder for signal <n3606> created at line 0.
    Found 41-bit adder for signal <GND_27_o_b[31]_add_51_OUT> created at line 0.
    Found 40-bit adder for signal <n3610> created at line 0.
    Found 40-bit adder for signal <GND_27_o_b[31]_add_53_OUT> created at line 0.
    Found 39-bit adder for signal <n3614> created at line 0.
    Found 39-bit adder for signal <GND_27_o_b[31]_add_55_OUT> created at line 0.
    Found 38-bit adder for signal <n3618> created at line 0.
    Found 38-bit adder for signal <GND_27_o_b[31]_add_57_OUT> created at line 0.
    Found 37-bit adder for signal <n3622> created at line 0.
    Found 37-bit adder for signal <GND_27_o_b[31]_add_59_OUT> created at line 0.
    Found 36-bit adder for signal <n3626> created at line 0.
    Found 36-bit adder for signal <GND_27_o_b[31]_add_61_OUT> created at line 0.
    Found 35-bit adder for signal <n3630> created at line 0.
    Found 35-bit adder for signal <GND_27_o_b[31]_add_63_OUT> created at line 0.
    Found 34-bit adder for signal <n3634> created at line 0.
    Found 34-bit adder for signal <GND_27_o_b[31]_add_65_OUT> created at line 0.
    Found 33-bit adder for signal <n3638> created at line 0.
    Found 33-bit adder for signal <GND_27_o_b[31]_add_67_OUT> created at line 0.
    Found 33-bit adder for signal <GND_27_o_BUS_0001_add_70_OUT[32:0]> created at line 0.
    Found 64-bit comparator greater for signal <BUS_0001_INV_1759_o> created at line 0
    Found 63-bit comparator greater for signal <BUS_0002_INV_1758_o> created at line 0
    Found 62-bit comparator greater for signal <BUS_0003_INV_1757_o> created at line 0
    Found 61-bit comparator greater for signal <BUS_0004_INV_1756_o> created at line 0
    Found 60-bit comparator greater for signal <BUS_0005_INV_1755_o> created at line 0
    Found 59-bit comparator greater for signal <BUS_0006_INV_1754_o> created at line 0
    Found 58-bit comparator greater for signal <BUS_0007_INV_1753_o> created at line 0
    Found 57-bit comparator greater for signal <BUS_0008_INV_1752_o> created at line 0
    Found 56-bit comparator greater for signal <BUS_0009_INV_1751_o> created at line 0
    Found 55-bit comparator greater for signal <BUS_0010_INV_1750_o> created at line 0
    Found 54-bit comparator greater for signal <BUS_0011_INV_1749_o> created at line 0
    Found 53-bit comparator greater for signal <BUS_0012_INV_1748_o> created at line 0
    Found 52-bit comparator greater for signal <BUS_0013_INV_1747_o> created at line 0
    Found 51-bit comparator greater for signal <BUS_0014_INV_1746_o> created at line 0
    Found 50-bit comparator greater for signal <BUS_0015_INV_1745_o> created at line 0
    Found 49-bit comparator greater for signal <BUS_0016_INV_1744_o> created at line 0
    Found 48-bit comparator greater for signal <BUS_0017_INV_1743_o> created at line 0
    Found 47-bit comparator greater for signal <BUS_0018_INV_1742_o> created at line 0
    Found 46-bit comparator greater for signal <BUS_0019_INV_1741_o> created at line 0
    Found 45-bit comparator greater for signal <BUS_0020_INV_1740_o> created at line 0
    Found 44-bit comparator greater for signal <BUS_0021_INV_1739_o> created at line 0
    Found 43-bit comparator greater for signal <BUS_0022_INV_1738_o> created at line 0
    Found 42-bit comparator greater for signal <BUS_0023_INV_1737_o> created at line 0
    Found 41-bit comparator greater for signal <BUS_0024_INV_1736_o> created at line 0
    Found 40-bit comparator greater for signal <BUS_0025_INV_1735_o> created at line 0
    Found 39-bit comparator greater for signal <BUS_0026_INV_1734_o> created at line 0
    Found 38-bit comparator greater for signal <BUS_0027_INV_1733_o> created at line 0
    Found 37-bit comparator greater for signal <BUS_0028_INV_1732_o> created at line 0
    Found 36-bit comparator greater for signal <BUS_0029_INV_1731_o> created at line 0
    Found 35-bit comparator greater for signal <BUS_0030_INV_1730_o> created at line 0
    Found 34-bit comparator greater for signal <BUS_0031_INV_1729_o> created at line 0
    Found 33-bit comparator greater for signal <BUS_0032_INV_1728_o> created at line 0
    Found 32-bit comparator greater for signal <BUS_0033_INV_1727_o> created at line 0
    Summary:
	inferred  67 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 996 Multiplexer(s).
Unit <div_32s_32s> synthesized.

Synthesizing Unit <rem_32s_32s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 32-bit subtractor for signal <b[31]_unary_minus_3_OUT> created at line 0.
    Found 64-bit adder for signal <n3511> created at line 0.
    Found 64-bit adder for signal <GND_29_o_b[31]_add_5_OUT> created at line 0.
    Found 63-bit adder for signal <n3515> created at line 0.
    Found 63-bit adder for signal <GND_29_o_b[31]_add_7_OUT> created at line 0.
    Found 62-bit adder for signal <n3519> created at line 0.
    Found 62-bit adder for signal <GND_29_o_b[31]_add_9_OUT> created at line 0.
    Found 61-bit adder for signal <n3523> created at line 0.
    Found 61-bit adder for signal <GND_29_o_b[31]_add_11_OUT> created at line 0.
    Found 60-bit adder for signal <n3527> created at line 0.
    Found 60-bit adder for signal <GND_29_o_b[31]_add_13_OUT> created at line 0.
    Found 59-bit adder for signal <n3531> created at line 0.
    Found 59-bit adder for signal <GND_29_o_b[31]_add_15_OUT> created at line 0.
    Found 58-bit adder for signal <n3535> created at line 0.
    Found 58-bit adder for signal <GND_29_o_b[31]_add_17_OUT> created at line 0.
    Found 57-bit adder for signal <n3539> created at line 0.
    Found 57-bit adder for signal <GND_29_o_b[31]_add_19_OUT> created at line 0.
    Found 56-bit adder for signal <n3543> created at line 0.
    Found 56-bit adder for signal <GND_29_o_b[31]_add_21_OUT> created at line 0.
    Found 55-bit adder for signal <n3547> created at line 0.
    Found 55-bit adder for signal <GND_29_o_b[31]_add_23_OUT> created at line 0.
    Found 54-bit adder for signal <n3551> created at line 0.
    Found 54-bit adder for signal <GND_29_o_b[31]_add_25_OUT> created at line 0.
    Found 53-bit adder for signal <n3555> created at line 0.
    Found 53-bit adder for signal <GND_29_o_b[31]_add_27_OUT> created at line 0.
    Found 52-bit adder for signal <n3559> created at line 0.
    Found 52-bit adder for signal <GND_29_o_b[31]_add_29_OUT> created at line 0.
    Found 51-bit adder for signal <n3563> created at line 0.
    Found 51-bit adder for signal <GND_29_o_b[31]_add_31_OUT> created at line 0.
    Found 50-bit adder for signal <n3567> created at line 0.
    Found 50-bit adder for signal <GND_29_o_b[31]_add_33_OUT> created at line 0.
    Found 49-bit adder for signal <n3571> created at line 0.
    Found 49-bit adder for signal <GND_29_o_b[31]_add_35_OUT> created at line 0.
    Found 48-bit adder for signal <n3575> created at line 0.
    Found 48-bit adder for signal <GND_29_o_b[31]_add_37_OUT> created at line 0.
    Found 47-bit adder for signal <n3579> created at line 0.
    Found 47-bit adder for signal <GND_29_o_b[31]_add_39_OUT> created at line 0.
    Found 46-bit adder for signal <n3583> created at line 0.
    Found 46-bit adder for signal <GND_29_o_b[31]_add_41_OUT> created at line 0.
    Found 45-bit adder for signal <n3587> created at line 0.
    Found 45-bit adder for signal <GND_29_o_b[31]_add_43_OUT> created at line 0.
    Found 44-bit adder for signal <n3591> created at line 0.
    Found 44-bit adder for signal <GND_29_o_b[31]_add_45_OUT> created at line 0.
    Found 43-bit adder for signal <n3595> created at line 0.
    Found 43-bit adder for signal <GND_29_o_b[31]_add_47_OUT> created at line 0.
    Found 42-bit adder for signal <n3599> created at line 0.
    Found 42-bit adder for signal <GND_29_o_b[31]_add_49_OUT> created at line 0.
    Found 41-bit adder for signal <n3603> created at line 0.
    Found 41-bit adder for signal <GND_29_o_b[31]_add_51_OUT> created at line 0.
    Found 40-bit adder for signal <n3607> created at line 0.
    Found 40-bit adder for signal <GND_29_o_b[31]_add_53_OUT> created at line 0.
    Found 39-bit adder for signal <n3611> created at line 0.
    Found 39-bit adder for signal <GND_29_o_b[31]_add_55_OUT> created at line 0.
    Found 38-bit adder for signal <n3615> created at line 0.
    Found 38-bit adder for signal <GND_29_o_b[31]_add_57_OUT> created at line 0.
    Found 37-bit adder for signal <n3619> created at line 0.
    Found 37-bit adder for signal <GND_29_o_b[31]_add_59_OUT> created at line 0.
    Found 36-bit adder for signal <n3623> created at line 0.
    Found 36-bit adder for signal <GND_29_o_b[31]_add_61_OUT> created at line 0.
    Found 35-bit adder for signal <n3627> created at line 0.
    Found 35-bit adder for signal <GND_29_o_b[31]_add_63_OUT> created at line 0.
    Found 34-bit adder for signal <n3631> created at line 0.
    Found 34-bit adder for signal <GND_29_o_b[31]_add_65_OUT> created at line 0.
    Found 33-bit adder for signal <n3635> created at line 0.
    Found 33-bit adder for signal <GND_29_o_b[31]_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <n3639> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_69_OUT> created at line 0.
    Found 32-bit adder for signal <GND_29_o_a[31]_add_70_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  69 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1059 Multiplexer(s).
Unit <rem_32s_32s> synthesized.

Synthesizing Unit <div_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_30_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_30_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_30_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_30_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_30_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_30_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_30_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_30_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_30_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_30_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_30_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_30_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_30_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_30_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_30_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_30_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_30_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_30_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_30_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_30_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_30_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_30_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_30_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_30_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_30_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_30_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_30_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_30_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_30_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_30_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_30_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_30_o_b[31]_add_63_OUT> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 993 Multiplexer(s).
Unit <div_32u_32u> synthesized.

Synthesizing Unit <mod_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_31_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_31_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_31_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_31_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_31_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_31_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_31_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_31_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_31_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_31_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_31_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_31_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_31_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_31_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_31_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_31_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_31_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_31_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_31_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_31_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_31_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_31_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_31_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_31_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_31_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_31_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_31_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_31_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_31_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_31_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_31_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_31_o_b[31]_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n3564> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_65_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 994 Multiplexer(s).
Unit <mod_32u_32u> synthesized.

Synthesizing Unit <EX_MEMReg>.
    Related source file is "D:\VHDLfile\P6CPU\EX_MEMReg.v".
    Found 32-bit register for signal <MDM_RD_MEM>.
    Found 32-bit register for signal <RD2_MEM>.
    Found 32-bit register for signal <PC8_MEM>.
    Found 32-bit register for signal <PC_MEM>.
    Found 2-bit register for signal <WDCtrl_MEM>.
    Found 1-bit register for signal <GRFWE_MEM>.
    Found 2-bit register for signal <DM_WE_MEM>.
    Found 5-bit register for signal <RA1_MEM>.
    Found 5-bit register for signal <RA2_MEM>.
    Found 5-bit register for signal <WA_MEM>.
    Found 3-bit register for signal <DMEXTCtrl_MEM>.
    Found 2-bit register for signal <Tnew_MEM>.
    Found 1-bit register for signal <jal_MEM>.
    Found 1-bit register for signal <muldiv_R_MEM>.
    Found 32-bit register for signal <ALUResult_MEM>.
    Found 2-bit subtractor for signal <Tnew_EX[1]_GND_37_o_sub_3_OUT> created at line 88.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 187 D-type flip-flop(s).
Unit <EX_MEMReg> synthesized.

Synthesizing Unit <MEM>.
    Related source file is "D:\VHDLfile\P6CPU\MEM.v".
    Summary:
	no macro.
Unit <MEM> synthesized.

Synthesizing Unit <DM_WDformux>.
    Related source file is "D:\VHDLfile\P6CPU\mux.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <DM_WDformux> synthesized.

Synthesizing Unit <DMEXT>.
    Related source file is "D:\VHDLfile\P6CPU\DMEXT.v".
    Found 1-bit 4-to-1 multiplexer for signal <Ad[1]_GND_40_o_wide_mux_0_OUT<7>> created at line 31.
    Found 1-bit 4-to-1 multiplexer for signal <Ad[1]_GND_40_o_wide_mux_0_OUT<6>> created at line 31.
    Found 1-bit 4-to-1 multiplexer for signal <Ad[1]_GND_40_o_wide_mux_0_OUT<5>> created at line 31.
    Found 1-bit 4-to-1 multiplexer for signal <Ad[1]_GND_40_o_wide_mux_0_OUT<4>> created at line 31.
    Found 1-bit 4-to-1 multiplexer for signal <Ad[1]_GND_40_o_wide_mux_0_OUT<3>> created at line 31.
    Found 1-bit 4-to-1 multiplexer for signal <Ad[1]_GND_40_o_wide_mux_0_OUT<2>> created at line 31.
    Found 1-bit 4-to-1 multiplexer for signal <Ad[1]_GND_40_o_wide_mux_0_OUT<1>> created at line 31.
    Found 1-bit 4-to-1 multiplexer for signal <Ad[1]_GND_40_o_wide_mux_0_OUT<0>> created at line 31.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <EXTData<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  32 Latch(s).
	inferred  57 Multiplexer(s).
Unit <DMEXT> synthesized.

Synthesizing Unit <byteen_generator>.
    Related source file is "D:\VHDLfile\P6CPU\byteen_generator.v".
    Found 4-bit 4-to-1 multiplexer for signal <byteen> created at line 29.
    Summary:
	inferred   1 Multiplexer(s).
Unit <byteen_generator> synthesized.

Synthesizing Unit <DMfdata2mdata>.
    Related source file is "D:\VHDLfile\P6CPU\DMfdata2mdata.v".
    Summary:
	no macro.
Unit <DMfdata2mdata> synthesized.

Synthesizing Unit <MEM_WBReg>.
    Related source file is "D:\VHDLfile\P6CPU\MEM_WBReg.v".
    Found 32-bit register for signal <MDM_RD_WB>.
    Found 32-bit register for signal <ReadData_WB>.
    Found 32-bit register for signal <PC8_WB>.
    Found 2-bit register for signal <WDCtrl_WB>.
    Found 1-bit register for signal <GRFWE_WB>.
    Found 5-bit register for signal <WA_WB>.
    Found 2-bit register for signal <Tnew_WB>.
    Found 32-bit register for signal <PC_WB>.
    Found 32-bit register for signal <ALUResult_WB>.
    Found 2-bit subtractor for signal <Tnew_MEM[1]_GND_75_o_sub_3_OUT> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 170 D-type flip-flop(s).
Unit <MEM_WBReg> synthesized.

Synthesizing Unit <WB>.
    Related source file is "D:\VHDLfile\P6CPU\WB.v".
    Summary:
	no macro.
Unit <WB> synthesized.

Synthesizing Unit <WDmux>.
    Related source file is "D:\VHDLfile\P6CPU\mux.v".
    Found 32-bit 4-to-1 multiplexer for signal <WD> created at line 31.
    Summary:
	inferred   1 Multiplexer(s).
Unit <WDmux> synthesized.

Synthesizing Unit <controller>.
    Related source file is "D:\VHDLfile\P6CPU\controller.v".
    Summary:
	no macro.
Unit <controller> synthesized.

Synthesizing Unit <instr_judge>.
    Related source file is "D:\VHDLfile\P6CPU\instr_judge.v".
WARNING:Xst:647 - Input <Instr<15:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Instr<25:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <instr_judge> synthesized.

Synthesizing Unit <signal_generator>.
    Related source file is "D:\VHDLfile\P6CPU\signal_generator.v".
    Found 1-bit tristate buffer for signal <ALUCtrl<0>> created at line 153
    Summary:
	inferred 126 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <signal_generator> synthesized.

Synthesizing Unit <hazard_solver>.
    Related source file is "D:\VHDLfile\P6CPU\hazard_solver.v".
    Summary:
	no macro.
Unit <hazard_solver> synthesized.

Synthesizing Unit <AT_decoder>.
    Related source file is "D:\VHDLfile\P6CPU\AT_decoder.v".
WARNING:Xst:647 - Input <Instr<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Instr<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   6 Multiplexer(s).
Unit <AT_decoder> synthesized.

Synthesizing Unit <forward_signal_generator>.
    Related source file is "D:\VHDLfile\P6CPU\forward_signal_generator.v".
WARNING:Xst:647 - Input <Tnew_MEM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Tnew_WB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <RA1_ID[4]_WA_EX[4]_equal_1_o> created at line 46
    Found 5-bit comparator equal for signal <RA1_ID[4]_WA_MEM[4]_equal_3_o> created at line 48
    Found 5-bit comparator equal for signal <RA1_ID[4]_WA_WB[4]_equal_7_o> created at line 50
    Found 5-bit comparator equal for signal <RA2_ID[4]_WA_EX[4]_equal_12_o> created at line 58
    Found 5-bit comparator equal for signal <RA2_ID[4]_WA_MEM[4]_equal_14_o> created at line 60
    Found 5-bit comparator equal for signal <RA2_ID[4]_WA_WB[4]_equal_18_o> created at line 62
    Found 5-bit comparator equal for signal <RA1_EX[4]_WA_MEM[4]_equal_34_o> created at line 81
    Found 5-bit comparator equal for signal <RA1_EX[4]_WA_WB[4]_equal_38_o> created at line 83
    Found 5-bit comparator equal for signal <RA2_EX[4]_WA_MEM[4]_equal_42_o> created at line 91
    Found 5-bit comparator equal for signal <RA2_EX[4]_WA_WB[4]_equal_46_o> created at line 93
    Found 5-bit comparator equal for signal <RA2_MEM[4]_WA_WB[4]_equal_50_o> created at line 101
    Summary:
	inferred  11 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <forward_signal_generator> synthesized.

Synthesizing Unit <stall_flush_signal_generator>.
    Related source file is "D:\VHDLfile\P6CPU\stall_flush_signal_generator.v".
    Found 5-bit comparator equal for signal <RA1_ID[4]_WA_EX[4]_equal_1_o> created at line 39
    Found 2-bit comparator greater for signal <Tuse_RA1[1]_Tnew_EX[1]_LessThan_3_o> created at line 39
    Found 5-bit comparator equal for signal <RA1_ID[4]_WA_MEM[4]_equal_4_o> created at line 40
    Found 2-bit comparator greater for signal <Tuse_RA1[1]_Tnew_MEM[1]_LessThan_6_o> created at line 40
    Found 5-bit comparator equal for signal <RA1_ID[4]_WA_WB[4]_equal_7_o> created at line 41
    Found 2-bit comparator greater for signal <Tuse_RA1[1]_Tnew_WB[1]_LessThan_9_o> created at line 41
    Found 5-bit comparator equal for signal <RA2_ID[4]_WA_EX[4]_equal_10_o> created at line 43
    Found 2-bit comparator greater for signal <Tuse_RA2[1]_Tnew_EX[1]_LessThan_12_o> created at line 43
    Found 5-bit comparator equal for signal <RA2_ID[4]_WA_MEM[4]_equal_13_o> created at line 44
    Found 2-bit comparator greater for signal <Tuse_RA2[1]_Tnew_MEM[1]_LessThan_15_o> created at line 44
    Found 5-bit comparator equal for signal <RA2_ID[4]_WA_WB[4]_equal_16_o> created at line 45
    Found 2-bit comparator greater for signal <Tuse_RA2[1]_Tnew_WB[1]_LessThan_18_o> created at line 45
    Summary:
	inferred  12 Comparator(s).
Unit <stall_flush_signal_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x2-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 3
 32x32-bit multiplier                                  : 2
 64x64-bit multiplier                                  : 1
# Adders/Subtractors                                   : 273
 2-bit subtractor                                      : 2
 32-bit adder                                          : 8
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 4
 33-bit adder                                          : 9
 34-bit adder                                          : 8
 35-bit adder                                          : 8
 36-bit adder                                          : 8
 37-bit adder                                          : 8
 38-bit adder                                          : 8
 39-bit adder                                          : 8
 40-bit adder                                          : 8
 41-bit adder                                          : 8
 42-bit adder                                          : 8
 43-bit adder                                          : 8
 44-bit adder                                          : 8
 45-bit adder                                          : 8
 46-bit adder                                          : 8
 47-bit adder                                          : 8
 48-bit adder                                          : 8
 49-bit adder                                          : 8
 50-bit adder                                          : 8
 51-bit adder                                          : 8
 52-bit adder                                          : 8
 53-bit adder                                          : 8
 54-bit adder                                          : 8
 55-bit adder                                          : 8
 56-bit adder                                          : 8
 57-bit adder                                          : 8
 58-bit adder                                          : 8
 59-bit adder                                          : 8
 60-bit adder                                          : 8
 61-bit adder                                          : 8
 62-bit adder                                          : 8
 63-bit adder                                          : 8
 64-bit adder                                          : 9
# Registers                                            : 57
 1-bit register                                        : 9
 1024-bit register                                     : 1
 2-bit register                                        : 10
 3-bit register                                        : 4
 32-bit register                                       : 23
 4-bit register                                        : 1
 5-bit register                                        : 9
# Latches                                              : 36
 1-bit latch                                           : 36
# Comparators                                          : 162
 2-bit comparator greater                              : 6
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 5
 32-bit comparator lessequal                           : 3
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 3
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 3
 35-bit comparator greater                             : 1
 35-bit comparator lessequal                           : 3
 36-bit comparator greater                             : 1
 36-bit comparator lessequal                           : 3
 37-bit comparator greater                             : 1
 37-bit comparator lessequal                           : 3
 38-bit comparator greater                             : 1
 38-bit comparator lessequal                           : 3
 39-bit comparator greater                             : 1
 39-bit comparator lessequal                           : 3
 40-bit comparator greater                             : 1
 40-bit comparator lessequal                           : 3
 41-bit comparator greater                             : 1
 41-bit comparator lessequal                           : 3
 42-bit comparator greater                             : 1
 42-bit comparator lessequal                           : 3
 43-bit comparator greater                             : 1
 43-bit comparator lessequal                           : 3
 44-bit comparator greater                             : 1
 44-bit comparator lessequal                           : 3
 45-bit comparator greater                             : 1
 45-bit comparator lessequal                           : 3
 46-bit comparator greater                             : 1
 46-bit comparator lessequal                           : 3
 47-bit comparator greater                             : 1
 47-bit comparator lessequal                           : 3
 48-bit comparator greater                             : 1
 48-bit comparator lessequal                           : 3
 49-bit comparator greater                             : 1
 49-bit comparator lessequal                           : 3
 5-bit comparator equal                                : 19
 50-bit comparator greater                             : 1
 50-bit comparator lessequal                           : 3
 51-bit comparator greater                             : 1
 51-bit comparator lessequal                           : 3
 52-bit comparator greater                             : 1
 52-bit comparator lessequal                           : 3
 53-bit comparator greater                             : 1
 53-bit comparator lessequal                           : 3
 54-bit comparator greater                             : 1
 54-bit comparator lessequal                           : 3
 55-bit comparator greater                             : 1
 55-bit comparator lessequal                           : 3
 56-bit comparator greater                             : 1
 56-bit comparator lessequal                           : 3
 57-bit comparator greater                             : 1
 57-bit comparator lessequal                           : 3
 58-bit comparator greater                             : 1
 58-bit comparator lessequal                           : 3
 59-bit comparator greater                             : 1
 59-bit comparator lessequal                           : 3
 60-bit comparator greater                             : 1
 60-bit comparator lessequal                           : 3
 61-bit comparator greater                             : 1
 61-bit comparator lessequal                           : 3
 62-bit comparator greater                             : 1
 62-bit comparator lessequal                           : 3
 63-bit comparator greater                             : 1
 63-bit comparator lessequal                           : 3
 64-bit comparator greater                             : 1
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4309
 1-bit 2-to-1 multiplexer                              : 4125
 1-bit 4-to-1 multiplexer                              : 8
 2-bit 2-to-1 multiplexer                              : 50
 3-bit 2-to-1 multiplexer                              : 27
 32-bit 2-to-1 multiplexer                             : 62
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 25
# Logic shifters                                       : 6
 32-bit shifter arithmetic right                       : 2
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 2
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <MDM>.
INFO:Xst:3231 - The small RAM <Mram__n0134> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <st>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MDM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x2-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 3
 32x32-bit multiplier                                  : 3
# Adders/Subtractors                                   : 143
 2-bit subtractor                                      : 2
 32-bit adder                                          : 4
 32-bit adder carry in                                 : 130
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 4
 33-bit adder                                          : 1
 64-bit adder                                          : 1
# Registers                                            : 1845
 Flip-Flops                                            : 1845
# Comparators                                          : 162
 2-bit comparator greater                              : 6
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 5
 32-bit comparator lessequal                           : 3
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 3
 34-bit comparator greater                             : 1
 34-bit comparator lessequal                           : 3
 35-bit comparator greater                             : 1
 35-bit comparator lessequal                           : 3
 36-bit comparator greater                             : 1
 36-bit comparator lessequal                           : 3
 37-bit comparator greater                             : 1
 37-bit comparator lessequal                           : 3
 38-bit comparator greater                             : 1
 38-bit comparator lessequal                           : 3
 39-bit comparator greater                             : 1
 39-bit comparator lessequal                           : 3
 40-bit comparator greater                             : 1
 40-bit comparator lessequal                           : 3
 41-bit comparator greater                             : 1
 41-bit comparator lessequal                           : 3
 42-bit comparator greater                             : 1
 42-bit comparator lessequal                           : 3
 43-bit comparator greater                             : 1
 43-bit comparator lessequal                           : 3
 44-bit comparator greater                             : 1
 44-bit comparator lessequal                           : 3
 45-bit comparator greater                             : 1
 45-bit comparator lessequal                           : 3
 46-bit comparator greater                             : 1
 46-bit comparator lessequal                           : 3
 47-bit comparator greater                             : 1
 47-bit comparator lessequal                           : 3
 48-bit comparator greater                             : 1
 48-bit comparator lessequal                           : 3
 49-bit comparator greater                             : 1
 49-bit comparator lessequal                           : 3
 5-bit comparator equal                                : 19
 50-bit comparator greater                             : 1
 50-bit comparator lessequal                           : 3
 51-bit comparator greater                             : 1
 51-bit comparator lessequal                           : 3
 52-bit comparator greater                             : 1
 52-bit comparator lessequal                           : 3
 53-bit comparator greater                             : 1
 53-bit comparator lessequal                           : 3
 54-bit comparator greater                             : 1
 54-bit comparator lessequal                           : 3
 55-bit comparator greater                             : 1
 55-bit comparator lessequal                           : 3
 56-bit comparator greater                             : 1
 56-bit comparator lessequal                           : 3
 57-bit comparator greater                             : 1
 57-bit comparator lessequal                           : 3
 58-bit comparator greater                             : 1
 58-bit comparator lessequal                           : 3
 59-bit comparator greater                             : 1
 59-bit comparator lessequal                           : 3
 60-bit comparator greater                             : 1
 60-bit comparator lessequal                           : 3
 61-bit comparator greater                             : 1
 61-bit comparator lessequal                           : 3
 62-bit comparator greater                             : 1
 62-bit comparator lessequal                           : 3
 63-bit comparator greater                             : 1
 63-bit comparator lessequal                           : 3
 64-bit comparator greater                             : 1
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4309
 1-bit 2-to-1 multiplexer                              : 4125
 1-bit 4-to-1 multiplexer                              : 8
 2-bit 2-to-1 multiplexer                              : 50
 3-bit 2-to-1 multiplexer                              : 27
 32-bit 2-to-1 multiplexer                             : 62
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 25
# Logic shifters                                       : 6
 32-bit shifter arithmetic right                       : 2
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 2
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <shamt_EX_2> in Unit <ID_EXReg> is equivalent to the following FF/Latch, which will be removed : <EXTData_EX_8> 
INFO:Xst:2261 - The FF/Latch <shamt_EX_1> in Unit <ID_EXReg> is equivalent to the following FF/Latch, which will be removed : <EXTData_EX_7> 
INFO:Xst:2261 - The FF/Latch <shamt_EX_0> in Unit <ID_EXReg> is equivalent to the following FF/Latch, which will be removed : <EXTData_EX_6> 
INFO:Xst:2261 - The FF/Latch <shamt_EX_4> in Unit <ID_EXReg> is equivalent to the following FF/Latch, which will be removed : <EXTData_EX_10> 
INFO:Xst:2261 - The FF/Latch <EXTData_EX_16> in Unit <ID_EXReg> is equivalent to the following 15 FFs/Latches, which will be removed : <EXTData_EX_17> <EXTData_EX_18> <EXTData_EX_19> <EXTData_EX_20> <EXTData_EX_21> <EXTData_EX_22> <EXTData_EX_23> <EXTData_EX_24> <EXTData_EX_25> <EXTData_EX_26> <EXTData_EX_27> <EXTData_EX_28> <EXTData_EX_29> <EXTData_EX_30> <EXTData_EX_31> 
INFO:Xst:2261 - The FF/Latch <shamt_EX_3> in Unit <ID_EXReg> is equivalent to the following FF/Latch, which will be removed : <EXTData_EX_9> 
INFO:Xst:2261 - The FF/Latch <IF_ID_uut/PC_ID_1> in Unit <datapath> is equivalent to the following FF/Latch, which will be removed : <IF_ID_uut/PC4_ID_1> 
INFO:Xst:2261 - The FF/Latch <IF_ID_uut/PC_ID_0> in Unit <datapath> is equivalent to the following FF/Latch, which will be removed : <IF_ID_uut/PC4_ID_0> 
WARNING:Xst:2041 - Unit signal_generator: 1 internal tristate is replaced by logic (pull-up yes): ALUCtrl<0>.

Optimizing unit <ID_EXReg> ...

Optimizing unit <PC> ...

Optimizing unit <mips> ...

Optimizing unit <datapath> ...

Optimizing unit <GRF> ...

Optimizing unit <ALU> ...

Optimizing unit <MDM> ...

Optimizing unit <MDC> ...

Optimizing unit <DMEXT> ...

Optimizing unit <controller> ...

Optimizing unit <signal_generator> ...

Optimizing unit <forward_signal_generator> ...
WARNING:Xst:1710 - FF/Latch <datapath_uut/ID_EX_uut/ALUCtrl_EX_4> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_16> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_15> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_14> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_13> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_12> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_11> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_10> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_9> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_8> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_7> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_6> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_5> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_4> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_3> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_2> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_1> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_0> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/MEM_WB_uut/Tnew_WB_1> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/MEM_WB_uut/Tnew_WB_0> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/EX_MEM_uut/Tnew_MEM_1> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_31> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_30> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_29> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_28> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_27> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_26> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_25> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_24> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_23> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_22> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_21> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_20> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_19> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_18> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datapath_uut/ID_uut/GRF_uut/Register_0_17> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <datapath_uut/ID_EX_uut/PC8_EX_0> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <datapath_uut/ID_EX_uut/PC_EX_0> 
INFO:Xst:2261 - The FF/Latch <datapath_uut/ID_EX_uut/PC8_EX_1> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <datapath_uut/ID_EX_uut/PC_EX_1> 
INFO:Xst:2261 - The FF/Latch <datapath_uut/MEM_WB_uut/PC8_WB_0> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <datapath_uut/MEM_WB_uut/PC_WB_0> 
INFO:Xst:2261 - The FF/Latch <datapath_uut/MEM_WB_uut/PC8_WB_1> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <datapath_uut/MEM_WB_uut/PC_WB_1> 
INFO:Xst:2261 - The FF/Latch <datapath_uut/EX_MEM_uut/PC_MEM_0> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <datapath_uut/EX_MEM_uut/PC8_MEM_0> 
INFO:Xst:2261 - The FF/Latch <datapath_uut/EX_MEM_uut/PC_MEM_1> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <datapath_uut/EX_MEM_uut/PC8_MEM_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 146.
Optimizing block <mips> to meet ratio 100 (+ 5) of 2278 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <mips>, final ratio is 159.
FlipFlop datapath_uut/EX_uut/MDM_uut/A_10 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_11 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_12 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_13 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_14 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_15 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_16 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_17 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_18 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_19 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_2 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_20 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_21 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_22 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_23 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_24 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_25 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_26 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_27 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_28 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_29 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_3 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_30 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_31 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_4 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_5 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_6 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_7 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_8 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/A_9 has been replicated 1 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_0 has been replicated 4 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_1 has been replicated 2 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_10 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_11 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_12 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_13 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_14 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_15 has been replicated 4 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_16 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_17 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_18 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_19 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_2 has been replicated 2 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_20 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_21 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_22 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_23 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_24 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_25 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_26 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_27 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_28 has been replicated 2 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_29 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_3 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_30 has been replicated 4 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_31 has been replicated 6 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_4 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_5 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_6 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_7 has been replicated 3 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_8 has been replicated 4 time(s)
FlipFlop datapath_uut/EX_uut/MDM_uut/B_9 has been replicated 4 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1916
 Flip-Flops                                            : 1916

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 18746
#      GND                         : 1
#      INV                         : 174
#      LUT1                        : 59
#      LUT2                        : 131
#      LUT3                        : 1410
#      LUT4                        : 2301
#      LUT5                        : 4365
#      LUT6                        : 4092
#      MUXCY                       : 3830
#      MUXF7                       : 16
#      VCC                         : 1
#      XORCY                       : 2366
# FlipFlops/Latches                : 1952
#      FDR                         : 532
#      FDRE                        : 1382
#      FDSE                        : 2
#      LD                          : 36
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 267
#      IBUF                        : 65
#      OBUF                        : 202
# DSPs                             : 12
#      DSP48A1                     : 12

Device utilization summary:
---------------------------

Selected Device : xa6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1952  out of  18224    10%  
 Number of Slice LUTs:                12532  out of   9112   137% (*) 
    Number used as Logic:             12532  out of   9112   137% (*) 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  14042
   Number with an unused Flip Flop:   12090  out of  14042    86%  
   Number with an unused LUT:          1510  out of  14042    10%  
   Number of fully used LUT-FF pairs:   442  out of  14042     3%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                         268
 Number of bonded IOBs:                 268  out of    232   115% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                     12  out of     32    37%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------+
Clock Signal                                                                                                           | Clock buffer(FF name)                            | Load  |
-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------+
clk                                                                                                                    | BUFGP                                            | 1928  |
datapath_uut/EX_uut/MDM_uut/Mram__n0134(datapath_uut/EX_uut/MDM_uut/Mram__n013411:O)                                   | NONE(*)(datapath_uut/EX_uut/MDM_uut/nst_1)       | 4     |
datapath_uut/MEM_uut/DMEXT_uut/Op[2]_PWR_46_o_Mux_16_o(datapath_uut/MEM_uut/DMEXT_uut/Mmux_Op[2]_PWR_46_o_Mux_16_o11:O)| BUFG(*)(datapath_uut/MEM_uut/DMEXT_uut/EXTData_0)| 32    |
-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 123.096ns (Maximum Frequency: 8.124MHz)
   Minimum input arrival time before clock: 6.385ns
   Maximum output required time after clock: 11.992ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 123.096ns (frequency: 8.124MHz)
  Total number of paths / destination ports: 1133089002695954700000000000000000000000000000000000000 / 3740
-------------------------------------------------------------------------
Delay:               123.096ns (Levels of Logic = 479)
  Source:            datapath_uut/EX_uut/MDM_uut/A_1 (FF)
  Destination:       datapath_uut/EX_uut/MDM_uut/hi_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: datapath_uut/EX_uut/MDM_uut/A_1 to datapath_uut/EX_uut/MDM_uut/hi_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            17   0.447   1.027  datapath_uut/EX_uut/MDM_uut/A_1 (datapath_uut/EX_uut/MDM_uut/A_1)
     INV:I->O              1   0.206   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_lut<1>_INV_0 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<11> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<12> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<13> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<14> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<15> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<16> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<17> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<18> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<19> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<20> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<21> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<22> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<23> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<24> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<25> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<26> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<27> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<28> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<29> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<30> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_cy<30>)
     XORCY:CI->O           8   0.180   0.803  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Msub_a[31]_unary_minus_1_OUT_xor<31> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_unary_minus_1_OUT<31>)
     LUT2:I1->O            2   0.205   0.721  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o1322 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_4682_o)
     LUT5:I3->O            1   0.203   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0002_INV_1825_o_lut<0> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0002_INV_1825_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0002_INV_1825_o_cy<0> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0002_INV_1825_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0002_INV_1825_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0002_INV_1825_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0002_INV_1825_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0002_INV_1825_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0002_INV_1825_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0002_INV_1825_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0002_INV_1825_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0002_INV_1825_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0002_INV_1825_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0002_INV_1825_o_cy<5>)
     MUXCY:CI->O          44   0.213   1.463  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0002_INV_1825_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0002_INV_1825_o)
     LUT6:I5->O            2   0.205   0.864  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o1642 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_4745_o)
     LUT5:I1->O            0   0.203   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0003_INV_1889_o_lutdi (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0003_INV_1889_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0003_INV_1889_o_cy<0> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0003_INV_1889_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0003_INV_1889_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0003_INV_1889_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0003_INV_1889_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0003_INV_1889_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0003_INV_1889_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0003_INV_1889_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0003_INV_1889_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0003_INV_1889_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0003_INV_1889_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0003_INV_1889_o_cy<5>)
     MUXCY:CI->O          50   0.213   1.548  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0003_INV_1889_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0003_INV_1889_o)
     LUT5:I4->O            3   0.205   0.898  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o1971 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_4808_o)
     LUT4:I0->O            0   0.203   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0004_INV_1952_o_lutdi (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0004_INV_1952_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0004_INV_1952_o_cy<0> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0004_INV_1952_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0004_INV_1952_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0004_INV_1952_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0004_INV_1952_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0004_INV_1952_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0004_INV_1952_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0004_INV_1952_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0004_INV_1952_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0004_INV_1952_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0004_INV_1952_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0004_INV_1952_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0004_INV_1952_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0004_INV_1952_o_cy<6>)
     MUXCY:CI->O          53   0.019   1.568  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0004_INV_1952_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0004_INV_1952_o)
     LUT6:I5->O            3   0.205   0.898  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o11291 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_4869_o)
     LUT5:I1->O            1   0.203   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0005_INV_2014_o_lut<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0005_INV_2014_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0005_INV_2014_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0005_INV_2014_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0005_INV_2014_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0005_INV_2014_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0005_INV_2014_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0005_INV_2014_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0005_INV_2014_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0005_INV_2014_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0005_INV_2014_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0005_INV_2014_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0005_INV_2014_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0005_INV_2014_o_cy<6>)
     MUXCY:CI->O          82   0.213   1.759  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0005_INV_2014_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0005_INV_2014_o)
     LUT6:I5->O            4   0.205   0.912  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o11621 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_4930_o)
     LUT4:I1->O            1   0.205   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0006_INV_2075_o_lut<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0006_INV_2075_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0006_INV_2075_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0006_INV_2075_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0006_INV_2075_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0006_INV_2075_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0006_INV_2075_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0006_INV_2075_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0006_INV_2075_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0006_INV_2075_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0006_INV_2075_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0006_INV_2075_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0006_INV_2075_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0006_INV_2075_o_cy<6>)
     MUXCY:CI->O          65   0.213   1.647  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0006_INV_2075_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0006_INV_2075_o)
     LUT6:I5->O            3   0.205   0.898  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o11941 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_4989_o)
     LUT4:I0->O            0   0.203   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0007_INV_2135_o_lutdi1 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0007_INV_2135_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0007_INV_2135_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0007_INV_2135_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0007_INV_2135_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0007_INV_2135_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0007_INV_2135_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0007_INV_2135_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0007_INV_2135_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0007_INV_2135_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0007_INV_2135_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0007_INV_2135_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0007_INV_2135_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0007_INV_2135_o_cy<6>)
     MUXCY:CI->O          71   0.213   1.687  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0007_INV_2135_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0007_INV_2135_o)
     LUT6:I5->O            3   0.205   0.879  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o12281 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5049_o)
     LUT4:I1->O            1   0.205   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0008_INV_2194_o_lut<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0008_INV_2194_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0008_INV_2194_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0008_INV_2194_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0008_INV_2194_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0008_INV_2194_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0008_INV_2194_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0008_INV_2194_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0008_INV_2194_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0008_INV_2194_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0008_INV_2194_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0008_INV_2194_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0008_INV_2194_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0008_INV_2194_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0008_INV_2194_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0008_INV_2194_o_cy<7>)
     MUXCY:CI->O          76   0.213   1.719  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0008_INV_2194_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0008_INV_2194_o)
     LUT5:I4->O            3   0.205   0.879  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o12611 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5107_o)
     LUT4:I1->O            1   0.205   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0009_INV_2252_o_lut<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0009_INV_2252_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0009_INV_2252_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0009_INV_2252_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0009_INV_2252_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0009_INV_2252_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0009_INV_2252_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0009_INV_2252_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0009_INV_2252_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0009_INV_2252_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0009_INV_2252_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0009_INV_2252_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0009_INV_2252_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0009_INV_2252_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0009_INV_2252_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0009_INV_2252_o_cy<7>)
     MUXCY:CI->O          85   0.019   1.779  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0009_INV_2252_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0009_INV_2252_o)
     LUT5:I4->O            3   0.205   0.879  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o12941 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5164_o)
     LUT4:I1->O            1   0.205   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0010_INV_2309_o_lut<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0010_INV_2309_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0010_INV_2309_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0010_INV_2309_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0010_INV_2309_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0010_INV_2309_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0010_INV_2309_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0010_INV_2309_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0010_INV_2309_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0010_INV_2309_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0010_INV_2309_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0010_INV_2309_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0010_INV_2309_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0010_INV_2309_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0010_INV_2309_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0010_INV_2309_o_cy<7>)
     MUXCY:CI->O         109   0.213   1.901  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0010_INV_2309_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0010_INV_2309_o)
     LUT5:I4->O            3   0.205   0.879  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o13271 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5220_o)
     LUT4:I1->O            1   0.205   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_lut<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_cy<8>)
     MUXCY:CI->O         101   0.213   1.880  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0011_INV_2365_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0011_INV_2365_o)
     LUT5:I4->O            3   0.205   0.898  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o13591 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5274_o)
     LUT4:I0->O            0   0.203   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_lutdi1 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_cy<8>)
     MUXCY:CI->O         104   0.213   1.888  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0012_INV_2420_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0012_INV_2420_o)
     LUT5:I4->O            2   0.205   0.864  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o13941 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5330_o)
     LUT4:I0->O            0   0.203   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_lutdi (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<0> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<8>)
     MUXCY:CI->O         110   0.213   1.904  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0013_INV_2474_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0013_INV_2474_o)
     LUT5:I4->O            3   0.205   0.879  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o14261 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5382_o)
     LUT4:I1->O            1   0.205   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_lut<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<9>)
     MUXCY:CI->O         118   0.019   1.925  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0014_INV_2527_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0014_INV_2527_o)
     LUT5:I4->O            3   0.205   0.879  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o14591 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5434_o)
     LUT4:I1->O            1   0.205   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_lut<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<9>)
     MUXCY:CI->O         139   0.213   1.980  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0015_INV_2579_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0015_INV_2579_o)
     LUT5:I4->O            3   0.205   0.898  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o14911 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5484_o)
     LUT4:I0->O            0   0.203   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_lutdi1 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<9>)
     MUXCY:CI->O         133   0.213   1.964  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0016_INV_2630_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0016_INV_2630_o)
     LUT5:I4->O            3   0.205   0.898  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o15241 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5534_o)
     LUT4:I0->O            0   0.203   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_lutdi1 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<9>)
     MUXCY:CI->O         138   0.213   1.977  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0017_INV_2680_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0017_INV_2680_o)
     LUT5:I4->O            2   0.205   0.864  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o15591 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5585_o)
     LUT4:I0->O            0   0.203   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_lutdi (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<0> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<10>)
     MUXCY:CI->O         142   0.213   1.988  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0018_INV_2729_o_cy<11> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0018_INV_2729_o)
     LUT5:I4->O            3   0.205   0.879  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o15911 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5632_o)
     LUT4:I1->O            1   0.205   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_lut<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<10>)
     MUXCY:CI->O         152   0.019   2.011  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0019_INV_2777_o_cy<11> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0019_INV_2777_o)
     LUT5:I4->O            3   0.205   0.879  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o16241 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5679_o)
     LUT4:I1->O            1   0.205   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_lut<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<10>)
     MUXCY:CI->O         166   0.213   2.023  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0020_INV_2824_o_cy<11> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0020_INV_2824_o)
     LUT5:I4->O            3   0.205   0.898  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o16561 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5724_o)
     LUT4:I0->O            0   0.203   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_lutdi1 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<11> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<11>)
     MUXCY:CI->O         166   0.213   2.023  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0021_INV_2870_o_cy<12> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0021_INV_2870_o)
     LUT5:I4->O            3   0.205   0.898  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o16891 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5769_o)
     LUT4:I0->O            0   0.203   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_lutdi1 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<11> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<11>)
     MUXCY:CI->O         169   0.213   2.026  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0022_INV_2915_o_cy<12> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0022_INV_2915_o)
     LUT5:I4->O            2   0.205   0.864  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o17241 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5815_o)
     LUT4:I0->O            0   0.203   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_lutdi (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<0> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<11> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<11>)
     MUXCY:CI->O         175   0.213   2.031  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0023_INV_2959_o_cy<12> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0023_INV_2959_o)
     LUT5:I4->O            3   0.205   0.879  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o17561 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5857_o)
     LUT4:I1->O            1   0.205   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_lut<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<11> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<12> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<12>)
     MUXCY:CI->O         182   0.019   2.038  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0024_INV_3002_o_cy<13> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0024_INV_3002_o)
     LUT5:I4->O            3   0.205   0.879  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o17891 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5899_o)
     LUT4:I1->O            1   0.205   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_lut<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<11> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<12> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<12>)
     MUXCY:CI->O         193   0.213   2.047  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0025_INV_3044_o_cy<13> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0025_INV_3044_o)
     LUT5:I4->O            3   0.205   0.879  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o18221 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5940_o)
     LUT4:I1->O            1   0.205   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_lut<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<11> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<12> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<12>)
     MUXCY:CI->O         197   0.213   2.051  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0026_INV_3085_o_cy<13> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0026_INV_3085_o)
     LUT5:I4->O            3   0.205   0.898  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o18541 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_5979_o)
     LUT4:I0->O            0   0.203   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_lutdi1 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<11> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<12> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<12>)
     MUXCY:CI->O         198   0.213   2.052  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0027_INV_3125_o_cy<13> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0027_INV_3125_o)
     LUT5:I4->O            2   0.205   0.864  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o18891 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_6020_o)
     LUT4:I0->O            0   0.203   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_lutdi (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<0> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<11> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<12> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<13> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<13>)
     MUXCY:CI->O         194   0.213   2.048  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0028_INV_3164_o_cy<14> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0028_INV_3164_o)
     LUT5:I4->O            3   0.205   0.879  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o19211 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_6057_o)
     LUT4:I1->O            1   0.205   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_lut<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<11> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<12> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<13> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<13>)
     MUXCY:CI->O         172   0.019   2.029  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0029_INV_3202_o_cy<14> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0029_INV_3202_o)
     LUT5:I4->O            3   0.205   0.879  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o19541 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_6094_o)
     LUT4:I1->O            1   0.205   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_lut<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<11> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<12> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<13> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<13>)
     MUXCY:CI->O         134   0.213   1.967  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0030_INV_3239_o_cy<14> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0030_INV_3239_o)
     LUT5:I4->O            2   0.205   0.864  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o19881 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_6131_o)
     LUT4:I0->O            0   0.203   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_lutdi (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<0> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<11> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<12> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<13> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<14> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<14>)
     MUXCY:CI->O          90   0.213   1.812  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0031_INV_3275_o_cy<15> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0031_INV_3275_o)
     LUT5:I4->O            5   0.205   0.962  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o110211 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_6166_o)
     LUT4:I0->O            0   0.203   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_lutdi (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<0> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<11> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<12> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<13> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<14> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<14>)
     MUXCY:CI->O         124   0.213   1.941  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0032_INV_3310_o_cy<15> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0032_INV_3310_o)
     LUT5:I4->O            2   0.205   0.864  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_mod_5/Mmux_a[31]_GND_31_o_MUX_7882_o110541 (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/a[31]_GND_29_o_MUX_6200_o)
     LUT4:I0->O            0   0.203   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_lutdi (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<0> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<11> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<12> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<13> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<14> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<14>)
     MUXCY:CI->O          64   0.213   1.640  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Mcompar_BUS_0033_INV_3344_o_cy<15> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/BUS_0033_INV_3344_o)
     LUT5:I4->O            1   0.205   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_lut<0> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_lut<0>)
     MUXCY:S->O            1   0.172   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<0> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<1> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<2> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<3> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<4> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<5> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<6> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<7> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<8> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<9> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<10> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<11> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<12> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<13> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<14> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<15> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<16> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<17> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<18> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<19> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<20> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<21> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<22> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<23> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<24> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<25> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<26> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<27> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<28> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<29> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<30> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_cy<30>)
     XORCY:CI->O           1   0.180   0.580  datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/Madd_GND_29_o_a[31]_add_70_OUT[31:0]_xor<31> (datapath_uut/EX_uut/MDM_uut/MDC_uut/SrcA[31]_SrcB[31]_rem_3/GND_29_o_a[31]_add_70_OUT[31:0]<31>)
     LUT6:I5->O            1   0.205   0.000  datapath_uut/EX_uut/MDM_uut/Mmux_hi[31]_MDCResult_hi[31]_mux_32_OUT255 (datapath_uut/EX_uut/MDM_uut/hi[31]_MDCResult_hi[31]_mux_32_OUT<31>)
     FDRE:D                    0.102          datapath_uut/EX_uut/MDM_uut/hi_31
    ----------------------------------------
    Total                    123.096ns (32.212ns logic, 90.884ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1966 / 1966
-------------------------------------------------------------------------
Offset:              6.385ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       datapath_uut/ID_EX_uut/muldiv_R_EX (FF)
  Destination Clock: clk rising

  Data Path: reset to datapath_uut/ID_EX_uut/muldiv_R_EX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1752   1.222   2.492  reset_IBUF (reset_IBUF)
     LUT5:I3->O          183   0.203   2.037  datapath_uut/reset_stall_OR_71_o1 (datapath_uut/reset_stall_OR_71_o)
     FDR:R                     0.430          datapath_uut/ID_EX_uut/shamt_EX_0
    ----------------------------------------
    Total                      6.385ns (1.855ns logic, 4.530ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'datapath_uut/MEM_uut/DMEXT_uut/Op[2]_PWR_46_o_Mux_16_o'
  Total number of paths / destination ports: 192 / 32
-------------------------------------------------------------------------
Offset:              5.880ns (Levels of Logic = 5)
  Source:            m_data_rdata<31> (PAD)
  Destination:       datapath_uut/MEM_uut/DMEXT_uut/EXTData_17 (LATCH)
  Destination Clock: datapath_uut/MEM_uut/DMEXT_uut/Op[2]_PWR_46_o_Mux_16_o falling

  Data Path: m_data_rdata<31> to datapath_uut/MEM_uut/DMEXT_uut/EXTData_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.943  m_data_rdata_31_IBUF (m_data_rdata_31_IBUF)
     LUT6:I3->O            1   0.205   0.684  datapath_uut/MEM_uut/DMEXT_uut/Op[2]_PWR_43_o_Mux_109_o<15>21 (datapath_uut/MEM_uut/DMEXT_uut/Op[2]_PWR_43_o_Mux_109_o<15>21)
     LUT4:I2->O            9   0.203   0.830  datapath_uut/MEM_uut/DMEXT_uut/Op[2]_PWR_43_o_Mux_109_o<15>22 (datapath_uut/MEM_uut/DMEXT_uut/Op[2]_PWR_43_o_Mux_109_o<15>2)
     LUT6:I5->O           16   0.205   1.349  datapath_uut/MEM_uut/DMEXT_uut/Op[2]_PWR_43_o_Mux_103_o<16>1 (datapath_uut/MEM_uut/DMEXT_uut/Op[2]_PWR_43_o_Mux_103_o<16>1)
     LUT5:I0->O            1   0.203   0.000  datapath_uut/MEM_uut/DMEXT_uut/Op[2]_PWR_43_o_Mux_97_o<17>1 (datapath_uut/MEM_uut/DMEXT_uut/Op[2]_PWR_43_o_Mux_97_o)
     LD:D                      0.037          datapath_uut/MEM_uut/DMEXT_uut/EXTData_17
    ----------------------------------------
    Total                      5.880ns (2.075ns logic, 3.805ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2878 / 202
-------------------------------------------------------------------------
Offset:              11.992ns (Levels of Logic = 7)
  Source:            datapath_uut/MEM_WB_uut/WA_WB_3 (FF)
  Destination:       m_data_wdata<31> (PAD)
  Source Clock:      clk rising

  Data Path: datapath_uut/MEM_WB_uut/WA_WB_3 to m_data_wdata<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             82   0.447   2.006  datapath_uut/MEM_WB_uut/WA_WB_3 (datapath_uut/MEM_WB_uut/WA_WB_3)
     LUT5:I1->O            1   0.203   0.580  datapath_uut/MEM_uut/DM_WDfor_uut/DM_WDfor[2]_INV_6649_o5 (datapath_uut/MEM_uut/DM_WDfor_uut/DM_WDfor[2]_INV_6649_o5)
     LUT5:I4->O            1   0.205   0.924  datapath_uut/MEM_uut/DM_WDfor_uut/DM_WDfor[2]_INV_6649_o6 (datapath_uut/MEM_uut/DM_WDfor_uut/DM_WDfor[2]_INV_6649_o6)
     LUT5:I0->O            1   0.203   0.808  datapath_uut/MEM_uut/DM_WDfor_uut/DM_WDfor[2]_INV_6649_o9_SW0 (N614)
     LUT6:I3->O           56   0.205   1.932  datapath_uut/MEM_uut/DM_WDfor_uut/DM_WDfor[2]_INV_6649_o9 (datapath_uut/MEM_uut/DM_WDfor_uut/DM_WDfor[2]_INV_6649_o)
     LUT6:I1->O            1   0.203   0.924  datapath_uut/MEM_uut/mdata_uut/_n0089<31>2 (datapath_uut/MEM_uut/mdata_uut/_n0089<31>1)
     LUT6:I1->O            1   0.203   0.579  datapath_uut/MEM_uut/mdata_uut/_n0089<31>3 (m_data_wdata_31_OBUF)
     OBUF:I->O                 2.571          m_data_wdata_31_OBUF (m_data_wdata<31>)
    ----------------------------------------
    Total                     11.992ns (4.240ns logic, 7.752ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
clk                                                   |  123.096|         |         |         |
datapath_uut/EX_uut/MDM_uut/Mram__n0134               |         |    1.179|         |         |
datapath_uut/MEM_uut/DMEXT_uut/Op[2]_PWR_46_o_Mux_16_o|         |    1.179|         |         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock datapath_uut/EX_uut/MDM_uut/Mram__n0134
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.930|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock datapath_uut/MEM_uut/DMEXT_uut/Op[2]_PWR_46_o_Mux_16_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    6.171|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 113.00 secs
Total CPU time to Xst completion: 113.81 secs
 
--> 

Total memory usage is 4707680 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   89 (   0 filtered)
Number of infos    :   18 (   0 filtered)

