23:00:40 INFO  : Registering command handlers for SDK TCF services
23:00:43 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:00:47 INFO  : XSCT server has started successfully.
23:00:47 INFO  : Successfully done setting XSCT server connection channel  
23:00:52 INFO  : Successfully done setting SDK workspace  
23:00:52 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf.
23:25:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:27:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:28:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:33 ERROR : Specified device 'Digilent Zybo 210279A42A72A/2-xc7z010' is not found on the board
23:31:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:32:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:39:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:04:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:08:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:28 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:08:28 INFO  : 'jtag frequency' command is executed.
00:08:28 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:08:28 INFO  : Context for 'APU' is selected.
00:08:28 INFO  : System reset is completed.
00:08:31 INFO  : 'after 3000' command is executed.
00:08:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:08:33 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:08:33 INFO  : Context for 'APU' is selected.
00:08:33 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:08:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:33 INFO  : Context for 'APU' is selected.
00:08:34 INFO  : 'ps7_init' command is executed.
00:08:34 INFO  : 'ps7_post_config' command is executed.
00:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:34 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:34 INFO  : Memory regions updated for context APU
00:08:35 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:09:32 INFO  : Disconnected from the channel tcfchan#1.
00:09:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:33 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:09:33 INFO  : 'jtag frequency' command is executed.
00:09:33 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:33 INFO  : Context for 'APU' is selected.
00:09:33 INFO  : System reset is completed.
00:09:36 INFO  : 'after 3000' command is executed.
00:09:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:09:37 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:09:38 INFO  : Context for 'APU' is selected.
00:09:39 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:09:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:39 INFO  : Context for 'APU' is selected.
00:09:40 INFO  : 'ps7_init' command is executed.
00:09:40 INFO  : 'ps7_post_config' command is executed.
00:09:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:41 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:41 INFO  : Memory regions updated for context APU
00:09:41 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:10:52 INFO  : Disconnected from the channel tcfchan#2.
21:57:58 INFO  : Registering command handlers for SDK TCF services
21:58:01 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
21:58:05 INFO  : XSCT server has started successfully.
21:58:05 INFO  : Successfully done setting XSCT server connection channel  
21:58:10 INFO  : Successfully done setting SDK workspace  
21:58:10 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf.
21:58:11 INFO  : Checking for hwspec changes in the project stimulus_hw_platform_0.
22:03:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:07 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:03:07 INFO  : 'jtag frequency' command is executed.
22:03:07 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:07 INFO  : Context for 'APU' is selected.
22:03:08 INFO  : System reset is completed.
22:03:11 INFO  : 'after 3000' command is executed.
22:03:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:03:12 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:03:12 INFO  : Context for 'APU' is selected.
22:03:12 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:03:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:12 INFO  : Context for 'APU' is selected.
22:03:13 INFO  : 'ps7_init' command is executed.
22:03:13 INFO  : 'ps7_post_config' command is executed.
22:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:14 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:14 INFO  : Memory regions updated for context APU
22:03:14 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:30:17 INFO  : Disconnected from the channel tcfchan#1.
23:06:01 INFO  : Registering command handlers for SDK TCF services
23:06:03 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:06:06 INFO  : XSCT server has started successfully.
23:06:06 INFO  : Successfully done setting XSCT server connection channel  
23:06:09 INFO  : Successfully done setting SDK workspace  
23:06:09 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf.
23:06:09 INFO  : Checking for hwspec changes in the project stimulus_hw_platform_0.
23:06:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1550786669000,  Project:1550699687000
23:06:16 INFO  : The hardware specification for project 'stimulus_hw_platform_0' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf.
23:06:17 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf into /stimulus_hw_platform_0/system.hdf.
23:06:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:06:56 INFO  : Clearing existing target manager status.
23:06:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:06:56 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:15:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:02 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:15:02 INFO  : 'jtag frequency' command is executed.
23:15:02 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:15:02 INFO  : Context for 'APU' is selected.
23:15:02 INFO  : System reset is completed.
23:15:05 INFO  : 'after 3000' command is executed.
23:15:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:15:07 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:15:07 INFO  : Context for 'APU' is selected.
23:15:07 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:15:07 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:07 INFO  : Context for 'APU' is selected.
23:15:07 INFO  : 'ps7_init' command is executed.
23:15:07 INFO  : 'ps7_post_config' command is executed.
23:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:08 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:08 INFO  : Memory regions updated for context APU
23:15:08 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:39:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1550788471000,  Project:1550786669000
23:39:12 INFO  : Project stimulus_hw_platform_0's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:40:18 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf into /stimulus_hw_platform_0/system.hdf.
23:40:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:40:22 INFO  : Clearing existing target manager status.
23:40:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:40:22 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:47:25 INFO  : Disconnected from the channel tcfchan#1.
23:47:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:26 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:47:26 INFO  : 'jtag frequency' command is executed.
23:47:26 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:47:26 INFO  : Context for 'APU' is selected.
23:47:27 INFO  : System reset is completed.
23:47:30 INFO  : 'after 3000' command is executed.
23:47:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:47:31 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:47:31 INFO  : Context for 'APU' is selected.
23:47:33 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:47:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:33 INFO  : Context for 'APU' is selected.
23:47:34 INFO  : 'ps7_init' command is executed.
23:47:34 INFO  : 'ps7_post_config' command is executed.
23:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:34 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:34 INFO  : Memory regions updated for context APU
23:47:34 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:57:05 INFO  : Disconnected from the channel tcfchan#2.
23:57:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:07 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:57:07 INFO  : 'jtag frequency' command is executed.
23:57:07 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:07 INFO  : Context for 'APU' is selected.
23:57:07 INFO  : System reset is completed.
23:57:10 INFO  : 'after 3000' command is executed.
23:57:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:57:11 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:57:11 INFO  : Context for 'APU' is selected.
23:57:11 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:57:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:11 INFO  : Context for 'APU' is selected.
23:57:12 INFO  : 'ps7_init' command is executed.
23:57:12 INFO  : 'ps7_post_config' command is executed.
23:57:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:13 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:13 INFO  : Memory regions updated for context APU
23:57:13 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:22:18 INFO  : Disconnected from the channel tcfchan#3.
22:58:43 INFO  : Registering command handlers for SDK TCF services
22:58:47 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:58:51 INFO  : XSCT server has started successfully.
22:58:51 INFO  : Successfully done setting XSCT server connection channel  
22:58:57 INFO  : Successfully done setting SDK workspace  
22:58:57 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf.
22:58:57 INFO  : Checking for hwspec changes in the project stimulus_hw_platform_0.
22:59:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1550871730000,  Project:1550788471000
22:59:04 INFO  : The hardware specification for project 'stimulus_hw_platform_0' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf.
22:59:05 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf into /stimulus_hw_platform_0/system.hdf.
22:59:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:59:08 INFO  : Clearing existing target manager status.
22:59:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:59:08 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:00:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:39 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:00:39 INFO  : 'jtag frequency' command is executed.
23:00:39 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:00:39 INFO  : Context for 'APU' is selected.
23:00:39 INFO  : System reset is completed.
23:00:42 INFO  : 'after 3000' command is executed.
23:00:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:00:43 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:00:43 INFO  : Context for 'APU' is selected.
23:00:43 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:00:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:00:44 INFO  : Context for 'APU' is selected.
23:00:44 INFO  : 'ps7_init' command is executed.
23:00:44 INFO  : 'ps7_post_config' command is executed.
23:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:45 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:00:45 INFO  : 'configparams force-mem-access 0' command is executed.
23:00:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:00:45 INFO  : Memory regions updated for context APU
23:00:45 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:04:31 INFO  : Disconnected from the channel tcfchan#1.
23:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:32 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:04:32 INFO  : 'jtag frequency' command is executed.
23:04:32 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:04:32 INFO  : Context for 'APU' is selected.
23:04:33 INFO  : System reset is completed.
23:04:36 INFO  : 'after 3000' command is executed.
23:04:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:04:37 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:04:37 INFO  : Context for 'APU' is selected.
23:04:39 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:04:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:39 INFO  : Context for 'APU' is selected.
23:04:40 INFO  : 'ps7_init' command is executed.
23:04:40 INFO  : 'ps7_post_config' command is executed.
23:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:40 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:40 INFO  : Memory regions updated for context APU
23:04:40 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:00:17 INFO  : Disconnected from the channel tcfchan#2.
20:58:32 INFO  : Registering command handlers for SDK TCF services
20:58:38 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
20:58:41 INFO  : XSCT server has started successfully.
20:58:41 INFO  : Successfully done setting XSCT server connection channel  
20:58:45 INFO  : Successfully done setting SDK workspace  
20:58:45 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf.
20:58:45 INFO  : Checking for hwspec changes in the project stimulus_hw_platform_0.
20:58:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551124487000,  Project:1550871730000
20:58:51 INFO  : The hardware specification for project 'stimulus_hw_platform_0' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf.
20:58:52 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf into /stimulus_hw_platform_0/system.hdf.
20:58:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:58:56 INFO  : Clearing existing target manager status.
20:58:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:58:56 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:08:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:39 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:08:39 INFO  : 'jtag frequency' command is executed.
21:08:39 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:08:39 INFO  : Context for 'APU' is selected.
21:08:40 INFO  : System reset is completed.
21:08:43 INFO  : 'after 3000' command is executed.
21:08:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:08:44 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:08:44 INFO  : Context for 'APU' is selected.
21:08:44 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:08:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:44 INFO  : Context for 'APU' is selected.
21:08:45 INFO  : 'ps7_init' command is executed.
21:08:45 INFO  : 'ps7_post_config' command is executed.
21:08:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:46 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:46 INFO  : Memory regions updated for context APU
21:08:46 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:27:16 INFO  : Disconnected from the channel tcfchan#1.
22:13:23 INFO  : Registering command handlers for SDK TCF services
22:13:26 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:13:31 INFO  : XSCT server has started successfully.
22:13:34 INFO  : Successfully done setting XSCT server connection channel  
22:13:34 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf.
22:13:34 INFO  : Successfully done setting SDK workspace  
22:13:34 INFO  : Checking for hwspec changes in the project stimulus_hw_platform_0.
22:13:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551128778000,  Project:1551124487000
22:13:42 INFO  : The hardware specification for project 'stimulus_hw_platform_0' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf.
22:13:44 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf into /stimulus_hw_platform_0/system.hdf.
22:13:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:13:48 INFO  : Clearing existing target manager status.
22:13:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:13:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:15:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:42 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:15:42 INFO  : 'jtag frequency' command is executed.
22:15:42 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:42 INFO  : Context for 'APU' is selected.
22:15:42 INFO  : System reset is completed.
22:15:45 INFO  : 'after 3000' command is executed.
22:15:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:15:47 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:15:47 INFO  : Context for 'APU' is selected.
22:15:47 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:15:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:47 INFO  : Context for 'APU' is selected.
22:15:48 INFO  : 'ps7_init' command is executed.
22:15:48 INFO  : 'ps7_post_config' command is executed.
22:15:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:49 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:49 INFO  : Memory regions updated for context APU
22:15:49 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:17:14 INFO  : Disconnected from the channel tcfchan#1.
22:17:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:15 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:17:15 INFO  : 'jtag frequency' command is executed.
22:17:15 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:17:15 INFO  : Context for 'APU' is selected.
22:17:16 INFO  : System reset is completed.
22:17:19 INFO  : 'after 3000' command is executed.
22:17:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:17:20 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:17:20 INFO  : Context for 'APU' is selected.
22:17:22 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:17:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:22 INFO  : Context for 'APU' is selected.
22:17:22 INFO  : 'ps7_init' command is executed.
22:17:22 INFO  : 'ps7_post_config' command is executed.
22:17:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:23 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:23 INFO  : Memory regions updated for context APU
22:17:23 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:30:24 INFO  : Disconnected from the channel tcfchan#2.
23:02:59 INFO  : Registering command handlers for SDK TCF services
23:03:02 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:03:05 INFO  : XSCT server has started successfully.
23:03:05 INFO  : Successfully done setting XSCT server connection channel  
23:03:11 INFO  : Successfully done setting SDK workspace  
23:03:11 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf.
23:03:12 INFO  : Checking for hwspec changes in the project stimulus_hw_platform_0.
23:03:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551132098000,  Project:1551128778000
23:03:19 INFO  : The hardware specification for project 'stimulus_hw_platform_0' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf.
23:03:20 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf into /stimulus_hw_platform_0/system.hdf.
23:03:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:03:24 INFO  : Clearing existing target manager status.
23:03:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:03:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:03:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:50 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:03:50 INFO  : 'jtag frequency' command is executed.
23:03:50 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:03:50 INFO  : Context for 'APU' is selected.
23:03:50 INFO  : System reset is completed.
23:03:53 INFO  : 'after 3000' command is executed.
23:03:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:03:55 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:03:55 INFO  : Context for 'APU' is selected.
23:03:55 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:03:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:55 INFO  : Context for 'APU' is selected.
23:03:56 INFO  : 'ps7_init' command is executed.
23:03:56 INFO  : 'ps7_post_config' command is executed.
23:03:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:56 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:57 INFO  : Memory regions updated for context APU
23:03:57 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:41:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:41:28 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:41:44 INFO  : Disconnected from the channel tcfchan#1.
23:41:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:45 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:41:45 INFO  : 'jtag frequency' command is executed.
23:41:45 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:41:45 INFO  : Context for 'APU' is selected.
23:41:45 INFO  : System reset is completed.
23:41:48 INFO  : 'after 3000' command is executed.
23:41:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:41:50 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:41:50 INFO  : Context for 'APU' is selected.
23:41:51 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:41:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:51 INFO  : Context for 'APU' is selected.
23:41:52 INFO  : 'ps7_init' command is executed.
23:41:52 INFO  : 'ps7_post_config' command is executed.
23:41:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:53 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:53 INFO  : Memory regions updated for context APU
23:41:53 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:53:09 INFO  : Disconnected from the channel tcfchan#2.
22:14:01 INFO  : Registering command handlers for SDK TCF services
22:14:05 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:14:08 INFO  : XSCT server has started successfully.
22:14:08 INFO  : Successfully done setting XSCT server connection channel  
22:14:23 INFO  : Successfully done setting SDK workspace  
22:14:23 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:15:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:21 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:15:21 INFO  : 'jtag frequency' command is executed.
22:15:21 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:21 INFO  : Context for 'APU' is selected.
22:15:21 INFO  : System reset is completed.
22:15:24 INFO  : 'after 3000' command is executed.
22:15:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:15:26 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:15:26 INFO  : Context for 'APU' is selected.
22:15:26 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:15:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:26 INFO  : Context for 'APU' is selected.
22:15:27 INFO  : 'ps7_init' command is executed.
22:15:27 INFO  : 'ps7_post_config' command is executed.
22:15:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:27 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:27 INFO  : Memory regions updated for context APU
22:15:28 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:38:22 INFO  : Disconnected from the channel tcfchan#1.
23:21:02 INFO  : Registering command handlers for SDK TCF services
23:21:04 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:21:07 INFO  : XSCT server has started successfully.
23:21:07 INFO  : Successfully done setting XSCT server connection channel  
23:21:07 INFO  : Successfully done setting SDK workspace  
23:21:07 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:21:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
23:21:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551305977000,  Project:1551301478000
23:21:10 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:21:12 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
23:21:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:21:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

23:21:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core PmodMIC3 of version 1.0 not found in repositories

23:21:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

23:21:18 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

23:21:18 ERROR : Error updating BSP project MSS files.
23:21:19 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
23:21:19 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
23:21:20 INFO  : Clearing existing target manager status.
23:21:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:36 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:21:36 INFO  : 'jtag frequency' command is executed.
23:21:36 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:21:36 INFO  : Context for 'APU' is selected.
23:21:36 INFO  : System reset is completed.
23:21:39 INFO  : 'after 3000' command is executed.
23:21:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:21:41 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:21:41 INFO  : Context for 'APU' is selected.
23:21:41 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:21:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:41 INFO  : Context for 'APU' is selected.
23:21:41 INFO  : 'ps7_init' command is executed.
23:21:41 INFO  : 'ps7_post_config' command is executed.
23:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:42 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:42 INFO  : Memory regions updated for context APU
23:21:42 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:55:49 INFO  : Disconnected from the channel tcfchan#1.
22:30:30 INFO  : Registering command handlers for SDK TCF services
22:30:34 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:30:40 INFO  : XSCT server has started successfully.
22:30:45 INFO  : Successfully done setting XSCT server connection channel  
22:30:45 INFO  : Successfully done setting SDK workspace  
22:30:45 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf.
23:05:36 INFO  : Registering command handlers for SDK TCF services
23:05:37 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:05:40 INFO  : XSCT server has started successfully.
23:05:40 INFO  : Successfully done setting XSCT server connection channel  
23:05:40 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf.
23:05:40 INFO  : Successfully done setting SDK workspace  
23:05:41 INFO  : Checking for hwspec changes in the project stimulus_hw_platform_0.
23:07:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:28 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:07:28 INFO  : 'jtag frequency' command is executed.
23:07:28 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:07:28 INFO  : Context for 'APU' is selected.
23:07:28 INFO  : System reset is completed.
23:07:31 INFO  : 'after 3000' command is executed.
23:07:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:07:32 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:07:32 INFO  : Context for 'APU' is selected.
23:07:32 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:07:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:32 INFO  : Context for 'APU' is selected.
23:07:33 INFO  : 'ps7_init' command is executed.
23:07:33 INFO  : 'ps7_post_config' command is executed.
23:07:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:34 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:34 INFO  : Memory regions updated for context APU
23:07:34 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:43:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551393787000,  Project:1551386845000
23:43:44 INFO  : Project stimulus_hw_platform_0's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:43:48 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf into /stimulus_hw_platform_0/system.hdf.
23:43:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:43:53 INFO  : Clearing existing target manager status.
23:43:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:43:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:52:44 INFO  : Disconnected from the channel tcfchan#1.
23:52:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:45 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:52:45 INFO  : 'jtag frequency' command is executed.
23:52:45 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:52:45 INFO  : Context for 'APU' is selected.
23:52:46 INFO  : System reset is completed.
23:52:49 INFO  : 'after 3000' command is executed.
23:52:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:52:50 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:52:50 INFO  : Context for 'APU' is selected.
23:52:52 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:52:52 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:52 INFO  : Context for 'APU' is selected.
23:52:52 INFO  : 'ps7_init' command is executed.
23:52:52 INFO  : 'ps7_post_config' command is executed.
23:52:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:53 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:53 INFO  : Memory regions updated for context APU
23:52:53 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:33:14 INFO  : Registering command handlers for SDK TCF services
00:33:16 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
00:33:19 INFO  : XSCT server has started successfully.
00:33:20 INFO  : Successfully done setting XSCT server connection channel  
00:33:20 INFO  : Successfully done setting SDK workspace  
00:33:20 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
00:34:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:34:04 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:34:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:22 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:34:22 INFO  : 'jtag frequency' command is executed.
00:34:22 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:22 INFO  : Context for 'APU' is selected.
00:34:22 INFO  : System reset is completed.
00:34:25 INFO  : 'after 3000' command is executed.
00:34:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:34:26 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:34:26 INFO  : Context for 'APU' is selected.
00:34:26 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:34:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:26 INFO  : Context for 'APU' is selected.
00:34:27 INFO  : 'ps7_init' command is executed.
00:34:27 INFO  : 'ps7_post_config' command is executed.
00:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:28 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:28 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:28 INFO  : Memory regions updated for context APU
00:34:28 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:35:08 INFO  : Disconnected from the channel tcfchan#1.
22:59:21 INFO  : Registering command handlers for SDK TCF services
22:59:24 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:59:28 INFO  : XSCT server has started successfully.
22:59:28 INFO  : Successfully done setting XSCT server connection channel  
22:59:34 INFO  : Successfully done setting SDK workspace  
22:59:34 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:59:34 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
22:59:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551476194000,  Project:1551396445000
22:59:39 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:59:42 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
22:59:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:59:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

22:59:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

22:59:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:59:47 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

22:59:47 ERROR : Error updating BSP project MSS files.
22:59:48 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
22:59:49 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
22:59:49 INFO  : Clearing existing target manager status.
23:15:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:15:35 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:16:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:24 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:16:24 INFO  : 'jtag frequency' command is executed.
23:16:24 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:16:24 INFO  : Context for 'APU' is selected.
23:16:24 INFO  : System reset is completed.
23:16:27 INFO  : 'after 3000' command is executed.
23:16:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:16:28 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:16:29 INFO  : Context for 'APU' is selected.
23:16:29 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:16:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:29 INFO  : Context for 'APU' is selected.
23:16:29 INFO  : 'ps7_init' command is executed.
23:16:29 INFO  : 'ps7_post_config' command is executed.
23:16:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:30 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:30 INFO  : Memory regions updated for context APU
23:16:30 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:13:41 INFO  : Disconnected from the channel tcfchan#1.
00:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:42 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:13:42 INFO  : 'jtag frequency' command is executed.
00:13:42 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:13:42 INFO  : Context for 'APU' is selected.
00:13:42 INFO  : System reset is completed.
00:13:45 INFO  : 'after 3000' command is executed.
00:13:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:13:46 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
00:13:46 INFO  : Context for 'APU' is selected.
00:13:48 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:13:48 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:48 INFO  : Context for 'APU' is selected.
00:13:49 INFO  : 'ps7_init' command is executed.
00:13:49 INFO  : 'ps7_post_config' command is executed.
00:13:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:49 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:49 INFO  : Memory regions updated for context APU
00:13:49 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:15:16 INFO  : Disconnected from the channel tcfchan#2.
00:15:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:17 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:15:17 INFO  : 'jtag frequency' command is executed.
00:15:17 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:17 INFO  : Context for 'APU' is selected.
00:15:17 INFO  : System reset is completed.
00:15:20 INFO  : 'after 3000' command is executed.
00:15:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:15:22 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
00:15:22 INFO  : Context for 'APU' is selected.
00:15:22 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:15:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:22 INFO  : Context for 'APU' is selected.
00:15:22 INFO  : 'ps7_init' command is executed.
00:15:23 INFO  : 'ps7_post_config' command is executed.
00:15:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:23 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:23 INFO  : Memory regions updated for context APU
00:15:23 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:17:03 INFO  : Disconnected from the channel tcfchan#3.
00:17:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:05 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:17:05 INFO  : 'jtag frequency' command is executed.
00:17:05 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:17:05 INFO  : Context for 'APU' is selected.
00:17:05 INFO  : System reset is completed.
00:17:08 INFO  : 'after 3000' command is executed.
00:17:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:17:09 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
00:17:09 INFO  : Context for 'APU' is selected.
00:17:09 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:17:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:09 INFO  : Context for 'APU' is selected.
00:17:10 INFO  : 'ps7_init' command is executed.
00:17:10 INFO  : 'ps7_post_config' command is executed.
00:17:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:11 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:11 INFO  : Memory regions updated for context APU
00:17:11 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:19:41 INFO  : Disconnected from the channel tcfchan#4.
00:19:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:43 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:19:43 INFO  : 'jtag frequency' command is executed.
00:19:43 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:19:43 INFO  : Context for 'APU' is selected.
00:19:43 INFO  : System reset is completed.
00:19:46 INFO  : 'after 3000' command is executed.
00:19:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:19:47 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
00:19:47 INFO  : Context for 'APU' is selected.
00:19:47 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:19:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:47 INFO  : Context for 'APU' is selected.
00:19:48 INFO  : 'ps7_init' command is executed.
00:19:48 INFO  : 'ps7_post_config' command is executed.
00:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:49 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:49 INFO  : Memory regions updated for context APU
00:19:49 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:24:24 INFO  : Disconnected from the channel tcfchan#5.
00:24:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:26 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:24:26 INFO  : 'jtag frequency' command is executed.
00:24:26 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:24:26 INFO  : Context for 'APU' is selected.
00:24:26 INFO  : System reset is completed.
00:24:29 INFO  : 'after 3000' command is executed.
00:24:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:24:30 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
00:24:30 INFO  : Context for 'APU' is selected.
00:24:30 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:24:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:30 INFO  : Context for 'APU' is selected.
00:24:31 INFO  : 'ps7_init' command is executed.
00:24:31 INFO  : 'ps7_post_config' command is executed.
00:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:32 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:32 INFO  : Memory regions updated for context APU
00:24:32 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:00:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551560270000,  Project:1551476194000
22:00:06 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:01:46 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
22:01:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:01:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

22:01:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:01:50 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

22:01:50 ERROR : Error updating BSP project MSS files.
22:01:51 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
22:01:52 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
22:01:52 INFO  : Clearing existing target manager status.
22:01:52 INFO  : Closing and re-opening the MSS file of ther project rtos_core0_2019_1_bsp
22:01:52 INFO  : Closing and re-opening the MSS file of ther project rtos_core0_2019_1_bsp
22:01:53 INFO  : Closing and re-opening the MSS file of ther project rtos_core0_2019_1_bsp
22:01:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:01:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:38:32 INFO  : Disconnected from the channel tcfchan#6.
22:38:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:33 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:38:33 INFO  : 'jtag frequency' command is executed.
22:38:33 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:38:33 INFO  : Context for 'APU' is selected.
22:38:33 INFO  : System reset is completed.
22:38:36 INFO  : 'after 3000' command is executed.
22:38:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:38:38 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:38:38 INFO  : Context for 'APU' is selected.
22:38:38 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:38:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:38:38 INFO  : Context for 'APU' is selected.
22:38:38 INFO  : 'ps7_init' command is executed.
22:38:38 INFO  : 'ps7_post_config' command is executed.
22:38:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:39 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:38:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:38:39 INFO  : Memory regions updated for context APU
22:38:39 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:49:35 INFO  : Disconnected from the channel tcfchan#7.
22:49:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:37 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:49:37 INFO  : 'jtag frequency' command is executed.
22:49:37 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:49:37 INFO  : Context for 'APU' is selected.
22:49:37 INFO  : System reset is completed.
22:49:40 INFO  : 'after 3000' command is executed.
22:49:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:49:41 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:49:41 INFO  : Context for 'APU' is selected.
22:49:41 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:49:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:41 INFO  : Context for 'APU' is selected.
22:49:42 INFO  : 'ps7_init' command is executed.
22:49:42 INFO  : 'ps7_post_config' command is executed.
22:49:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:43 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:49:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:49:43 INFO  : Memory regions updated for context APU
22:49:43 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:14:40 INFO  : Disconnected from the channel tcfchan#8.
23:14:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:42 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:14:42 INFO  : 'jtag frequency' command is executed.
23:14:42 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:14:42 INFO  : Context for 'APU' is selected.
23:14:42 INFO  : System reset is completed.
23:14:45 INFO  : 'after 3000' command is executed.
23:14:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:14:46 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:14:46 INFO  : Context for 'APU' is selected.
23:14:46 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:14:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:46 INFO  : Context for 'APU' is selected.
23:14:47 INFO  : 'ps7_init' command is executed.
23:14:47 INFO  : 'ps7_post_config' command is executed.
23:14:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:48 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:48 INFO  : Memory regions updated for context APU
23:14:48 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:17:26 INFO  : Disconnected from the channel tcfchan#9.
23:17:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:28 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:17:28 INFO  : 'jtag frequency' command is executed.
23:17:28 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:28 INFO  : Context for 'APU' is selected.
23:17:28 INFO  : System reset is completed.
23:17:31 INFO  : 'after 3000' command is executed.
23:17:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:17:32 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:17:32 INFO  : Context for 'APU' is selected.
23:17:32 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:17:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:32 INFO  : Context for 'APU' is selected.
23:17:33 INFO  : 'ps7_init' command is executed.
23:17:33 INFO  : 'ps7_post_config' command is executed.
23:17:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:34 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:34 INFO  : Memory regions updated for context APU
23:17:34 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:38:33 INFO  : Disconnected from the channel tcfchan#10.
23:38:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:35 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:38:35 INFO  : 'jtag frequency' command is executed.
23:38:35 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:38:35 INFO  : Context for 'APU' is selected.
23:38:35 INFO  : System reset is completed.
23:38:38 INFO  : 'after 3000' command is executed.
23:38:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:38:39 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:38:39 INFO  : Context for 'APU' is selected.
23:38:39 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:38:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:39 INFO  : Context for 'APU' is selected.
23:38:40 INFO  : 'ps7_init' command is executed.
23:38:40 INFO  : 'ps7_post_config' command is executed.
23:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:41 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:41 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:41 INFO  : Memory regions updated for context APU
23:38:41 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:55:43 INFO  : Disconnected from the channel tcfchan#11.
23:55:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:44 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:55:44 INFO  : 'jtag frequency' command is executed.
23:55:44 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:44 INFO  : Context for 'APU' is selected.
23:55:44 INFO  : System reset is completed.
23:55:47 INFO  : 'after 3000' command is executed.
23:55:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:55:49 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:55:49 INFO  : Context for 'APU' is selected.
23:55:49 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:55:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:49 INFO  : Context for 'APU' is selected.
23:55:49 INFO  : 'ps7_init' command is executed.
23:55:49 INFO  : 'ps7_post_config' command is executed.
23:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:50 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:50 INFO  : Memory regions updated for context APU
23:55:50 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:58:16 INFO  : Disconnected from the channel tcfchan#12.
23:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:17 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:58:17 INFO  : 'jtag frequency' command is executed.
23:58:17 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:17 INFO  : Context for 'APU' is selected.
23:58:17 INFO  : System reset is completed.
23:58:20 INFO  : 'after 3000' command is executed.
23:58:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:58:22 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:58:22 INFO  : Context for 'APU' is selected.
23:58:22 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:58:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:22 INFO  : Context for 'APU' is selected.
23:58:22 INFO  : 'ps7_init' command is executed.
23:58:22 INFO  : 'ps7_post_config' command is executed.
23:58:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:23 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:23 INFO  : Memory regions updated for context APU
23:58:23 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:00:01 INFO  : Disconnected from the channel tcfchan#13.
00:00:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:02 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:00:02 INFO  : 'jtag frequency' command is executed.
00:00:02 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:02 INFO  : Context for 'APU' is selected.
00:00:02 INFO  : System reset is completed.
00:00:05 INFO  : 'after 3000' command is executed.
00:00:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:00:07 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
00:00:07 INFO  : Context for 'APU' is selected.
00:00:07 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:00:07 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:07 INFO  : Context for 'APU' is selected.
00:00:07 INFO  : 'ps7_init' command is executed.
00:00:07 INFO  : 'ps7_post_config' command is executed.
00:00:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:08 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:08 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:08 INFO  : Memory regions updated for context APU
00:00:08 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:07:12 INFO  : Disconnected from the channel tcfchan#14.
00:07:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:13 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:07:13 INFO  : 'jtag frequency' command is executed.
00:07:13 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:07:13 INFO  : Context for 'APU' is selected.
00:07:13 INFO  : System reset is completed.
00:07:16 INFO  : 'after 3000' command is executed.
00:07:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:07:18 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
00:07:18 INFO  : Context for 'APU' is selected.
00:07:18 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:07:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:18 INFO  : Context for 'APU' is selected.
00:07:18 INFO  : 'ps7_init' command is executed.
00:07:18 INFO  : 'ps7_post_config' command is executed.
00:07:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:19 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:19 INFO  : Memory regions updated for context APU
00:07:19 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:17:30 INFO  : Disconnected from the channel tcfchan#15.
00:17:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:31 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:17:31 INFO  : 'jtag frequency' command is executed.
00:17:31 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:17:31 INFO  : Context for 'APU' is selected.
00:17:31 INFO  : System reset is completed.
00:17:34 INFO  : 'after 3000' command is executed.
00:17:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:17:36 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
00:17:36 INFO  : Context for 'APU' is selected.
00:17:36 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:17:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:36 INFO  : Context for 'APU' is selected.
00:17:37 INFO  : 'ps7_init' command is executed.
00:17:37 INFO  : 'ps7_post_config' command is executed.
00:17:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:37 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:37 INFO  : Memory regions updated for context APU
00:17:37 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:21:27 INFO  : Disconnected from the channel tcfchan#16.
00:21:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:28 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:21:28 INFO  : 'jtag frequency' command is executed.
00:21:28 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:21:28 INFO  : Context for 'APU' is selected.
00:21:29 INFO  : System reset is completed.
00:21:32 INFO  : 'after 3000' command is executed.
00:21:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:21:33 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
00:21:33 INFO  : Context for 'APU' is selected.
00:21:33 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:21:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:33 INFO  : Context for 'APU' is selected.
00:21:34 INFO  : 'ps7_init' command is executed.
00:21:34 INFO  : 'ps7_post_config' command is executed.
00:21:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:34 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:34 INFO  : Memory regions updated for context APU
00:21:35 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:22:41 INFO  : Disconnected from the channel tcfchan#17.
00:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:43 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:22:43 INFO  : 'jtag frequency' command is executed.
00:22:43 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:22:43 INFO  : Context for 'APU' is selected.
00:22:43 INFO  : System reset is completed.
00:22:46 INFO  : 'after 3000' command is executed.
00:22:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:22:47 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
00:22:47 INFO  : Context for 'APU' is selected.
00:22:47 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:22:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:47 INFO  : Context for 'APU' is selected.
00:22:48 INFO  : 'ps7_init' command is executed.
00:22:48 INFO  : 'ps7_post_config' command is executed.
00:22:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:49 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:49 INFO  : Memory regions updated for context APU
00:22:49 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:25:59 INFO  : Disconnected from the channel tcfchan#18.
00:26:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:00 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:26:00 INFO  : 'jtag frequency' command is executed.
00:26:00 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:00 INFO  : Context for 'APU' is selected.
00:26:00 INFO  : System reset is completed.
00:26:03 INFO  : 'after 3000' command is executed.
00:26:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:26:05 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
00:26:05 INFO  : Context for 'APU' is selected.
00:26:05 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:26:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:05 INFO  : Context for 'APU' is selected.
00:26:06 INFO  : 'ps7_init' command is executed.
00:26:06 INFO  : 'ps7_post_config' command is executed.
00:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:06 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:06 INFO  : Memory regions updated for context APU
00:26:06 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:29:45 INFO  : Disconnected from the channel tcfchan#19.
00:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:46 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:29:46 INFO  : 'jtag frequency' command is executed.
00:29:46 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:46 INFO  : Context for 'APU' is selected.
00:29:46 INFO  : System reset is completed.
00:29:49 INFO  : 'after 3000' command is executed.
00:29:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:29:50 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
00:29:50 INFO  : Context for 'APU' is selected.
00:29:51 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:29:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:51 INFO  : Context for 'APU' is selected.
00:29:51 INFO  : 'ps7_init' command is executed.
00:29:51 INFO  : 'ps7_post_config' command is executed.
00:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:52 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:52 INFO  : Memory regions updated for context APU
00:29:52 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:33:54 INFO  : Disconnected from the channel tcfchan#20.
00:33:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:55 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:33:55 INFO  : 'jtag frequency' command is executed.
00:33:55 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:55 INFO  : Context for 'APU' is selected.
00:33:55 INFO  : System reset is completed.
00:33:58 INFO  : 'after 3000' command is executed.
00:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:34:00 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
00:34:00 INFO  : Context for 'APU' is selected.
00:34:00 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:34:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:00 INFO  : Context for 'APU' is selected.
00:34:01 INFO  : 'ps7_init' command is executed.
00:34:01 INFO  : 'ps7_post_config' command is executed.
00:34:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:01 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:01 INFO  : Memory regions updated for context APU
00:34:01 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:36:01 INFO  : Disconnected from the channel tcfchan#21.
00:36:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:02 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:36:02 INFO  : 'jtag frequency' command is executed.
00:36:02 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:02 INFO  : Context for 'APU' is selected.
00:36:02 INFO  : System reset is completed.
00:36:05 INFO  : 'after 3000' command is executed.
00:36:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:36:07 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
00:36:07 INFO  : Context for 'APU' is selected.
00:36:07 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:36:07 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:07 INFO  : Context for 'APU' is selected.
00:36:07 INFO  : 'ps7_init' command is executed.
00:36:07 INFO  : 'ps7_post_config' command is executed.
00:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:08 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:08 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:08 INFO  : Memory regions updated for context APU
00:36:08 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:38:32 INFO  : Disconnected from the channel tcfchan#22.
00:38:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:33 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:38:33 INFO  : 'jtag frequency' command is executed.
00:38:33 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:38:33 INFO  : Context for 'APU' is selected.
00:38:34 INFO  : System reset is completed.
00:38:37 INFO  : 'after 3000' command is executed.
00:38:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:38:38 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
00:38:38 INFO  : Context for 'APU' is selected.
00:38:38 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:38:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:38:38 INFO  : Context for 'APU' is selected.
00:38:39 INFO  : 'ps7_init' command is executed.
00:38:39 INFO  : 'ps7_post_config' command is executed.
00:38:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:39 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:38:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:38:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:39 INFO  : Memory regions updated for context APU
00:38:39 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:41:50 INFO  : Disconnected from the channel tcfchan#23.
00:41:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:52 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:41:52 INFO  : 'jtag frequency' command is executed.
00:41:52 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:52 INFO  : Context for 'APU' is selected.
00:41:52 INFO  : System reset is completed.
00:41:55 INFO  : 'after 3000' command is executed.
00:41:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:41:56 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
00:41:56 INFO  : Context for 'APU' is selected.
00:41:56 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:41:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:56 INFO  : Context for 'APU' is selected.
00:41:57 INFO  : 'ps7_init' command is executed.
00:41:57 INFO  : 'ps7_post_config' command is executed.
00:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:58 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:58 INFO  : Memory regions updated for context APU
00:41:58 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:43:03 INFO  : Disconnected from the channel tcfchan#24.
20:59:30 INFO  : Registering command handlers for SDK TCF services
20:59:32 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
20:59:36 INFO  : XSCT server has started successfully.
20:59:36 INFO  : Successfully done setting XSCT server connection channel  
20:59:39 INFO  : Successfully done setting SDK workspace  
20:59:39 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
20:59:39 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
20:59:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551652737000,  Project:1551560270000
20:59:45 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
20:59:47 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
20:59:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:59:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

20:59:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

20:59:53 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

20:59:53 ERROR : Error updating BSP project MSS files.
20:59:54 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
20:59:55 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
20:59:55 INFO  : Clearing existing target manager status.
21:31:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:00 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:32:00 INFO  : 'jtag frequency' command is executed.
21:32:00 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:32:00 INFO  : Context for 'APU' is selected.
21:32:00 INFO  : System reset is completed.
21:32:03 INFO  : 'after 3000' command is executed.
21:32:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:32:04 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
21:32:05 INFO  : Context for 'APU' is selected.
21:32:05 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:32:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:05 INFO  : Context for 'APU' is selected.
21:32:05 INFO  : 'ps7_init' command is executed.
21:32:05 INFO  : 'ps7_post_config' command is executed.
21:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:06 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:06 INFO  : Memory regions updated for context APU
21:32:06 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:33:04 INFO  : Disconnected from the channel tcfchan#1.
21:33:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:05 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:33:05 INFO  : 'jtag frequency' command is executed.
21:33:05 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:05 INFO  : Context for 'APU' is selected.
21:33:06 INFO  : System reset is completed.
21:33:09 INFO  : 'after 3000' command is executed.
21:33:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:33:10 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
21:33:10 INFO  : Context for 'APU' is selected.
21:33:12 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:33:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:12 INFO  : Context for 'APU' is selected.
21:33:13 INFO  : 'ps7_init' command is executed.
21:33:13 INFO  : 'ps7_post_config' command is executed.
21:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:13 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:13 INFO  : Memory regions updated for context APU
21:33:13 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:38:35 INFO  : Disconnected from the channel tcfchan#2.
21:38:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:36 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:38:36 INFO  : 'jtag frequency' command is executed.
21:38:36 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:36 INFO  : Context for 'APU' is selected.
21:38:36 INFO  : System reset is completed.
21:38:39 INFO  : 'after 3000' command is executed.
21:38:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:38:41 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
21:38:41 INFO  : Context for 'APU' is selected.
21:38:41 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:38:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:41 INFO  : Context for 'APU' is selected.
21:38:42 INFO  : 'ps7_init' command is executed.
21:38:42 INFO  : 'ps7_post_config' command is executed.
21:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:42 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:42 INFO  : Memory regions updated for context APU
21:38:42 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:42:39 INFO  : Disconnected from the channel tcfchan#3.
21:42:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:40 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:42:40 INFO  : 'jtag frequency' command is executed.
21:42:40 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:40 INFO  : Context for 'APU' is selected.
21:42:40 INFO  : System reset is completed.
21:42:43 INFO  : 'after 3000' command is executed.
21:42:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:42:45 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
21:42:45 INFO  : Context for 'APU' is selected.
21:42:45 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:42:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:45 INFO  : Context for 'APU' is selected.
21:42:45 INFO  : 'ps7_init' command is executed.
21:42:45 INFO  : 'ps7_post_config' command is executed.
21:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:46 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:46 INFO  : Memory regions updated for context APU
21:42:46 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:43:54 INFO  : Disconnected from the channel tcfchan#4.
21:43:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:55 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:43:55 INFO  : 'jtag frequency' command is executed.
21:43:55 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:55 INFO  : Context for 'APU' is selected.
21:43:55 INFO  : System reset is completed.
21:43:58 INFO  : 'after 3000' command is executed.
21:43:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:44:00 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
21:44:00 INFO  : Context for 'APU' is selected.
21:44:00 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:44:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:00 INFO  : Context for 'APU' is selected.
21:44:01 INFO  : 'ps7_init' command is executed.
21:44:01 INFO  : 'ps7_post_config' command is executed.
21:44:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:01 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:01 INFO  : Memory regions updated for context APU
21:44:01 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:15:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551733541000,  Project:1551652737000
22:15:06 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:15:08 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
22:15:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:15:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

22:15:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

22:15:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:15:12 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

22:15:12 ERROR : Error updating BSP project MSS files.
22:15:13 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
22:15:14 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
22:15:14 INFO  : Clearing existing target manager status.
22:15:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:15:16 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:16:14 INFO  : Disconnected from the channel tcfchan#5.
22:16:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:16 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:16:16 INFO  : 'jtag frequency' command is executed.
22:16:16 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:16:16 INFO  : Context for 'APU' is selected.
22:16:16 INFO  : System reset is completed.
22:16:19 INFO  : 'after 3000' command is executed.
22:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:16:20 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:16:20 INFO  : Context for 'APU' is selected.
22:16:20 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:16:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:20 INFO  : Context for 'APU' is selected.
22:16:21 INFO  : 'ps7_init' command is executed.
22:16:21 INFO  : 'ps7_post_config' command is executed.
22:16:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:22 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:22 INFO  : Memory regions updated for context APU
22:16:22 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:18:42 INFO  : Disconnected from the channel tcfchan#6.
22:18:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:43 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:18:43 INFO  : 'jtag frequency' command is executed.
22:18:43 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:18:43 INFO  : Context for 'APU' is selected.
22:18:44 INFO  : System reset is completed.
22:18:47 INFO  : 'after 3000' command is executed.
22:18:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:18:48 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:18:48 INFO  : Context for 'APU' is selected.
22:18:48 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:18:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:48 INFO  : Context for 'APU' is selected.
22:18:49 INFO  : 'ps7_init' command is executed.
22:18:49 INFO  : 'ps7_post_config' command is executed.
22:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:49 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:49 INFO  : Memory regions updated for context APU
22:18:49 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:23:30 INFO  : Disconnected from the channel tcfchan#7.
22:23:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:31 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:23:31 INFO  : 'jtag frequency' command is executed.
22:23:31 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:23:31 INFO  : Context for 'APU' is selected.
22:23:32 INFO  : System reset is completed.
22:23:35 INFO  : 'after 3000' command is executed.
22:23:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:23:36 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:23:36 INFO  : Context for 'APU' is selected.
22:23:36 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:23:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:36 INFO  : Context for 'APU' is selected.
22:23:37 INFO  : 'ps7_init' command is executed.
22:23:37 INFO  : 'ps7_post_config' command is executed.
22:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:37 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:38 INFO  : Memory regions updated for context APU
22:23:38 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:25:27 INFO  : Disconnected from the channel tcfchan#8.
22:25:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:28 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:25:28 INFO  : 'jtag frequency' command is executed.
22:25:28 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:25:28 INFO  : Context for 'APU' is selected.
22:25:28 INFO  : System reset is completed.
22:25:31 INFO  : 'after 3000' command is executed.
22:25:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:25:32 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:25:32 INFO  : Context for 'APU' is selected.
22:25:33 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:25:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:33 INFO  : Context for 'APU' is selected.
22:25:33 INFO  : 'ps7_init' command is executed.
22:25:33 INFO  : 'ps7_post_config' command is executed.
22:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:34 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:34 INFO  : Memory regions updated for context APU
22:25:34 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:41:20 INFO  : Disconnected from the channel tcfchan#9.
22:41:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:21 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:41:21 INFO  : 'jtag frequency' command is executed.
22:41:21 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:21 INFO  : Context for 'APU' is selected.
22:41:21 INFO  : System reset is completed.
22:41:24 INFO  : 'after 3000' command is executed.
22:41:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:41:26 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:41:26 INFO  : Context for 'APU' is selected.
22:41:26 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:41:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:26 INFO  : Context for 'APU' is selected.
22:41:26 INFO  : 'ps7_init' command is executed.
22:41:26 INFO  : 'ps7_post_config' command is executed.
22:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:27 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:27 INFO  : Memory regions updated for context APU
22:41:27 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:43:15 INFO  : Disconnected from the channel tcfchan#10.
22:43:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:16 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:43:16 INFO  : 'jtag frequency' command is executed.
22:43:16 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:43:16 INFO  : Context for 'APU' is selected.
22:43:16 INFO  : System reset is completed.
22:43:19 INFO  : 'after 3000' command is executed.
22:43:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:43:21 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:43:21 INFO  : Context for 'APU' is selected.
22:43:21 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:43:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:21 INFO  : Context for 'APU' is selected.
22:43:21 INFO  : 'ps7_init' command is executed.
22:43:21 INFO  : 'ps7_post_config' command is executed.
22:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:22 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:22 INFO  : Memory regions updated for context APU
22:43:22 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:44:48 INFO  : Disconnected from the channel tcfchan#11.
22:44:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:50 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:44:50 INFO  : 'jtag frequency' command is executed.
22:44:50 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:44:50 INFO  : Context for 'APU' is selected.
22:44:50 INFO  : System reset is completed.
22:44:53 INFO  : 'after 3000' command is executed.
22:44:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:44:54 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:44:54 INFO  : Context for 'APU' is selected.
22:44:54 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:44:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:44:54 INFO  : Context for 'APU' is selected.
22:44:55 INFO  : 'ps7_init' command is executed.
22:44:55 INFO  : 'ps7_post_config' command is executed.
22:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:56 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:44:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:44:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:44:56 INFO  : Memory regions updated for context APU
22:44:56 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:45:58 INFO  : Disconnected from the channel tcfchan#12.
22:45:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:59 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:45:59 INFO  : 'jtag frequency' command is executed.
22:45:59 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:45:59 INFO  : Context for 'APU' is selected.
22:45:59 INFO  : System reset is completed.
22:46:02 INFO  : 'after 3000' command is executed.
22:46:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:46:04 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:46:04 INFO  : Context for 'APU' is selected.
22:46:04 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:46:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:04 INFO  : Context for 'APU' is selected.
22:46:04 INFO  : 'ps7_init' command is executed.
22:46:04 INFO  : 'ps7_post_config' command is executed.
22:46:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:05 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:05 INFO  : Memory regions updated for context APU
22:46:05 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:07:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551736999000,  Project:1551733541000
23:07:08 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:07:24 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
23:07:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:07:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

23:07:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

23:07:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

23:07:29 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

23:07:29 ERROR : Error updating BSP project MSS files.
23:07:30 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
23:07:30 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
23:07:30 INFO  : Clearing existing target manager status.
23:07:30 INFO  : Closing and re-opening the MSS file of ther project rtos_core0_2019_1_bsp
23:07:31 INFO  : Closing and re-opening the MSS file of ther project rtos_core0_2019_1_bsp
23:07:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:07:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:08:26 INFO  : Disconnected from the channel tcfchan#13.
23:08:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:27 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:08:27 INFO  : 'jtag frequency' command is executed.
23:08:27 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:08:27 INFO  : Context for 'APU' is selected.
23:08:27 INFO  : System reset is completed.
23:08:30 INFO  : 'after 3000' command is executed.
23:08:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:08:32 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:08:32 INFO  : Context for 'APU' is selected.
23:08:32 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:08:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:32 INFO  : Context for 'APU' is selected.
23:08:32 INFO  : 'ps7_init' command is executed.
23:08:32 INFO  : 'ps7_post_config' command is executed.
23:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:33 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:33 INFO  : Memory regions updated for context APU
23:08:33 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:26:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551738322000,  Project:1551736999000
23:26:37 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:26:40 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
23:26:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:26:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

23:26:44 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

23:26:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

23:26:44 ERROR : Error updating BSP project MSS files.
23:26:45 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
23:26:46 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
23:26:46 INFO  : Clearing existing target manager status.
23:26:46 INFO  : Closing and re-opening the MSS file of ther project rtos_core0_2019_1_bsp
23:26:46 INFO  : Closing and re-opening the MSS file of ther project rtos_core0_2019_1_bsp
23:26:46 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:26:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:28:30 INFO  : Disconnected from the channel tcfchan#14.
23:28:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:31 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:28:31 INFO  : 'jtag frequency' command is executed.
23:28:31 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:28:31 INFO  : Context for 'APU' is selected.
23:28:31 INFO  : System reset is completed.
23:28:34 INFO  : 'after 3000' command is executed.
23:28:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:28:36 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:28:36 INFO  : Context for 'APU' is selected.
23:28:36 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:28:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:36 INFO  : Context for 'APU' is selected.
23:28:36 INFO  : 'ps7_init' command is executed.
23:28:36 INFO  : 'ps7_post_config' command is executed.
23:28:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:37 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:37 INFO  : Memory regions updated for context APU
23:28:37 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:32:25 INFO  : Disconnected from the channel tcfchan#15.
23:32:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:26 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:32:26 INFO  : 'jtag frequency' command is executed.
23:32:26 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:32:26 INFO  : Context for 'APU' is selected.
23:32:27 INFO  : System reset is completed.
23:32:30 INFO  : 'after 3000' command is executed.
23:32:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:32:31 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:32:31 INFO  : Context for 'APU' is selected.
23:32:31 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:32:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:31 INFO  : Context for 'APU' is selected.
23:32:32 INFO  : 'ps7_init' command is executed.
23:32:32 INFO  : 'ps7_post_config' command is executed.
23:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:33 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:33 INFO  : Memory regions updated for context APU
23:32:33 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:49:55 INFO  : Disconnected from the channel tcfchan#16.
23:49:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:56 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:49:56 INFO  : 'jtag frequency' command is executed.
23:49:56 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:49:56 INFO  : Context for 'APU' is selected.
23:49:56 INFO  : System reset is completed.
23:49:59 INFO  : 'after 3000' command is executed.
23:49:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:50:00 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:50:01 INFO  : Context for 'APU' is selected.
23:50:01 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:50:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:01 INFO  : Context for 'APU' is selected.
23:50:01 INFO  : 'ps7_init' command is executed.
23:50:01 INFO  : 'ps7_post_config' command is executed.
23:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:02 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:02 INFO  : Memory regions updated for context APU
23:50:02 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:52:10 INFO  : Disconnected from the channel tcfchan#17.
23:52:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:11 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:52:11 INFO  : 'jtag frequency' command is executed.
23:52:11 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:52:12 INFO  : Context for 'APU' is selected.
23:52:12 INFO  : System reset is completed.
23:52:15 INFO  : 'after 3000' command is executed.
23:52:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:52:16 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:52:16 INFO  : Context for 'APU' is selected.
23:52:16 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:52:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:16 INFO  : Context for 'APU' is selected.
23:52:17 INFO  : 'ps7_init' command is executed.
23:52:17 INFO  : 'ps7_post_config' command is executed.
23:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:18 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:18 INFO  : Memory regions updated for context APU
23:52:18 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:56:28 INFO  : Disconnected from the channel tcfchan#18.
23:56:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:29 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:56:29 INFO  : 'jtag frequency' command is executed.
23:56:29 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:56:29 INFO  : Context for 'APU' is selected.
23:56:30 INFO  : System reset is completed.
23:56:33 INFO  : 'after 3000' command is executed.
23:56:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:56:34 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:56:34 INFO  : Context for 'APU' is selected.
23:56:34 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:56:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:56:34 INFO  : Context for 'APU' is selected.
23:56:35 INFO  : 'ps7_init' command is executed.
23:56:35 INFO  : 'ps7_post_config' command is executed.
23:56:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:35 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:56:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:56:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:56:35 INFO  : Memory regions updated for context APU
23:56:35 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:59:33 INFO  : Disconnected from the channel tcfchan#19.
23:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:35 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:59:35 INFO  : 'jtag frequency' command is executed.
23:59:35 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:35 INFO  : Context for 'APU' is selected.
23:59:35 INFO  : System reset is completed.
23:59:38 INFO  : 'after 3000' command is executed.
23:59:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:59:39 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:59:39 INFO  : Context for 'APU' is selected.
23:59:39 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:59:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:39 INFO  : Context for 'APU' is selected.
23:59:40 INFO  : 'ps7_init' command is executed.
23:59:40 INFO  : 'ps7_post_config' command is executed.
23:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:41 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:41 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:41 INFO  : Memory regions updated for context APU
23:59:41 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:22:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551741624000,  Project:1551738322000
00:22:00 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:22:06 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
00:22:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:22:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

00:22:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

00:22:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:22:10 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

00:22:10 ERROR : Error updating BSP project MSS files.
00:22:11 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
00:22:12 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
00:22:12 INFO  : Clearing existing target manager status.
00:22:12 INFO  : Closing and re-opening the MSS file of ther project rtos_core0_2019_1_bsp
00:22:12 INFO  : Closing and re-opening the MSS file of ther project rtos_core0_2019_1_bsp
00:22:12 INFO  : Closing and re-opening the MSS file of ther project rtos_core0_2019_1_bsp
00:22:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:22:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:23:16 INFO  : Disconnected from the channel tcfchan#20.
00:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:17 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:23:17 INFO  : 'jtag frequency' command is executed.
00:23:17 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:17 INFO  : Context for 'APU' is selected.
00:23:17 INFO  : System reset is completed.
00:23:20 INFO  : 'after 3000' command is executed.
00:23:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:23:22 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
00:23:22 INFO  : Context for 'APU' is selected.
00:23:22 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:23:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:22 INFO  : Context for 'APU' is selected.
00:23:23 INFO  : 'ps7_init' command is executed.
00:23:23 INFO  : 'ps7_post_config' command is executed.
00:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:23 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:23 INFO  : Memory regions updated for context APU
00:23:23 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:25:27 INFO  : Disconnected from the channel tcfchan#21.
22:04:42 INFO  : Registering command handlers for SDK TCF services
22:04:47 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:04:50 INFO  : XSCT server has started successfully.
22:04:50 INFO  : Successfully done setting XSCT server connection channel  
22:04:55 INFO  : Successfully done setting SDK workspace  
22:04:55 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:04:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
22:07:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:41 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:07:41 INFO  : 'jtag frequency' command is executed.
22:07:41 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:41 INFO  : Context for 'APU' is selected.
22:07:41 INFO  : System reset is completed.
22:07:44 INFO  : 'after 3000' command is executed.
22:07:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:07:45 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:07:45 INFO  : Context for 'APU' is selected.
22:07:46 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:07:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:46 INFO  : Context for 'APU' is selected.
22:07:46 INFO  : 'ps7_init' command is executed.
22:07:46 INFO  : 'ps7_post_config' command is executed.
22:07:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:47 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:47 INFO  : Memory regions updated for context APU
22:07:47 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:37:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551825400000,  Project:1551741624000
23:37:35 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:37:39 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
23:37:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:37:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

23:37:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

23:37:47 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

23:37:47 ERROR : Error updating BSP project MSS files.
23:37:47 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
23:37:48 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
23:37:48 INFO  : Clearing existing target manager status.
23:38:30 INFO  : Disconnected from the channel tcfchan#1.
23:38:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:31 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:38:31 INFO  : 'jtag frequency' command is executed.
23:38:31 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:38:31 INFO  : Context for 'APU' is selected.
23:38:31 INFO  : System reset is completed.
23:38:34 INFO  : 'after 3000' command is executed.
23:38:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:38:36 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:38:36 INFO  : Context for 'APU' is selected.
23:38:37 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:38:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:37 INFO  : Context for 'APU' is selected.
23:38:38 INFO  : 'ps7_init' command is executed.
23:38:38 INFO  : 'ps7_post_config' command is executed.
23:38:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:39 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:39 INFO  : Memory regions updated for context APU
23:38:39 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:39:14 INFO  : Disconnected from the channel tcfchan#2.
23:39:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:15 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:39:15 INFO  : 'jtag frequency' command is executed.
23:39:15 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:16 INFO  : Context for 'APU' is selected.
23:39:16 INFO  : System reset is completed.
23:39:19 INFO  : 'after 3000' command is executed.
23:39:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:39:20 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:39:20 INFO  : Context for 'APU' is selected.
23:39:20 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:39:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:20 INFO  : Context for 'APU' is selected.
23:39:21 INFO  : 'ps7_init' command is executed.
23:39:21 INFO  : 'ps7_post_config' command is executed.
23:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:21 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:22 INFO  : Memory regions updated for context APU
23:39:22 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:42:28 INFO  : Disconnected from the channel tcfchan#3.
23:27:29 INFO  : Registering command handlers for SDK TCF services
23:27:32 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:27:35 INFO  : XSCT server has started successfully.
23:27:40 INFO  : Successfully done setting XSCT server connection channel  
23:27:40 INFO  : Successfully done setting SDK workspace  
23:27:40 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:27:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
23:27:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1551910895000,  Project:1551825400000
23:27:46 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:27:49 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
23:27:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:27:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

23:27:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

23:27:54 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

23:27:54 ERROR : Error updating BSP project MSS files.
23:27:55 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
23:27:56 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
23:27:56 INFO  : Clearing existing target manager status.
23:31:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:06 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:31:06 INFO  : 'jtag frequency' command is executed.
23:31:06 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:31:06 INFO  : Context for 'APU' is selected.
23:31:06 INFO  : System reset is completed.
23:31:09 INFO  : 'after 3000' command is executed.
23:31:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:31:11 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:31:11 INFO  : Context for 'APU' is selected.
23:31:11 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:31:11 INFO  : Context for 'APU' is selected.
23:31:12 INFO  : 'ps7_init' command is executed.
23:31:12 INFO  : 'ps7_post_config' command is executed.
23:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:12 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:31:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:12 INFO  : Memory regions updated for context APU
23:31:12 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:09:18 INFO  : Disconnected from the channel tcfchan#1.
21:59:35 INFO  : Registering command handlers for SDK TCF services
21:59:37 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
21:59:40 INFO  : XSCT server has started successfully.
21:59:40 INFO  : Successfully done setting XSCT server connection channel  
21:59:44 INFO  : Successfully done setting SDK workspace  
21:59:44 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
21:59:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
21:59:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552596484000,  Project:1551910895000
21:59:50 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
21:59:53 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
21:59:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:59:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

21:59:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

21:59:58 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

21:59:58 ERROR : Error updating BSP project MSS files.
22:00:00 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
22:00:01 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
22:00:01 INFO  : Clearing existing target manager status.
22:07:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:09 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:07:09 INFO  : 'jtag frequency' command is executed.
22:07:09 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:09 INFO  : Context for 'APU' is selected.
22:07:09 INFO  : System reset is completed.
22:07:12 INFO  : 'after 3000' command is executed.
22:07:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:07:13 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:07:13 INFO  : Context for 'APU' is selected.
22:07:14 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:07:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:14 INFO  : Context for 'APU' is selected.
22:07:14 INFO  : 'ps7_init' command is executed.
22:07:14 INFO  : 'ps7_post_config' command is executed.
22:07:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:15 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:15 INFO  : Memory regions updated for context APU
22:07:15 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:30:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552598944000,  Project:1552596484000
22:30:54 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:31:08 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
22:31:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:31:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

22:31:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

22:31:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:31:12 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

22:31:12 ERROR : Error updating BSP project MSS files.
22:31:13 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
22:31:14 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
22:31:14 INFO  : Clearing existing target manager status.
22:32:41 INFO  : Disconnected from the channel tcfchan#1.
22:32:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:42 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:32:42 INFO  : 'jtag frequency' command is executed.
22:32:42 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:42 INFO  : Context for 'APU' is selected.
22:32:43 INFO  : System reset is completed.
22:32:46 INFO  : 'after 3000' command is executed.
22:32:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:32:47 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:32:47 INFO  : Context for 'APU' is selected.
22:32:49 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:32:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:49 INFO  : Context for 'APU' is selected.
22:32:49 INFO  : 'ps7_init' command is executed.
22:32:49 INFO  : 'ps7_post_config' command is executed.
22:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:50 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:50 INFO  : Memory regions updated for context APU
22:32:50 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:33:24 INFO  : Disconnected from the channel tcfchan#2.
22:33:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:26 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:33:26 INFO  : 'jtag frequency' command is executed.
22:33:26 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:33:26 INFO  : Context for 'APU' is selected.
22:33:26 INFO  : System reset is completed.
22:33:29 INFO  : 'after 3000' command is executed.
22:33:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:33:30 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:33:30 INFO  : Context for 'APU' is selected.
22:33:30 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:33:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:30 INFO  : Context for 'APU' is selected.
22:33:31 INFO  : 'ps7_init' command is executed.
22:33:31 INFO  : 'ps7_post_config' command is executed.
22:33:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:32 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:32 INFO  : Memory regions updated for context APU
22:33:32 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:33:56 INFO  : Disconnected from the channel tcfchan#3.
22:33:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:57 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:33:57 INFO  : 'jtag frequency' command is executed.
22:33:57 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:33:57 INFO  : Context for 'APU' is selected.
22:33:58 INFO  : System reset is completed.
22:34:01 INFO  : 'after 3000' command is executed.
22:34:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:34:02 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:34:02 INFO  : Context for 'APU' is selected.
22:34:02 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:34:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:02 INFO  : Context for 'APU' is selected.
22:34:03 INFO  : 'ps7_init' command is executed.
22:34:03 INFO  : 'ps7_post_config' command is executed.
22:34:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:03 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:03 INFO  : Memory regions updated for context APU
22:34:03 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:34:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:34:23 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:46:38 INFO  : Disconnected from the channel tcfchan#4.
22:46:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:40 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:46:40 INFO  : 'jtag frequency' command is executed.
22:46:40 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:46:40 INFO  : Context for 'APU' is selected.
22:46:40 INFO  : System reset is completed.
22:46:43 INFO  : 'after 3000' command is executed.
22:46:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:46:44 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:46:44 INFO  : Context for 'APU' is selected.
22:46:44 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:46:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:44 INFO  : Context for 'APU' is selected.
22:46:45 INFO  : 'ps7_init' command is executed.
22:46:45 INFO  : 'ps7_post_config' command is executed.
22:46:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:46 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:46 INFO  : Memory regions updated for context APU
22:46:46 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:12:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552601241000,  Project:1552598944000
23:12:16 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:12:28 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
23:12:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:12:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

23:12:34 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

23:12:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

23:12:34 ERROR : Error updating BSP project MSS files.
23:12:35 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
23:12:36 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
23:12:36 INFO  : Clearing existing target manager status.
23:12:50 INFO  : Disconnected from the channel tcfchan#5.
23:12:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:51 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:12:51 INFO  : 'jtag frequency' command is executed.
23:12:51 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:12:51 INFO  : Context for 'APU' is selected.
23:12:51 INFO  : System reset is completed.
23:12:54 INFO  : 'after 3000' command is executed.
23:12:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:12:56 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:12:56 INFO  : Context for 'APU' is selected.
23:12:56 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:12:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:56 INFO  : Context for 'APU' is selected.
23:12:56 INFO  : 'ps7_init' command is executed.
23:12:57 INFO  : 'ps7_post_config' command is executed.
23:12:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:57 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:57 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:57 INFO  : Memory regions updated for context APU
23:12:57 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:18:38 INFO  : Disconnected from the channel tcfchan#6.
23:18:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:39 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:18:39 INFO  : 'jtag frequency' command is executed.
23:18:39 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:18:39 INFO  : Context for 'APU' is selected.
23:18:39 INFO  : System reset is completed.
23:18:42 INFO  : 'after 3000' command is executed.
23:18:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:18:44 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:18:44 INFO  : Context for 'APU' is selected.
23:18:44 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:18:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:44 INFO  : Context for 'APU' is selected.
23:18:45 INFO  : 'ps7_init' command is executed.
23:18:45 INFO  : 'ps7_post_config' command is executed.
23:18:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:45 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:45 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:45 INFO  : Memory regions updated for context APU
23:18:45 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:00:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552604200000,  Project:1552601241000
00:00:05 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:00:08 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
00:00:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:00:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

00:00:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

00:00:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:00:12 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

00:00:12 ERROR : Error updating BSP project MSS files.
00:00:12 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
00:00:13 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
00:00:13 INFO  : Clearing existing target manager status.
00:00:37 INFO  : Disconnected from the channel tcfchan#7.
00:00:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:38 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:00:38 INFO  : 'jtag frequency' command is executed.
00:00:38 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:00:39 INFO  : Context for 'APU' is selected.
00:00:39 INFO  : System reset is completed.
00:00:42 INFO  : 'after 3000' command is executed.
00:00:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:00:43 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:00:43 INFO  : Context for 'APU' is selected.
00:00:43 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:00:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:43 INFO  : Context for 'APU' is selected.
00:00:44 INFO  : 'ps7_init' command is executed.
00:00:44 INFO  : 'ps7_post_config' command is executed.
00:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:45 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:45 INFO  : Memory regions updated for context APU
00:00:45 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:08:13 INFO  : Disconnected from the channel tcfchan#8.
22:36:31 INFO  : Registering command handlers for SDK TCF services
22:36:34 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:36:39 INFO  : XSCT server has started successfully.
22:36:43 INFO  : Successfully done setting XSCT server connection channel  
22:36:43 INFO  : Successfully done setting SDK workspace  
22:36:43 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:36:43 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
22:41:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552685379000,  Project:1552604200000
22:41:51 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:41:54 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
22:41:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

22:41:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:41:59 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

22:41:59 ERROR : Error updating BSP project MSS files.
22:42:00 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
22:42:01 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
22:42:01 INFO  : Clearing existing target manager status.
22:43:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:33 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:43:33 INFO  : 'jtag frequency' command is executed.
22:43:33 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:43:33 INFO  : Context for 'APU' is selected.
22:43:33 INFO  : System reset is completed.
22:43:36 INFO  : 'after 3000' command is executed.
22:43:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:43:38 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:43:38 INFO  : Context for 'APU' is selected.
22:43:38 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:43:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:38 INFO  : Context for 'APU' is selected.
22:43:38 INFO  : 'ps7_init' command is executed.
22:43:38 INFO  : 'ps7_post_config' command is executed.
22:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:39 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:39 INFO  : Memory regions updated for context APU
22:43:39 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:35:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552688790000,  Project:1552685379000
23:35:48 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:35:54 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
23:36:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:36:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

23:36:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

23:36:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

23:36:02 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

23:36:02 ERROR : Error updating BSP project MSS files.
23:36:03 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
23:36:03 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
23:36:04 INFO  : Clearing existing target manager status.
23:36:12 INFO  : Disconnected from the channel tcfchan#1.
23:36:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:36:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:38 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:36:38 INFO  : 'jtag frequency' command is executed.
23:36:38 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:36:38 INFO  : Context for 'APU' is selected.
23:36:38 INFO  : System reset is completed.
23:36:41 INFO  : 'after 3000' command is executed.
23:36:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:36:43 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:36:43 INFO  : Context for 'APU' is selected.
23:36:43 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:36:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:43 INFO  : Context for 'APU' is selected.
23:36:43 INFO  : 'ps7_init' command is executed.
23:36:43 INFO  : 'ps7_post_config' command is executed.
23:36:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:44 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:44 INFO  : Memory regions updated for context APU
23:36:44 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:38:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:38:58 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:56:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552690589000,  Project:1552688790000
23:56:49 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:56:51 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
23:56:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:56:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

23:56:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

23:56:57 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

23:56:57 ERROR : Error updating BSP project MSS files.
23:56:58 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
23:56:59 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
23:56:59 INFO  : Clearing existing target manager status.
23:57:18 INFO  : Disconnected from the channel tcfchan#2.
23:57:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:20 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:57:20 INFO  : 'jtag frequency' command is executed.
23:57:20 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:57:20 INFO  : Context for 'APU' is selected.
23:57:20 INFO  : System reset is completed.
23:57:23 INFO  : 'after 3000' command is executed.
23:57:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:57:24 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:57:24 INFO  : Context for 'APU' is selected.
23:57:24 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:57:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:24 INFO  : Context for 'APU' is selected.
23:57:25 INFO  : 'ps7_init' command is executed.
23:57:25 INFO  : 'ps7_post_config' command is executed.
23:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:26 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:26 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:26 INFO  : Memory regions updated for context APU
23:57:26 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:03:26 INFO  : Disconnected from the channel tcfchan#3.
22:32:19 INFO  : Registering command handlers for SDK TCF services
22:32:25 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:32:31 INFO  : XSCT server has started successfully.
22:32:31 INFO  : Successfully done setting XSCT server connection channel  
22:32:38 INFO  : Successfully done setting SDK workspace  
22:32:38 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:32:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
22:32:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1552946875000,  Project:1552690589000
22:32:46 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:32:51 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
22:32:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:32:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

22:32:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

22:32:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:32:59 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

22:33:00 ERROR : Error updating BSP project MSS files.
22:33:01 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
22:33:03 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
22:33:03 INFO  : Clearing existing target manager status.
22:34:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:54 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:34:54 INFO  : 'jtag frequency' command is executed.
22:34:54 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:34:54 INFO  : Context for 'APU' is selected.
22:34:54 INFO  : System reset is completed.
22:34:57 INFO  : 'after 3000' command is executed.
22:34:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:34:58 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:34:58 INFO  : Context for 'APU' is selected.
22:34:58 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:34:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:59 INFO  : Context for 'APU' is selected.
22:34:59 INFO  : 'ps7_init' command is executed.
22:34:59 INFO  : 'ps7_post_config' command is executed.
22:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:00 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:35:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:35:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:35:01 INFO  : Memory regions updated for context APU
22:35:02 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:19:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553033474000,  Project:1552946875000
23:19:14 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:19:19 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
23:19:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:19:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

23:19:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

23:19:26 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

23:19:26 ERROR : Error updating BSP project MSS files.
23:19:27 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
23:19:28 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
23:19:28 INFO  : Clearing existing target manager status.
23:19:59 INFO  : Disconnected from the channel tcfchan#1.
23:20:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:20:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:27 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:20:27 INFO  : 'jtag frequency' command is executed.
23:20:27 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:20:27 INFO  : Context for 'APU' is selected.
23:20:28 INFO  : System reset is completed.
23:20:31 INFO  : 'after 3000' command is executed.
23:20:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:20:32 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:20:32 INFO  : Context for 'APU' is selected.
23:20:32 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:20:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:32 INFO  : Context for 'APU' is selected.
23:20:33 INFO  : 'ps7_init' command is executed.
23:20:33 INFO  : 'ps7_post_config' command is executed.
23:20:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:34 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:34 INFO  : Memory regions updated for context APU
23:20:34 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:57:45 INFO  : Disconnected from the channel tcfchan#2.
23:04:35 INFO  : Registering command handlers for SDK TCF services
23:26:55 INFO  : Registering command handlers for SDK TCF services
23:26:59 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:27:04 INFO  : XSCT server has started successfully.
23:27:11 INFO  : Successfully done setting XSCT server connection channel  
23:27:11 INFO  : Successfully done setting SDK workspace  
23:27:11 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:27:11 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
23:27:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553120446000,  Project:1553033474000
23:27:16 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:27:19 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
23:27:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:27:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

23:27:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

23:27:25 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

23:27:25 ERROR : Error updating BSP project MSS files.
23:27:25 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
23:27:26 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
23:27:27 INFO  : Clearing existing target manager status.
23:27:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:44 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:27:44 INFO  : 'jtag frequency' command is executed.
23:27:44 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:27:44 INFO  : Context for 'APU' is selected.
23:27:45 INFO  : System reset is completed.
23:27:48 INFO  : 'after 3000' command is executed.
23:27:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:27:49 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:27:49 INFO  : Context for 'APU' is selected.
23:27:49 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:27:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:49 INFO  : Context for 'APU' is selected.
23:27:50 INFO  : 'ps7_init' command is executed.
23:27:50 INFO  : 'ps7_post_config' command is executed.
23:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:51 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:51 INFO  : Memory regions updated for context APU
23:27:51 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:41:55 INFO  : Disconnected from the channel tcfchan#1.
23:41:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:57 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:41:57 INFO  : 'jtag frequency' command is executed.
23:41:57 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:41:57 INFO  : Context for 'APU' is selected.
23:41:57 INFO  : System reset is completed.
23:42:00 INFO  : 'after 3000' command is executed.
23:42:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:42:01 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:42:01 INFO  : Context for 'APU' is selected.
23:42:01 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:42:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:02 INFO  : Context for 'APU' is selected.
23:42:02 INFO  : 'ps7_init' command is executed.
23:42:02 INFO  : 'ps7_post_config' command is executed.
23:42:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:03 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:03 INFO  : Memory regions updated for context APU
23:42:03 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:43:56 INFO  : Disconnected from the channel tcfchan#2.
23:31:03 INFO  : Registering command handlers for SDK TCF services
23:31:06 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:31:09 INFO  : XSCT server has started successfully.
23:31:15 INFO  : Successfully done setting XSCT server connection channel  
23:31:15 INFO  : Successfully done setting SDK workspace  
23:31:15 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:31:15 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
23:32:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553206992000,  Project:1553120446000
23:32:09 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:32:38 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
23:32:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:32:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

23:32:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

23:32:42 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

23:32:42 ERROR : Error updating BSP project MSS files.
23:32:43 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
23:32:44 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
23:32:44 INFO  : Clearing existing target manager status.
23:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:19 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:33:19 INFO  : 'jtag frequency' command is executed.
23:33:19 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:33:19 INFO  : Context for 'APU' is selected.
23:33:19 INFO  : System reset is completed.
23:33:22 INFO  : 'after 3000' command is executed.
23:33:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:33:23 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:33:23 INFO  : Context for 'APU' is selected.
23:33:24 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:33:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:24 INFO  : Context for 'APU' is selected.
23:33:24 INFO  : 'ps7_init' command is executed.
23:33:24 INFO  : 'ps7_post_config' command is executed.
23:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:25 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:25 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:25 INFO  : Memory regions updated for context APU
23:33:25 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:17:47 INFO  : Disconnected from the channel tcfchan#1.
22:12:01 INFO  : Registering command handlers for SDK TCF services
22:12:07 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:12:11 INFO  : XSCT server has started successfully.
22:12:16 INFO  : Successfully done setting XSCT server connection channel  
22:12:16 INFO  : Successfully done setting SDK workspace  
22:12:16 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:12:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
22:12:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553288056000,  Project:1553206992000
22:12:22 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:12:24 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
22:12:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:12:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

22:12:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

22:12:29 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

22:12:29 ERROR : Error updating BSP project MSS files.
22:12:30 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
22:12:31 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
22:12:31 INFO  : Clearing existing target manager status.
22:12:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:12:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:19:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:12 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:19:12 INFO  : 'jtag frequency' command is executed.
22:19:12 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:19:12 INFO  : Context for 'APU' is selected.
22:19:12 INFO  : System reset is completed.
22:19:15 INFO  : 'after 3000' command is executed.
22:19:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:19:17 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:19:17 INFO  : Context for 'APU' is selected.
22:19:17 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:19:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:17 INFO  : Context for 'APU' is selected.
22:19:18 INFO  : 'ps7_init' command is executed.
22:19:18 INFO  : 'ps7_post_config' command is executed.
22:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:18 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:18 INFO  : Memory regions updated for context APU
22:19:18 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:07:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553296009000,  Project:1553288056000
00:07:55 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:08:08 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
00:08:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:08:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

00:08:13 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

00:08:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:08:13 ERROR : Error updating BSP project MSS files.
00:08:14 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
00:08:15 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
00:08:15 INFO  : Clearing existing target manager status.
00:08:15 INFO  : Closing and re-opening the MSS file of ther project rtos_core0_2019_1_bsp
00:08:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:08:18 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:08:55 INFO  : Disconnected from the channel tcfchan#1.
00:08:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:56 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:08:56 INFO  : 'jtag frequency' command is executed.
00:08:56 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:08:56 INFO  : Context for 'APU' is selected.
00:08:57 INFO  : System reset is completed.
00:09:00 INFO  : 'after 3000' command is executed.
00:09:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:09:01 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:09:01 INFO  : Context for 'APU' is selected.
00:09:01 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:09:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:01 INFO  : Context for 'APU' is selected.
00:09:02 INFO  : 'ps7_init' command is executed.
00:09:02 INFO  : 'ps7_post_config' command is executed.
00:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:02 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:03 INFO  : Memory regions updated for context APU
00:09:03 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:48:03 INFO  : Disconnected from the channel tcfchan#2.
00:13:43 INFO  : Registering command handlers for SDK TCF services
00:13:45 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
00:13:50 INFO  : XSCT server has started successfully.
00:13:50 INFO  : Successfully done setting XSCT server connection channel  
00:13:52 INFO  : Successfully done setting SDK workspace  
00:13:52 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
00:13:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
00:13:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553382667000,  Project:1553296009000
00:13:58 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
00:14:00 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
00:14:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:14:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

00:14:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

00:14:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:14:06 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

00:14:06 ERROR : Error updating BSP project MSS files.
00:14:06 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
00:14:07 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
00:14:07 INFO  : Clearing existing target manager status.
00:14:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:26 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:14:26 INFO  : 'jtag frequency' command is executed.
00:14:26 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:14:26 INFO  : Context for 'APU' is selected.
00:14:27 INFO  : System reset is completed.
00:14:30 INFO  : 'after 3000' command is executed.
00:14:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:14:31 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:14:31 INFO  : Context for 'APU' is selected.
00:14:31 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:14:31 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:31 INFO  : Context for 'APU' is selected.
00:14:32 INFO  : 'ps7_init' command is executed.
00:14:32 INFO  : 'ps7_post_config' command is executed.
00:14:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:32 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:33 INFO  : Memory regions updated for context APU
00:14:33 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:24:55 INFO  : Disconnected from the channel tcfchan#1.
21:24:34 INFO  : Registering command handlers for SDK TCF services
21:24:37 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
21:24:41 INFO  : XSCT server has started successfully.
21:24:48 INFO  : Successfully done setting XSCT server connection channel  
21:24:48 INFO  : Successfully done setting SDK workspace  
21:24:48 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
21:24:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
21:27:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:57 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:28:57 INFO  : 'jtag frequency' command is executed.
21:28:57 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
21:28:57 INFO  : Context for 'APU' is selected.
21:28:57 INFO  : System reset is completed.
21:29:00 INFO  : 'after 3000' command is executed.
21:29:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:29:02 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
21:29:02 INFO  : Context for 'APU' is selected.
21:29:02 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
21:29:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:02 INFO  : Context for 'APU' is selected.
21:29:02 INFO  : 'ps7_init' command is executed.
21:29:02 INFO  : 'ps7_post_config' command is executed.
21:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:03 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:03 INFO  : Memory regions updated for context APU
21:29:03 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:29:37 INFO  : Disconnected from the channel tcfchan#1.
21:29:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:39 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:29:39 INFO  : 'jtag frequency' command is executed.
21:29:39 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
21:29:39 INFO  : Context for 'APU' is selected.
21:29:39 INFO  : System reset is completed.
21:29:42 INFO  : 'after 3000' command is executed.
21:29:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:29:43 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
21:29:43 INFO  : Context for 'APU' is selected.
21:29:45 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
21:29:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:45 INFO  : Context for 'APU' is selected.
21:29:46 INFO  : 'ps7_init' command is executed.
21:29:46 INFO  : 'ps7_post_config' command is executed.
21:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:46 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:46 INFO  : Memory regions updated for context APU
21:29:46 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:34:04 INFO  : Disconnected from the channel tcfchan#2.
21:34:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:06 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:34:06 INFO  : 'jtag frequency' command is executed.
21:34:06 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
21:34:06 INFO  : Context for 'APU' is selected.
21:34:06 INFO  : System reset is completed.
21:34:09 INFO  : 'after 3000' command is executed.
21:34:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:34:10 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
21:34:10 INFO  : Context for 'APU' is selected.
21:34:10 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
21:34:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:10 INFO  : Context for 'APU' is selected.
21:34:11 INFO  : 'ps7_init' command is executed.
21:34:11 INFO  : 'ps7_post_config' command is executed.
21:34:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:12 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:12 INFO  : Memory regions updated for context APU
21:34:12 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:54:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553467474000,  Project:1553382667000
23:54:20 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:54:29 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
23:54:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:54:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

23:54:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

23:54:36 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

23:54:36 ERROR : Error updating BSP project MSS files.
23:54:37 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
23:54:37 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
23:54:38 INFO  : Clearing existing target manager status.
23:54:38 INFO  : Closing and re-opening the MSS file of ther project rtos_core0_2019_1_bsp
23:54:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:54:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:59:41 INFO  : Disconnected from the channel tcfchan#3.
23:59:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:42 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:59:42 INFO  : 'jtag frequency' command is executed.
23:59:42 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:59:42 INFO  : Context for 'APU' is selected.
23:59:42 INFO  : System reset is completed.
23:59:45 INFO  : 'after 3000' command is executed.
23:59:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:59:47 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:59:47 INFO  : Context for 'APU' is selected.
23:59:47 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:59:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:47 INFO  : Context for 'APU' is selected.
23:59:47 INFO  : 'ps7_init' command is executed.
23:59:47 INFO  : 'ps7_post_config' command is executed.
23:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:48 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:48 INFO  : Memory regions updated for context APU
23:59:48 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:22:24 INFO  : Disconnected from the channel tcfchan#4.
22:20:00 INFO  : Registering command handlers for SDK TCF services
22:20:04 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:20:08 INFO  : XSCT server has started successfully.
22:20:16 INFO  : Successfully done setting XSCT server connection channel  
22:20:16 INFO  : Successfully done setting SDK workspace  
22:20:16 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:20:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
22:24:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:39 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:24:39 INFO  : 'jtag frequency' command is executed.
22:24:39 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:24:39 INFO  : Context for 'APU' is selected.
22:24:39 INFO  : System reset is completed.
22:24:42 INFO  : 'after 3000' command is executed.
22:24:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:24:43 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:24:43 INFO  : Context for 'APU' is selected.
22:24:44 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:24:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:44 INFO  : Context for 'APU' is selected.
22:24:44 INFO  : 'ps7_init' command is executed.
22:24:44 INFO  : 'ps7_post_config' command is executed.
22:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:45 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:45 INFO  : Memory regions updated for context APU
22:24:45 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:34:17 INFO  : Disconnected from the channel tcfchan#1.
22:34:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:19 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:34:19 INFO  : 'jtag frequency' command is executed.
22:34:19 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:34:19 INFO  : Context for 'APU' is selected.
22:34:19 INFO  : System reset is completed.
22:34:22 INFO  : 'after 3000' command is executed.
22:34:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:34:23 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:34:23 INFO  : Context for 'APU' is selected.
22:34:25 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:34:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:25 INFO  : Context for 'APU' is selected.
22:34:25 INFO  : 'ps7_init' command is executed.
22:34:25 INFO  : 'ps7_post_config' command is executed.
22:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:26 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:26 INFO  : Memory regions updated for context APU
22:34:26 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:05:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553555059000,  Project:1553467474000
00:05:23 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:05:28 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
00:05:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:05:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

00:05:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

00:05:32 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

00:05:32 ERROR : Error updating BSP project MSS files.
00:05:33 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
00:05:34 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
00:05:34 INFO  : Clearing existing target manager status.
00:05:34 INFO  : Closing and re-opening the MSS file of ther project rtos_core0_2019_1_bsp
00:05:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:05:37 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:06:51 INFO  : Disconnected from the channel tcfchan#2.
00:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:52 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:06:52 INFO  : 'jtag frequency' command is executed.
00:06:52 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:06:52 INFO  : Context for 'APU' is selected.
00:06:52 INFO  : System reset is completed.
00:06:55 INFO  : 'after 3000' command is executed.
00:06:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:06:57 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:06:57 INFO  : Context for 'APU' is selected.
00:06:57 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:06:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:57 INFO  : Context for 'APU' is selected.
00:06:57 INFO  : 'ps7_init' command is executed.
00:06:57 INFO  : 'ps7_post_config' command is executed.
00:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:58 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:58 INFO  : Memory regions updated for context APU
00:06:58 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:09:41 INFO  : Disconnected from the channel tcfchan#3.
00:09:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:43 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:09:43 INFO  : 'jtag frequency' command is executed.
00:09:43 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:09:43 INFO  : Context for 'APU' is selected.
00:09:43 INFO  : System reset is completed.
00:09:46 INFO  : 'after 3000' command is executed.
00:09:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:09:47 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:09:47 INFO  : Context for 'APU' is selected.
00:09:47 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:09:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:47 INFO  : Context for 'APU' is selected.
00:09:48 INFO  : 'ps7_init' command is executed.
00:09:48 INFO  : 'ps7_post_config' command is executed.
00:09:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:49 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:49 INFO  : Memory regions updated for context APU
00:09:49 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:16:23 INFO  : Disconnected from the channel tcfchan#4.
23:32:48 INFO  : Registering command handlers for SDK TCF services
23:32:50 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:32:54 INFO  : XSCT server has started successfully.
23:32:59 INFO  : Successfully done setting XSCT server connection channel  
23:32:59 INFO  : Successfully done setting SDK workspace  
23:32:59 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:32:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
23:33:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1553639228000,  Project:1553555059000
23:33:05 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:33:08 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
23:33:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:33:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

23:33:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design

23:33:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

23:33:13 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

23:33:13 ERROR : Error updating BSP project MSS files.
23:33:14 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
23:33:15 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
23:33:15 INFO  : Clearing existing target manager status.
22:14:23 INFO  : Registering command handlers for SDK TCF services
22:14:26 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:14:30 INFO  : XSCT server has started successfully.
22:14:30 INFO  : Successfully done setting XSCT server connection channel  
22:14:36 INFO  : Successfully done setting SDK workspace  
22:14:36 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:14:37 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
22:14:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1554495094000,  Project:1553639228000
22:14:43 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:14:46 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
22:14:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:15:07 INFO  : 
22:15:08 INFO  : 
22:15:09 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
22:15:10 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
22:15:10 INFO  : Clearing existing target manager status.
22:23:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:36 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:23:36 INFO  : 'jtag frequency' command is executed.
22:23:36 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:23:36 INFO  : Context for 'APU' is selected.
22:23:36 INFO  : System reset is completed.
22:23:39 INFO  : 'after 3000' command is executed.
22:23:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:23:41 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:23:41 INFO  : Context for 'APU' is selected.
22:23:41 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:23:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:41 INFO  : Context for 'APU' is selected.
22:23:42 INFO  : 'ps7_init' command is executed.
22:23:42 INFO  : 'ps7_post_config' command is executed.
22:23:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:42 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:43 INFO  : Memory regions updated for context APU
22:23:43 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:30:40 INFO  : Disconnected from the channel tcfchan#1.
22:30:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:41 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:30:41 INFO  : 'jtag frequency' command is executed.
22:30:41 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:30:41 INFO  : Context for 'APU' is selected.
22:30:41 INFO  : System reset is completed.
22:30:44 INFO  : 'after 3000' command is executed.
22:30:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:30:46 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:30:46 INFO  : Context for 'APU' is selected.
22:30:46 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:30:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:46 INFO  : Context for 'APU' is selected.
22:30:46 INFO  : 'ps7_init' command is executed.
22:30:46 INFO  : 'ps7_post_config' command is executed.
22:30:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:47 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:47 INFO  : Memory regions updated for context APU
22:30:47 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:31:11 INFO  : Disconnected from the channel tcfchan#2.
22:31:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:12 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:31:12 INFO  : 'jtag frequency' command is executed.
22:31:12 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:31:12 INFO  : Context for 'APU' is selected.
22:31:12 INFO  : System reset is completed.
22:31:15 INFO  : 'after 3000' command is executed.
22:31:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:31:17 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:31:17 INFO  : Context for 'APU' is selected.
22:31:17 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:31:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:17 INFO  : Context for 'APU' is selected.
22:31:18 INFO  : 'ps7_init' command is executed.
22:31:18 INFO  : 'ps7_post_config' command is executed.
22:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:18 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:18 INFO  : Memory regions updated for context APU
22:31:18 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:39:03 INFO  : Disconnected from the channel tcfchan#3.
22:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:05 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:39:05 INFO  : 'jtag frequency' command is executed.
22:39:05 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:39:05 INFO  : Context for 'APU' is selected.
22:39:05 INFO  : System reset is completed.
22:39:08 INFO  : 'after 3000' command is executed.
22:39:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:39:09 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:39:09 INFO  : Context for 'APU' is selected.
22:39:09 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:39:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:09 INFO  : Context for 'APU' is selected.
22:39:10 INFO  : 'ps7_init' command is executed.
22:39:10 INFO  : 'ps7_post_config' command is executed.
22:39:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:10 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:10 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:11 INFO  : Memory regions updated for context APU
22:39:11 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:40:27 INFO  : Disconnected from the channel tcfchan#4.
22:40:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:28 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:40:28 INFO  : 'jtag frequency' command is executed.
22:40:28 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:40:28 INFO  : Context for 'APU' is selected.
22:40:28 INFO  : System reset is completed.
22:40:31 INFO  : 'after 3000' command is executed.
22:40:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:40:32 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:40:33 INFO  : Context for 'APU' is selected.
22:40:33 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:40:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:33 INFO  : Context for 'APU' is selected.
22:40:33 INFO  : 'ps7_init' command is executed.
22:40:33 INFO  : 'ps7_post_config' command is executed.
22:40:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:34 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:34 INFO  : Memory regions updated for context APU
22:40:34 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:41:07 INFO  : Disconnected from the channel tcfchan#5.
22:41:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:08 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:41:08 INFO  : 'jtag frequency' command is executed.
22:41:08 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:41:09 INFO  : Context for 'APU' is selected.
22:41:09 INFO  : System reset is completed.
22:41:12 INFO  : 'after 3000' command is executed.
22:41:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:41:13 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:41:13 INFO  : Context for 'APU' is selected.
22:41:13 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:41:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:13 INFO  : Context for 'APU' is selected.
22:41:14 INFO  : 'ps7_init' command is executed.
22:41:14 INFO  : 'ps7_post_config' command is executed.
22:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:15 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:15 INFO  : Memory regions updated for context APU
22:41:15 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:41:59 INFO  : Disconnected from the channel tcfchan#6.
22:42:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:01 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:42:01 INFO  : 'jtag frequency' command is executed.
22:42:01 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:42:01 INFO  : Context for 'APU' is selected.
22:42:01 INFO  : System reset is completed.
22:42:04 INFO  : 'after 3000' command is executed.
22:42:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:42:05 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:42:05 INFO  : Context for 'APU' is selected.
22:42:05 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:42:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:05 INFO  : Context for 'APU' is selected.
22:42:06 INFO  : 'ps7_init' command is executed.
22:42:06 INFO  : 'ps7_post_config' command is executed.
22:42:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:07 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:07 INFO  : Memory regions updated for context APU
22:42:07 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:43:28 INFO  : Disconnected from the channel tcfchan#7.
22:43:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:29 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:43:29 INFO  : 'jtag frequency' command is executed.
22:43:29 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:43:30 INFO  : Context for 'APU' is selected.
22:43:30 INFO  : System reset is completed.
22:43:33 INFO  : 'after 3000' command is executed.
22:43:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:43:34 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:43:34 INFO  : Context for 'APU' is selected.
22:43:34 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:43:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:34 INFO  : Context for 'APU' is selected.
22:43:35 INFO  : 'ps7_init' command is executed.
22:43:35 INFO  : 'ps7_post_config' command is executed.
22:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:36 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:36 INFO  : Memory regions updated for context APU
22:43:36 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:03:08 INFO  : Disconnected from the channel tcfchan#8.
23:03:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:09 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:03:09 INFO  : 'jtag frequency' command is executed.
23:03:09 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:03:09 INFO  : Context for 'APU' is selected.
23:03:09 INFO  : System reset is completed.
23:03:12 INFO  : 'after 3000' command is executed.
23:03:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:03:13 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:03:14 INFO  : Context for 'APU' is selected.
23:03:14 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:03:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:14 INFO  : Context for 'APU' is selected.
23:03:14 INFO  : 'ps7_init' command is executed.
23:03:14 INFO  : 'ps7_post_config' command is executed.
23:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:15 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:15 INFO  : Memory regions updated for context APU
23:03:15 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:06:17 INFO  : Disconnected from the channel tcfchan#9.
23:06:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:18 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:06:18 INFO  : 'jtag frequency' command is executed.
23:06:18 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:06:18 INFO  : Context for 'APU' is selected.
23:06:18 INFO  : System reset is completed.
23:06:21 INFO  : 'after 3000' command is executed.
23:06:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:06:23 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:06:23 INFO  : Context for 'APU' is selected.
23:06:23 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:06:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:23 INFO  : Context for 'APU' is selected.
23:06:23 INFO  : 'ps7_init' command is executed.
23:06:23 INFO  : 'ps7_post_config' command is executed.
23:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:24 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:24 INFO  : Memory regions updated for context APU
23:06:24 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:08:34 INFO  : Disconnected from the channel tcfchan#10.
23:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:36 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:08:36 INFO  : 'jtag frequency' command is executed.
23:08:36 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:08:36 INFO  : Context for 'APU' is selected.
23:08:36 INFO  : System reset is completed.
23:08:39 INFO  : 'after 3000' command is executed.
23:08:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:08:40 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:08:40 INFO  : Context for 'APU' is selected.
23:08:40 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:08:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:40 INFO  : Context for 'APU' is selected.
23:08:41 INFO  : 'ps7_init' command is executed.
23:08:41 INFO  : 'ps7_post_config' command is executed.
23:08:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:42 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:42 INFO  : Memory regions updated for context APU
23:08:42 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:18:08 INFO  : Disconnected from the channel tcfchan#11.
23:18:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:10 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:18:10 INFO  : 'jtag frequency' command is executed.
23:18:10 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:18:10 INFO  : Context for 'APU' is selected.
23:18:10 INFO  : System reset is completed.
23:18:13 INFO  : 'after 3000' command is executed.
23:18:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:18:14 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:18:14 INFO  : Context for 'APU' is selected.
23:18:14 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:18:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:14 INFO  : Context for 'APU' is selected.
23:18:15 INFO  : 'ps7_init' command is executed.
23:18:15 INFO  : 'ps7_post_config' command is executed.
23:18:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:16 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:16 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:16 INFO  : Memory regions updated for context APU
23:18:16 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:23:05 INFO  : Disconnected from the channel tcfchan#12.
23:23:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:06 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:23:06 INFO  : 'jtag frequency' command is executed.
23:23:06 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:23:06 INFO  : Context for 'APU' is selected.
23:23:07 INFO  : System reset is completed.
23:23:10 INFO  : 'after 3000' command is executed.
23:23:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:23:11 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:23:11 INFO  : Context for 'APU' is selected.
23:23:11 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:23:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:11 INFO  : Context for 'APU' is selected.
23:23:12 INFO  : 'ps7_init' command is executed.
23:23:12 INFO  : 'ps7_post_config' command is executed.
23:23:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:13 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:13 INFO  : Memory regions updated for context APU
23:23:13 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:37:57 INFO  : Disconnected from the channel tcfchan#13.
23:37:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:58 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:37:58 INFO  : 'jtag frequency' command is executed.
23:37:58 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:37:58 INFO  : Context for 'APU' is selected.
23:37:58 INFO  : System reset is completed.
23:38:01 INFO  : 'after 3000' command is executed.
23:38:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:38:03 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:38:03 INFO  : Context for 'APU' is selected.
23:38:03 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:38:03 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:03 INFO  : Context for 'APU' is selected.
23:38:03 INFO  : 'ps7_init' command is executed.
23:38:03 INFO  : 'ps7_post_config' command is executed.
23:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:04 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:04 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:04 INFO  : Memory regions updated for context APU
23:38:04 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:40:13 INFO  : Disconnected from the channel tcfchan#14.
23:40:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:14 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:40:14 INFO  : 'jtag frequency' command is executed.
23:40:14 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:40:14 INFO  : Context for 'APU' is selected.
23:40:15 INFO  : System reset is completed.
23:40:18 INFO  : 'after 3000' command is executed.
23:40:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:40:19 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:40:19 INFO  : Context for 'APU' is selected.
23:40:19 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:40:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:19 INFO  : Context for 'APU' is selected.
23:40:20 INFO  : 'ps7_init' command is executed.
23:40:20 INFO  : 'ps7_post_config' command is executed.
23:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:20 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:20 INFO  : Memory regions updated for context APU
23:40:20 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:41:51 INFO  : Disconnected from the channel tcfchan#15.
23:41:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:52 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:41:52 INFO  : 'jtag frequency' command is executed.
23:41:52 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:41:52 INFO  : Context for 'APU' is selected.
23:41:52 INFO  : System reset is completed.
23:41:55 INFO  : 'after 3000' command is executed.
23:41:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:41:56 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:41:57 INFO  : Context for 'APU' is selected.
23:41:57 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:41:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:57 INFO  : Context for 'APU' is selected.
23:41:57 INFO  : 'ps7_init' command is executed.
23:41:57 INFO  : 'ps7_post_config' command is executed.
23:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:58 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:58 INFO  : Memory regions updated for context APU
23:41:58 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:47:22 INFO  : Disconnected from the channel tcfchan#16.
23:47:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:24 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:47:24 INFO  : 'jtag frequency' command is executed.
23:47:24 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:47:24 INFO  : Context for 'APU' is selected.
23:47:24 INFO  : System reset is completed.
23:47:27 INFO  : 'after 3000' command is executed.
23:47:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:47:28 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:47:28 INFO  : Context for 'APU' is selected.
23:47:28 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:47:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:28 INFO  : Context for 'APU' is selected.
23:47:29 INFO  : 'ps7_init' command is executed.
23:47:29 INFO  : 'ps7_post_config' command is executed.
23:47:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:30 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:30 INFO  : Memory regions updated for context APU
23:47:30 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:56:52 INFO  : Disconnected from the channel tcfchan#17.
23:56:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:54 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:56:54 INFO  : 'jtag frequency' command is executed.
23:56:54 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:56:54 INFO  : Context for 'APU' is selected.
23:56:54 INFO  : System reset is completed.
23:56:57 INFO  : 'after 3000' command is executed.
23:56:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:56:58 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:56:58 INFO  : Context for 'APU' is selected.
23:56:58 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:56:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:56:58 INFO  : Context for 'APU' is selected.
23:56:59 INFO  : 'ps7_init' command is executed.
23:56:59 INFO  : 'ps7_post_config' command is executed.
23:56:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:00 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:00 INFO  : Memory regions updated for context APU
23:57:00 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:04:59 INFO  : Disconnected from the channel tcfchan#18.
00:05:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:00 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:05:00 INFO  : 'jtag frequency' command is executed.
00:05:00 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:05:01 INFO  : Context for 'APU' is selected.
00:05:01 INFO  : System reset is completed.
00:05:04 INFO  : 'after 3000' command is executed.
00:05:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:05:05 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:05:05 INFO  : Context for 'APU' is selected.
00:05:05 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:05:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:05 INFO  : Context for 'APU' is selected.
00:05:06 INFO  : 'ps7_init' command is executed.
00:05:06 INFO  : 'ps7_post_config' command is executed.
00:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:07 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:07 INFO  : Memory regions updated for context APU
00:05:07 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:11:49 INFO  : Disconnected from the channel tcfchan#19.
00:11:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:51 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:11:51 INFO  : 'jtag frequency' command is executed.
00:11:51 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:11:51 INFO  : Context for 'APU' is selected.
00:11:51 INFO  : System reset is completed.
00:11:54 INFO  : 'after 3000' command is executed.
00:11:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:11:55 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:11:55 INFO  : Context for 'APU' is selected.
00:11:55 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:11:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:55 INFO  : Context for 'APU' is selected.
00:11:56 INFO  : 'ps7_init' command is executed.
00:11:56 INFO  : 'ps7_post_config' command is executed.
00:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:57 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:57 INFO  : Memory regions updated for context APU
00:11:57 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:14:17 INFO  : Disconnected from the channel tcfchan#20.
00:14:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:18 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:14:18 INFO  : 'jtag frequency' command is executed.
00:14:18 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:14:18 INFO  : Context for 'APU' is selected.
00:14:18 INFO  : System reset is completed.
00:14:21 INFO  : 'after 3000' command is executed.
00:14:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:14:23 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:14:23 INFO  : Context for 'APU' is selected.
00:14:23 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:14:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:23 INFO  : Context for 'APU' is selected.
00:14:23 INFO  : 'ps7_init' command is executed.
00:14:23 INFO  : 'ps7_post_config' command is executed.
00:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:24 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:24 INFO  : Memory regions updated for context APU
00:14:24 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:14:31 INFO  : Disconnected from the channel tcfchan#21.
00:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:32 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:14:32 INFO  : 'jtag frequency' command is executed.
00:14:32 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:14:32 INFO  : Context for 'APU' is selected.
00:14:33 INFO  : System reset is completed.
00:14:36 INFO  : 'after 3000' command is executed.
00:14:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:14:37 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:14:37 INFO  : Context for 'APU' is selected.
00:14:37 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:14:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:37 INFO  : Context for 'APU' is selected.
00:14:38 INFO  : 'ps7_init' command is executed.
00:14:38 INFO  : 'ps7_post_config' command is executed.
00:14:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:38 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:38 INFO  : Memory regions updated for context APU
00:14:38 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:15:52 INFO  : Disconnected from the channel tcfchan#22.
00:15:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:53 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:15:53 INFO  : 'jtag frequency' command is executed.
00:15:53 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:15:53 INFO  : Context for 'APU' is selected.
00:15:54 INFO  : System reset is completed.
00:15:57 INFO  : 'after 3000' command is executed.
00:15:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:15:58 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:15:58 INFO  : Context for 'APU' is selected.
00:15:58 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:15:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:58 INFO  : Context for 'APU' is selected.
00:15:59 INFO  : 'ps7_init' command is executed.
00:15:59 INFO  : 'ps7_post_config' command is executed.
00:15:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:59 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:59 INFO  : Memory regions updated for context APU
00:15:59 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:17:38 INFO  : Disconnected from the channel tcfchan#23.
00:17:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:39 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:17:39 INFO  : 'jtag frequency' command is executed.
00:17:39 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:17:39 INFO  : Context for 'APU' is selected.
00:17:39 INFO  : System reset is completed.
00:17:42 INFO  : 'after 3000' command is executed.
00:17:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:17:44 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:17:44 INFO  : Context for 'APU' is selected.
00:17:44 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:17:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:44 INFO  : Context for 'APU' is selected.
00:17:44 INFO  : 'ps7_init' command is executed.
00:17:44 INFO  : 'ps7_post_config' command is executed.
00:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:45 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:45 INFO  : Memory regions updated for context APU
00:17:45 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:27:30 INFO  : Disconnected from the channel tcfchan#24.
00:27:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:31 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:27:31 INFO  : 'jtag frequency' command is executed.
00:27:31 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:27:31 INFO  : Context for 'APU' is selected.
00:27:32 INFO  : System reset is completed.
00:27:35 INFO  : 'after 3000' command is executed.
00:27:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:27:36 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:27:36 INFO  : Context for 'APU' is selected.
00:27:36 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:27:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:36 INFO  : Context for 'APU' is selected.
00:27:37 INFO  : 'ps7_init' command is executed.
00:27:37 INFO  : 'ps7_post_config' command is executed.
00:27:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:37 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:37 INFO  : Memory regions updated for context APU
00:27:37 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:28:38 INFO  : Disconnected from the channel tcfchan#25.
00:28:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:39 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:28:39 INFO  : 'jtag frequency' command is executed.
00:28:39 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:28:39 INFO  : Context for 'APU' is selected.
00:28:39 INFO  : System reset is completed.
00:28:42 INFO  : 'after 3000' command is executed.
00:28:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:28:43 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:28:43 INFO  : Context for 'APU' is selected.
00:28:43 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:28:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:44 INFO  : Context for 'APU' is selected.
00:28:44 INFO  : 'ps7_init' command is executed.
00:28:44 INFO  : 'ps7_post_config' command is executed.
00:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:45 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:45 INFO  : Memory regions updated for context APU
00:28:45 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:29:21 INFO  : Disconnected from the channel tcfchan#26.
00:29:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:22 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:29:22 INFO  : 'jtag frequency' command is executed.
00:29:22 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:29:22 INFO  : Context for 'APU' is selected.
00:29:23 INFO  : System reset is completed.
00:29:26 INFO  : 'after 3000' command is executed.
00:29:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:29:27 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:29:27 INFO  : Context for 'APU' is selected.
00:29:27 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:29:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:27 INFO  : Context for 'APU' is selected.
00:29:27 INFO  : 'ps7_init' command is executed.
00:29:27 INFO  : 'ps7_post_config' command is executed.
00:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:28 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:28 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:28 INFO  : Memory regions updated for context APU
00:29:28 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:30:46 INFO  : Disconnected from the channel tcfchan#27.
00:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:47 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:30:47 INFO  : 'jtag frequency' command is executed.
00:30:47 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:30:47 INFO  : Context for 'APU' is selected.
00:30:47 INFO  : System reset is completed.
00:30:50 INFO  : 'after 3000' command is executed.
00:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:30:51 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:30:51 INFO  : Context for 'APU' is selected.
00:30:51 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:30:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:51 INFO  : Context for 'APU' is selected.
00:30:52 INFO  : 'ps7_init' command is executed.
00:30:52 INFO  : 'ps7_post_config' command is executed.
00:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:53 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:53 INFO  : Memory regions updated for context APU
00:30:53 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:32:06 INFO  : Disconnected from the channel tcfchan#28.
22:52:10 INFO  : Registering command handlers for SDK TCF services
22:52:14 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:52:18 INFO  : XSCT server has started successfully.
22:52:23 INFO  : Successfully done setting XSCT server connection channel  
22:52:23 INFO  : Successfully done setting SDK workspace  
22:52:23 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:52:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
22:55:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:56 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:55:56 INFO  : 'jtag frequency' command is executed.
22:55:56 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:55:56 INFO  : Context for 'APU' is selected.
22:55:56 INFO  : System reset is completed.
22:55:59 INFO  : 'after 3000' command is executed.
22:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:56:00 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:56:00 INFO  : Context for 'APU' is selected.
22:56:01 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:56:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:01 INFO  : Context for 'APU' is selected.
22:56:01 INFO  : 'ps7_init' command is executed.
22:56:01 INFO  : 'ps7_post_config' command is executed.
22:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:02 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:02 INFO  : Memory regions updated for context APU
22:56:02 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:11:21 INFO  : Disconnected from the channel tcfchan#1.
23:11:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:22 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:11:22 INFO  : 'jtag frequency' command is executed.
23:11:22 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:11:22 INFO  : Context for 'APU' is selected.
23:11:22 INFO  : System reset is completed.
23:11:25 INFO  : 'after 3000' command is executed.
23:11:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:11:26 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:11:26 INFO  : Context for 'APU' is selected.
23:11:28 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:11:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:28 INFO  : Context for 'APU' is selected.
23:11:29 INFO  : 'ps7_init' command is executed.
23:11:29 INFO  : 'ps7_post_config' command is executed.
23:11:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:30 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:30 INFO  : Memory regions updated for context APU
23:11:30 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:23:05 INFO  : Disconnected from the channel tcfchan#2.
23:23:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:06 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:23:06 INFO  : 'jtag frequency' command is executed.
23:23:06 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:23:06 INFO  : Context for 'APU' is selected.
23:23:07 INFO  : System reset is completed.
23:23:10 INFO  : 'after 3000' command is executed.
23:23:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:23:11 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:23:11 INFO  : Context for 'APU' is selected.
23:23:11 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:23:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:11 INFO  : Context for 'APU' is selected.
23:23:12 INFO  : 'ps7_init' command is executed.
23:23:12 INFO  : 'ps7_post_config' command is executed.
23:23:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:12 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:12 INFO  : Memory regions updated for context APU
23:23:12 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:25:11 INFO  : Disconnected from the channel tcfchan#3.
23:25:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:12 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:25:12 INFO  : 'jtag frequency' command is executed.
23:25:12 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:25:12 INFO  : Context for 'APU' is selected.
23:25:13 INFO  : System reset is completed.
23:25:16 INFO  : 'after 3000' command is executed.
23:25:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:25:17 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:25:17 INFO  : Context for 'APU' is selected.
23:25:17 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:25:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:17 INFO  : Context for 'APU' is selected.
23:25:18 INFO  : 'ps7_init' command is executed.
23:25:18 INFO  : 'ps7_post_config' command is executed.
23:25:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:18 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:18 INFO  : Memory regions updated for context APU
23:25:18 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:30:26 INFO  : Disconnected from the channel tcfchan#4.
23:30:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:27 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:30:27 INFO  : 'jtag frequency' command is executed.
23:30:27 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:30:27 INFO  : Context for 'APU' is selected.
23:30:27 INFO  : System reset is completed.
23:30:30 INFO  : 'after 3000' command is executed.
23:30:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:30:31 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:30:31 INFO  : Context for 'APU' is selected.
23:30:32 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:30:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:32 INFO  : Context for 'APU' is selected.
23:30:32 INFO  : 'ps7_init' command is executed.
23:30:32 INFO  : 'ps7_post_config' command is executed.
23:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:33 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:33 INFO  : Memory regions updated for context APU
23:30:33 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:32:24 INFO  : Disconnected from the channel tcfchan#5.
23:32:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:25 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:32:25 INFO  : 'jtag frequency' command is executed.
23:32:25 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:32:25 INFO  : Context for 'APU' is selected.
23:32:25 INFO  : System reset is completed.
23:32:28 INFO  : 'after 3000' command is executed.
23:32:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:32:30 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:32:30 INFO  : Context for 'APU' is selected.
23:32:30 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:32:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:30 INFO  : Context for 'APU' is selected.
23:32:31 INFO  : 'ps7_init' command is executed.
23:32:31 INFO  : 'ps7_post_config' command is executed.
23:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:31 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:31 INFO  : Memory regions updated for context APU
23:32:31 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:35:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1554666988000,  Project:1554495094000
23:35:46 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:35:52 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
23:35:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:36:00 INFO  : 
23:36:01 INFO  : 
23:36:01 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
23:36:02 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
23:36:02 INFO  : Clearing existing target manager status.
23:43:11 INFO  : Disconnected from the channel tcfchan#6.
23:43:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:12 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:43:12 INFO  : 'jtag frequency' command is executed.
23:43:12 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:43:12 INFO  : Context for 'APU' is selected.
23:43:13 INFO  : System reset is completed.
23:43:16 INFO  : 'after 3000' command is executed.
23:43:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:43:17 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:43:17 INFO  : Context for 'APU' is selected.
23:43:17 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:43:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:43:17 INFO  : Context for 'APU' is selected.
23:43:18 INFO  : 'ps7_init' command is executed.
23:43:18 INFO  : 'ps7_post_config' command is executed.
23:43:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:18 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:43:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:43:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:43:18 INFO  : Memory regions updated for context APU
23:43:18 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:48:42 INFO  : Disconnected from the channel tcfchan#7.
23:51:07 INFO  : Registering command handlers for SDK TCF services
23:51:08 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:51:12 INFO  : XSCT server has started successfully.
23:51:12 INFO  : Successfully done setting XSCT server connection channel  
23:51:12 INFO  : Successfully done setting SDK workspace  
23:51:12 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:51:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
23:52:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:17 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:52:17 INFO  : 'jtag frequency' command is executed.
23:52:17 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
23:52:17 INFO  : Context for 'APU' is selected.
23:52:17 INFO  : System reset is completed.
23:52:20 INFO  : 'after 3000' command is executed.
23:52:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:52:22 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
23:52:22 INFO  : Context for 'APU' is selected.
23:52:22 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
23:52:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:22 INFO  : Context for 'APU' is selected.
23:52:22 INFO  : 'ps7_init' command is executed.
23:52:22 INFO  : 'ps7_post_config' command is executed.
23:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:23 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:23 INFO  : Memory regions updated for context APU
23:52:23 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:03:40 INFO  : Disconnected from the channel tcfchan#1.
00:03:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:41 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:03:41 INFO  : 'jtag frequency' command is executed.
00:03:41 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:03:41 INFO  : Context for 'APU' is selected.
00:03:41 INFO  : System reset is completed.
00:03:44 INFO  : 'after 3000' command is executed.
00:03:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:03:46 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:03:46 INFO  : Context for 'APU' is selected.
00:03:47 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:03:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:03:47 INFO  : Context for 'APU' is selected.
00:03:48 INFO  : 'ps7_init' command is executed.
00:03:48 INFO  : 'ps7_post_config' command is executed.
00:03:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:49 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:03:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:03:49 INFO  : Memory regions updated for context APU
00:03:49 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:15:05 INFO  : Disconnected from the channel tcfchan#2.
00:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:06 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:15:06 INFO  : 'jtag frequency' command is executed.
00:15:06 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:15:06 INFO  : Context for 'APU' is selected.
00:15:06 INFO  : System reset is completed.
00:15:09 INFO  : 'after 3000' command is executed.
00:15:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:15:11 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:15:11 INFO  : Context for 'APU' is selected.
00:15:11 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:15:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:11 INFO  : Context for 'APU' is selected.
00:15:11 INFO  : 'ps7_init' command is executed.
00:15:11 INFO  : 'ps7_post_config' command is executed.
00:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:12 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:12 INFO  : Memory regions updated for context APU
00:15:12 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:16:30 INFO  : Disconnected from the channel tcfchan#3.
00:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:31 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:16:31 INFO  : 'jtag frequency' command is executed.
00:16:31 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:16:31 INFO  : Context for 'APU' is selected.
00:16:31 INFO  : System reset is completed.
00:16:34 INFO  : 'after 3000' command is executed.
00:16:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:16:35 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:16:35 INFO  : Context for 'APU' is selected.
00:16:36 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:16:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:36 INFO  : Context for 'APU' is selected.
00:16:36 INFO  : 'ps7_init' command is executed.
00:16:36 INFO  : 'ps7_post_config' command is executed.
00:16:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:37 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:37 INFO  : Memory regions updated for context APU
00:16:37 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:22:17 INFO  : Disconnected from the channel tcfchan#4.
00:22:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:18 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:22:18 INFO  : 'jtag frequency' command is executed.
00:22:18 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:22:18 INFO  : Context for 'APU' is selected.
00:22:18 INFO  : System reset is completed.
00:22:21 INFO  : 'after 3000' command is executed.
00:22:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:22:23 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:22:23 INFO  : Context for 'APU' is selected.
00:22:23 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:22:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:23 INFO  : Context for 'APU' is selected.
00:22:23 INFO  : 'ps7_init' command is executed.
00:22:23 INFO  : 'ps7_post_config' command is executed.
00:22:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:24 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:24 INFO  : Memory regions updated for context APU
00:22:24 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:25:14 INFO  : Disconnected from the channel tcfchan#5.
00:25:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:16 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:25:16 INFO  : 'jtag frequency' command is executed.
00:25:16 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:25:16 INFO  : Context for 'APU' is selected.
00:25:16 INFO  : System reset is completed.
00:25:19 INFO  : 'after 3000' command is executed.
00:25:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:25:20 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:25:20 INFO  : Context for 'APU' is selected.
00:25:20 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:25:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:25:20 INFO  : Context for 'APU' is selected.
00:25:21 INFO  : 'ps7_init' command is executed.
00:25:21 INFO  : 'ps7_post_config' command is executed.
00:25:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:22 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:25:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:25:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:22 INFO  : Memory regions updated for context APU
00:25:22 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:26:46 INFO  : Disconnected from the channel tcfchan#6.
00:26:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:47 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:26:47 INFO  : 'jtag frequency' command is executed.
00:26:47 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
00:26:47 INFO  : Context for 'APU' is selected.
00:26:47 INFO  : System reset is completed.
00:26:50 INFO  : 'after 3000' command is executed.
00:26:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:26:51 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
00:26:51 INFO  : Context for 'APU' is selected.
00:26:51 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
00:26:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:52 INFO  : Context for 'APU' is selected.
00:26:52 INFO  : 'ps7_init' command is executed.
00:26:52 INFO  : 'ps7_post_config' command is executed.
00:26:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:53 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:53 INFO  : Memory regions updated for context APU
00:26:53 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:28:43 INFO  : Disconnected from the channel tcfchan#7.
21:56:12 INFO  : Registering command handlers for SDK TCF services
21:56:16 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
21:56:20 INFO  : XSCT server has started successfully.
21:56:28 INFO  : Successfully done setting XSCT server connection channel  
21:56:28 INFO  : Successfully done setting SDK workspace  
21:56:28 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
21:56:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
21:57:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1554752881000,  Project:1554666988000
21:57:41 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:57:48 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_1/system.hdf.
21:57:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:57:55 INFO  : 
21:57:56 INFO  : 
21:57:57 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
21:57:58 INFO  : Updating hardware inferred compiler options for rtos_core1_2019_1.
21:57:58 INFO  : Clearing existing target manager status.
22:20:53 INFO  : No changes in MSS file content so not generating sources.
22:44:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

22:44:22 ERROR : Failed to closehw "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/gen_run.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

22:44:46 INFO  : The new hardware specification file contains the same information as the current specification file. No changes were done to the workspace.
22:47:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1518] No design name specified

22:47:32 ERROR : Failed to closehw "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/gen_run.xml"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

22:48:48 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/usage_statistics_webtalk.xml into /design_1_wrapper_hw_platform_1/system.xml.
22:48:48 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit into /design_1_wrapper_hw_platform_1/design_1_wrapper.bit.
22:48:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:48:50 INFO  : Clearing existing target manager status.
22:48:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:48:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:12:16 INFO  : Registering command handlers for SDK TCF services
21:12:20 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
21:12:31 INFO  : XSCT server has started successfully.
21:12:31 INFO  : Successfully done setting XSCT server connection channel  
21:13:20 INFO  : Successfully done setting SDK workspace  
21:13:20 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
21:15:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:41 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:15:41 INFO  : 'jtag frequency' command is executed.
21:15:41 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:15:42 INFO  : Context for 'APU' is selected.
21:15:42 INFO  : System reset is completed.
21:15:45 INFO  : 'after 3000' command is executed.
21:15:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:15:46 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:15:46 INFO  : Context for 'APU' is selected.
21:15:46 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:15:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:46 INFO  : Context for 'APU' is selected.
21:15:47 INFO  : 'ps7_init' command is executed.
21:15:47 INFO  : 'ps7_post_config' command is executed.
21:15:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:48 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:48 INFO  : Memory regions updated for context APU
21:15:48 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:24:58 INFO  : Disconnected from the channel tcfchan#1.
21:25:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:00 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:25:00 INFO  : 'jtag frequency' command is executed.
21:25:00 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:25:00 INFO  : Context for 'APU' is selected.
21:25:00 INFO  : System reset is completed.
21:25:03 INFO  : 'after 3000' command is executed.
21:25:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:25:04 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:25:04 INFO  : Context for 'APU' is selected.
21:25:04 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:25:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:04 INFO  : Context for 'APU' is selected.
21:25:05 INFO  : 'ps7_init' command is executed.
21:25:05 INFO  : 'ps7_post_config' command is executed.
21:25:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:06 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:06 INFO  : Memory regions updated for context APU
21:25:06 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:32:31 INFO  : Disconnected from the channel tcfchan#2.
21:32:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:33 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:32:33 INFO  : 'jtag frequency' command is executed.
21:32:33 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:32:33 INFO  : Context for 'APU' is selected.
21:32:33 INFO  : System reset is completed.
21:32:36 INFO  : 'after 3000' command is executed.
21:32:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:32:37 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:32:37 INFO  : Context for 'APU' is selected.
21:32:37 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:32:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:37 INFO  : Context for 'APU' is selected.
21:32:38 INFO  : 'ps7_init' command is executed.
21:32:38 INFO  : 'ps7_post_config' command is executed.
21:32:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:39 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:39 INFO  : Memory regions updated for context APU
21:32:39 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:34:06 INFO  : Disconnected from the channel tcfchan#3.
21:34:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:08 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:34:08 INFO  : 'jtag frequency' command is executed.
21:34:08 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:34:08 INFO  : Context for 'APU' is selected.
21:34:08 INFO  : System reset is completed.
21:34:11 INFO  : 'after 3000' command is executed.
21:34:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:34:12 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:34:12 INFO  : Context for 'APU' is selected.
21:34:12 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:34:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:12 INFO  : Context for 'APU' is selected.
21:34:13 INFO  : 'ps7_init' command is executed.
21:34:13 INFO  : 'ps7_post_config' command is executed.
21:34:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:14 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:14 INFO  : Memory regions updated for context APU
21:34:14 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:35:53 INFO  : Disconnected from the channel tcfchan#4.
21:35:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:54 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:35:54 INFO  : 'jtag frequency' command is executed.
21:35:54 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:35:54 INFO  : Context for 'APU' is selected.
21:35:54 INFO  : System reset is completed.
21:35:57 INFO  : 'after 3000' command is executed.
21:35:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:35:59 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:35:59 INFO  : Context for 'APU' is selected.
21:35:59 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:35:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:59 INFO  : Context for 'APU' is selected.
21:35:59 INFO  : 'ps7_init' command is executed.
21:35:59 INFO  : 'ps7_post_config' command is executed.
21:35:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:00 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:00 INFO  : Memory regions updated for context APU
21:36:00 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:37:15 INFO  : Disconnected from the channel tcfchan#5.
21:37:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:17 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:37:17 INFO  : 'jtag frequency' command is executed.
21:37:17 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:37:17 INFO  : Context for 'APU' is selected.
21:37:17 INFO  : System reset is completed.
21:37:20 INFO  : 'after 3000' command is executed.
21:37:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:37:21 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:37:21 INFO  : Context for 'APU' is selected.
21:37:21 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:37:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:21 INFO  : Context for 'APU' is selected.
21:37:22 INFO  : 'ps7_init' command is executed.
21:37:22 INFO  : 'ps7_post_config' command is executed.
21:37:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:23 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:23 INFO  : Memory regions updated for context APU
21:37:23 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:38:44 INFO  : Disconnected from the channel tcfchan#6.
21:38:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:45 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:38:45 INFO  : 'jtag frequency' command is executed.
21:38:45 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:38:45 INFO  : Context for 'APU' is selected.
21:38:45 INFO  : System reset is completed.
21:38:48 INFO  : 'after 3000' command is executed.
21:38:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:38:50 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:38:50 INFO  : Context for 'APU' is selected.
21:38:50 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:38:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:50 INFO  : Context for 'APU' is selected.
21:38:50 INFO  : 'ps7_init' command is executed.
21:38:50 INFO  : 'ps7_post_config' command is executed.
21:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:51 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:51 INFO  : Memory regions updated for context APU
21:38:51 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:45:22 INFO  : Disconnected from the channel tcfchan#7.
21:45:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:24 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:45:24 INFO  : 'jtag frequency' command is executed.
21:45:24 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:45:24 INFO  : Context for 'APU' is selected.
21:45:24 INFO  : System reset is completed.
21:45:27 INFO  : 'after 3000' command is executed.
21:45:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:45:28 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:45:28 INFO  : Context for 'APU' is selected.
21:45:28 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:45:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:28 INFO  : Context for 'APU' is selected.
21:45:29 INFO  : 'ps7_init' command is executed.
21:45:29 INFO  : 'ps7_post_config' command is executed.
21:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:30 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:30 INFO  : Memory regions updated for context APU
21:45:30 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:01:04 INFO  : Disconnected from the channel tcfchan#8.
22:01:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:05 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:01:05 INFO  : 'jtag frequency' command is executed.
22:01:05 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:01:05 INFO  : Context for 'APU' is selected.
22:01:05 INFO  : System reset is completed.
22:01:08 INFO  : 'after 3000' command is executed.
22:01:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:01:09 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:01:09 INFO  : Context for 'APU' is selected.
22:01:09 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:01:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:10 INFO  : Context for 'APU' is selected.
22:01:10 INFO  : 'ps7_init' command is executed.
22:01:10 INFO  : 'ps7_post_config' command is executed.
22:01:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:11 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:11 INFO  : Memory regions updated for context APU
22:01:11 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:01:47 INFO  : Disconnected from the channel tcfchan#9.
22:01:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:48 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:01:48 INFO  : 'jtag frequency' command is executed.
22:01:48 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:01:48 INFO  : Context for 'APU' is selected.
22:01:49 INFO  : System reset is completed.
22:01:52 INFO  : 'after 3000' command is executed.
22:01:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:01:53 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:01:53 INFO  : Context for 'APU' is selected.
22:01:53 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:01:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:53 INFO  : Context for 'APU' is selected.
22:01:54 INFO  : 'ps7_init' command is executed.
22:01:54 INFO  : 'ps7_post_config' command is executed.
22:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:54 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:55 INFO  : Memory regions updated for context APU
22:01:55 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:04:04 INFO  : Disconnected from the channel tcfchan#10.
22:04:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:06 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:04:06 INFO  : 'jtag frequency' command is executed.
22:04:06 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:04:06 INFO  : Context for 'APU' is selected.
22:04:06 INFO  : System reset is completed.
22:04:09 INFO  : 'after 3000' command is executed.
22:04:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:04:10 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:04:10 INFO  : Context for 'APU' is selected.
22:04:10 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:04:10 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:10 INFO  : Context for 'APU' is selected.
22:04:11 INFO  : 'ps7_init' command is executed.
22:04:11 INFO  : 'ps7_post_config' command is executed.
22:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:12 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:12 INFO  : Memory regions updated for context APU
22:04:12 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:08:33 INFO  : Disconnected from the channel tcfchan#11.
22:08:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:34 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:08:34 INFO  : 'jtag frequency' command is executed.
22:08:34 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:08:35 INFO  : Context for 'APU' is selected.
22:08:35 INFO  : System reset is completed.
22:08:38 INFO  : 'after 3000' command is executed.
22:08:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:08:39 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:08:39 INFO  : Context for 'APU' is selected.
22:08:39 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:08:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:39 INFO  : Context for 'APU' is selected.
22:08:40 INFO  : 'ps7_init' command is executed.
22:08:40 INFO  : 'ps7_post_config' command is executed.
22:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:41 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:41 INFO  : Memory regions updated for context APU
22:08:41 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:12:06 INFO  : Disconnected from the channel tcfchan#12.
22:12:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:07 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:12:07 INFO  : 'jtag frequency' command is executed.
22:12:07 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:12:08 INFO  : Context for 'APU' is selected.
22:12:08 INFO  : System reset is completed.
22:12:11 INFO  : 'after 3000' command is executed.
22:12:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:12:12 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:12:12 INFO  : Context for 'APU' is selected.
22:12:12 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:12:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:12 INFO  : Context for 'APU' is selected.
22:12:13 INFO  : 'ps7_init' command is executed.
22:12:13 INFO  : 'ps7_post_config' command is executed.
22:12:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:14 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:14 INFO  : Memory regions updated for context APU
22:12:14 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:14:17 INFO  : Disconnected from the channel tcfchan#13.
22:14:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:19 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:14:19 INFO  : 'jtag frequency' command is executed.
22:14:19 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:14:19 INFO  : Context for 'APU' is selected.
22:14:19 INFO  : System reset is completed.
22:14:22 INFO  : 'after 3000' command is executed.
22:14:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:14:23 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:14:23 INFO  : Context for 'APU' is selected.
22:14:23 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:14:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:23 INFO  : Context for 'APU' is selected.
22:14:24 INFO  : 'ps7_init' command is executed.
22:14:24 INFO  : 'ps7_post_config' command is executed.
22:14:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:25 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:25 INFO  : Memory regions updated for context APU
22:14:25 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:14:50 INFO  : Disconnected from the channel tcfchan#14.
22:14:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:51 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:14:51 INFO  : 'jtag frequency' command is executed.
22:14:51 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:14:52 INFO  : Context for 'APU' is selected.
22:14:52 INFO  : System reset is completed.
22:14:55 INFO  : 'after 3000' command is executed.
22:14:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:14:56 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:14:56 INFO  : Context for 'APU' is selected.
22:14:56 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:14:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:56 INFO  : Context for 'APU' is selected.
22:14:57 INFO  : 'ps7_init' command is executed.
22:14:57 INFO  : 'ps7_post_config' command is executed.
22:14:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:58 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:58 INFO  : Memory regions updated for context APU
22:14:58 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:15:40 INFO  : Disconnected from the channel tcfchan#15.
22:15:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:41 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:15:41 INFO  : 'jtag frequency' command is executed.
22:15:41 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:15:41 INFO  : Context for 'APU' is selected.
22:15:42 INFO  : System reset is completed.
22:15:45 INFO  : 'after 3000' command is executed.
22:15:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:15:46 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:15:46 INFO  : Context for 'APU' is selected.
22:15:46 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:15:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:46 INFO  : Context for 'APU' is selected.
22:15:47 INFO  : 'ps7_init' command is executed.
22:15:47 INFO  : 'ps7_post_config' command is executed.
22:15:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:47 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:47 INFO  : Memory regions updated for context APU
22:15:47 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:17:17 INFO  : Disconnected from the channel tcfchan#16.
22:17:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:19 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:17:19 INFO  : 'jtag frequency' command is executed.
22:17:19 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:17:19 INFO  : Context for 'APU' is selected.
22:17:19 INFO  : System reset is completed.
22:17:22 INFO  : 'after 3000' command is executed.
22:17:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:17:23 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:17:23 INFO  : Context for 'APU' is selected.
22:17:23 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:17:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:23 INFO  : Context for 'APU' is selected.
22:17:24 INFO  : 'ps7_init' command is executed.
22:17:24 INFO  : 'ps7_post_config' command is executed.
22:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:25 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:25 INFO  : Memory regions updated for context APU
22:17:25 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:18:46 INFO  : Disconnected from the channel tcfchan#17.
22:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:47 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:18:47 INFO  : 'jtag frequency' command is executed.
22:18:47 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:18:47 INFO  : Context for 'APU' is selected.
22:18:48 INFO  : System reset is completed.
22:18:51 INFO  : 'after 3000' command is executed.
22:18:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:18:52 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:18:52 INFO  : Context for 'APU' is selected.
22:18:52 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:18:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:52 INFO  : Context for 'APU' is selected.
22:18:53 INFO  : 'ps7_init' command is executed.
22:18:53 INFO  : 'ps7_post_config' command is executed.
22:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:54 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:54 INFO  : Memory regions updated for context APU
22:18:54 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:20:06 INFO  : Disconnected from the channel tcfchan#18.
22:20:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:07 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:20:07 INFO  : 'jtag frequency' command is executed.
22:20:07 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:20:07 INFO  : Context for 'APU' is selected.
22:20:07 INFO  : System reset is completed.
22:20:10 INFO  : 'after 3000' command is executed.
22:20:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:20:11 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:20:11 INFO  : Context for 'APU' is selected.
22:20:11 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:20:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:12 INFO  : Context for 'APU' is selected.
22:20:12 INFO  : 'ps7_init' command is executed.
22:20:12 INFO  : 'ps7_post_config' command is executed.
22:20:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:13 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:13 INFO  : Memory regions updated for context APU
22:20:13 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:29:35 INFO  : Disconnected from the channel tcfchan#19.
22:29:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:36 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:29:36 INFO  : 'jtag frequency' command is executed.
22:29:36 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:29:36 INFO  : Context for 'APU' is selected.
22:29:36 INFO  : System reset is completed.
22:29:39 INFO  : 'after 3000' command is executed.
22:29:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:29:41 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:29:41 INFO  : Context for 'APU' is selected.
22:29:41 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:29:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:41 INFO  : Context for 'APU' is selected.
22:29:41 INFO  : 'ps7_init' command is executed.
22:29:41 INFO  : 'ps7_post_config' command is executed.
22:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:42 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:42 INFO  : Memory regions updated for context APU
22:29:42 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:31:01 INFO  : Disconnected from the channel tcfchan#20.
22:31:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:03 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:31:03 INFO  : 'jtag frequency' command is executed.
22:31:03 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:31:03 INFO  : Context for 'APU' is selected.
22:31:03 INFO  : System reset is completed.
22:31:06 INFO  : 'after 3000' command is executed.
22:31:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:31:07 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:31:07 INFO  : Context for 'APU' is selected.
22:31:07 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:31:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:08 INFO  : Context for 'APU' is selected.
22:31:08 INFO  : 'ps7_init' command is executed.
22:31:08 INFO  : 'ps7_post_config' command is executed.
22:31:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:09 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:09 INFO  : Memory regions updated for context APU
22:31:09 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:56:24 INFO  : Disconnected from the channel tcfchan#21.
22:56:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:26 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:56:26 INFO  : 'jtag frequency' command is executed.
22:56:26 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:56:26 INFO  : Context for 'APU' is selected.
22:56:26 INFO  : System reset is completed.
22:56:29 INFO  : 'after 3000' command is executed.
22:56:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:56:30 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:56:30 INFO  : Context for 'APU' is selected.
22:56:30 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:56:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:30 INFO  : Context for 'APU' is selected.
22:56:31 INFO  : 'ps7_init' command is executed.
22:56:31 INFO  : 'ps7_post_config' command is executed.
22:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:32 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:32 INFO  : Memory regions updated for context APU
22:56:32 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:19:48 INFO  : Disconnected from the channel tcfchan#22.
23:19:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:49 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:19:49 INFO  : 'jtag frequency' command is executed.
23:19:49 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:19:49 INFO  : Context for 'APU' is selected.
23:19:50 INFO  : System reset is completed.
23:19:53 INFO  : 'after 3000' command is executed.
23:19:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:19:54 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:19:54 INFO  : Context for 'APU' is selected.
23:19:54 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:19:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:54 INFO  : Context for 'APU' is selected.
23:19:55 INFO  : 'ps7_init' command is executed.
23:19:55 INFO  : 'ps7_post_config' command is executed.
23:19:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:55 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:55 INFO  : Memory regions updated for context APU
23:19:55 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:32:12 INFO  : Disconnected from the channel tcfchan#23.
23:32:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:13 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:32:13 INFO  : 'jtag frequency' command is executed.
23:32:13 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:32:13 INFO  : Context for 'APU' is selected.
23:32:13 INFO  : System reset is completed.
23:32:16 INFO  : 'after 3000' command is executed.
23:32:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:32:18 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:32:18 INFO  : Context for 'APU' is selected.
23:32:18 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:32:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:18 INFO  : Context for 'APU' is selected.
23:32:18 INFO  : 'ps7_init' command is executed.
23:32:18 INFO  : 'ps7_post_config' command is executed.
23:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:19 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:19 INFO  : Memory regions updated for context APU
23:32:19 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:35:19 INFO  : Disconnected from the channel tcfchan#24.
23:35:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:20 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:35:20 INFO  : 'jtag frequency' command is executed.
23:35:20 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:35:20 INFO  : Context for 'APU' is selected.
23:35:20 INFO  : System reset is completed.
23:35:23 INFO  : 'after 3000' command is executed.
23:35:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:35:25 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:35:25 INFO  : Context for 'APU' is selected.
23:35:25 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:35:25 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:25 INFO  : Context for 'APU' is selected.
23:35:26 INFO  : 'ps7_init' command is executed.
23:35:26 INFO  : 'ps7_post_config' command is executed.
23:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:26 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:26 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:26 INFO  : Memory regions updated for context APU
23:35:26 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:37:23 INFO  : Disconnected from the channel tcfchan#25.
23:37:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:25 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:37:25 INFO  : 'jtag frequency' command is executed.
23:37:25 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:37:25 INFO  : Context for 'APU' is selected.
23:37:25 INFO  : System reset is completed.
23:37:28 INFO  : 'after 3000' command is executed.
23:37:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:37:29 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:37:29 INFO  : Context for 'APU' is selected.
23:37:30 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:37:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:30 INFO  : Context for 'APU' is selected.
23:37:30 INFO  : 'ps7_init' command is executed.
23:37:30 INFO  : 'ps7_post_config' command is executed.
23:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:31 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:31 INFO  : Memory regions updated for context APU
23:37:31 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:39:30 INFO  : Disconnected from the channel tcfchan#26.
23:39:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:31 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:39:31 INFO  : 'jtag frequency' command is executed.
23:39:31 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:39:31 INFO  : Context for 'APU' is selected.
23:39:31 INFO  : System reset is completed.
23:39:34 INFO  : 'after 3000' command is executed.
23:39:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:39:35 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:39:35 INFO  : Context for 'APU' is selected.
23:39:35 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:39:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:36 INFO  : Context for 'APU' is selected.
23:39:36 INFO  : 'ps7_init' command is executed.
23:39:36 INFO  : 'ps7_post_config' command is executed.
23:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:37 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:37 INFO  : Memory regions updated for context APU
23:39:37 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:45:27 INFO  : Disconnected from the channel tcfchan#27.
23:45:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:28 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:45:28 INFO  : 'jtag frequency' command is executed.
23:45:28 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:45:28 INFO  : Context for 'APU' is selected.
23:45:29 INFO  : System reset is completed.
23:45:32 INFO  : 'after 3000' command is executed.
23:45:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:45:33 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:45:33 INFO  : Context for 'APU' is selected.
23:45:33 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:45:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:33 INFO  : Context for 'APU' is selected.
23:45:34 INFO  : 'ps7_init' command is executed.
23:45:34 INFO  : 'ps7_post_config' command is executed.
23:45:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:35 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:35 INFO  : Memory regions updated for context APU
23:45:35 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:51:46 INFO  : Disconnected from the channel tcfchan#28.
23:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:48 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:51:48 INFO  : 'jtag frequency' command is executed.
23:51:48 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:51:48 INFO  : Context for 'APU' is selected.
23:51:48 INFO  : System reset is completed.
23:51:51 INFO  : 'after 3000' command is executed.
23:51:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:51:52 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:51:52 INFO  : Context for 'APU' is selected.
23:51:52 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:51:52 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:52 INFO  : Context for 'APU' is selected.
23:51:53 INFO  : 'ps7_init' command is executed.
23:51:53 INFO  : 'ps7_post_config' command is executed.
23:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:54 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:54 INFO  : Memory regions updated for context APU
23:51:54 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:53:17 INFO  : Disconnected from the channel tcfchan#29.
23:53:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:18 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:53:18 INFO  : 'jtag frequency' command is executed.
23:53:18 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:53:18 INFO  : Context for 'APU' is selected.
23:53:18 INFO  : System reset is completed.
23:53:21 INFO  : 'after 3000' command is executed.
23:53:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:53:23 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:53:23 INFO  : Context for 'APU' is selected.
23:53:23 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:53:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:23 INFO  : Context for 'APU' is selected.
23:53:24 INFO  : 'ps7_init' command is executed.
23:53:24 INFO  : 'ps7_post_config' command is executed.
23:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:24 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:24 INFO  : Memory regions updated for context APU
23:53:24 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:54:13 INFO  : Disconnected from the channel tcfchan#30.
23:54:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:14 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:54:15 INFO  : 'jtag frequency' command is executed.
23:54:15 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:54:15 INFO  : Context for 'APU' is selected.
23:54:15 INFO  : System reset is completed.
23:54:18 INFO  : 'after 3000' command is executed.
23:54:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:54:19 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:54:19 INFO  : Context for 'APU' is selected.
23:54:19 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:54:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:19 INFO  : Context for 'APU' is selected.
23:54:20 INFO  : 'ps7_init' command is executed.
23:54:20 INFO  : 'ps7_post_config' command is executed.
23:54:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:21 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:21 INFO  : Memory regions updated for context APU
23:54:21 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:56:22 INFO  : Disconnected from the channel tcfchan#31.
23:56:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:23 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:56:23 INFO  : 'jtag frequency' command is executed.
23:56:23 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:56:23 INFO  : Context for 'APU' is selected.
23:56:23 INFO  : System reset is completed.
23:56:26 INFO  : 'after 3000' command is executed.
23:56:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:56:28 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:56:28 INFO  : Context for 'APU' is selected.
23:56:28 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:56:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:56:28 INFO  : Context for 'APU' is selected.
23:56:28 INFO  : 'ps7_init' command is executed.
23:56:28 INFO  : 'ps7_post_config' command is executed.
23:56:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:29 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:56:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:56:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:56:29 INFO  : Memory regions updated for context APU
23:56:29 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:03:00 INFO  : Disconnected from the channel tcfchan#32.
00:03:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:01 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:03:01 INFO  : 'jtag frequency' command is executed.
00:03:01 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:03:01 INFO  : Context for 'APU' is selected.
00:03:01 INFO  : System reset is completed.
00:03:04 INFO  : 'after 3000' command is executed.
00:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:03:05 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:03:06 INFO  : Context for 'APU' is selected.
00:03:06 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:03:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:03:06 INFO  : Context for 'APU' is selected.
00:03:06 INFO  : 'ps7_init' command is executed.
00:03:06 INFO  : 'ps7_post_config' command is executed.
00:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:07 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:03:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:03:07 INFO  : Memory regions updated for context APU
00:03:07 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:04:19 INFO  : Disconnected from the channel tcfchan#33.
00:04:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:21 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:04:21 INFO  : 'jtag frequency' command is executed.
00:04:21 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:04:21 INFO  : Context for 'APU' is selected.
00:04:21 INFO  : System reset is completed.
00:04:24 INFO  : 'after 3000' command is executed.
00:04:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:04:25 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:04:25 INFO  : Context for 'APU' is selected.
00:04:25 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:04:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:04:25 INFO  : Context for 'APU' is selected.
00:04:26 INFO  : 'ps7_init' command is executed.
00:04:26 INFO  : 'ps7_post_config' command is executed.
00:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:27 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:04:27 INFO  : 'configparams force-mem-access 0' command is executed.
00:04:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:04:27 INFO  : Memory regions updated for context APU
00:04:27 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:05:30 INFO  : Disconnected from the channel tcfchan#34.
00:05:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:31 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:05:31 INFO  : 'jtag frequency' command is executed.
00:05:31 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:05:31 INFO  : Context for 'APU' is selected.
00:05:31 INFO  : System reset is completed.
00:05:34 INFO  : 'after 3000' command is executed.
00:05:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:05:36 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:05:36 INFO  : Context for 'APU' is selected.
00:05:36 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:05:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:36 INFO  : Context for 'APU' is selected.
00:05:36 INFO  : 'ps7_init' command is executed.
00:05:36 INFO  : 'ps7_post_config' command is executed.
00:05:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:37 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:37 INFO  : Memory regions updated for context APU
00:05:37 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:06:47 INFO  : Disconnected from the channel tcfchan#35.
00:06:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:48 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:06:48 INFO  : 'jtag frequency' command is executed.
00:06:48 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:06:48 INFO  : Context for 'APU' is selected.
00:06:49 INFO  : System reset is completed.
00:06:52 INFO  : 'after 3000' command is executed.
00:06:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:06:53 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:06:53 INFO  : Context for 'APU' is selected.
00:06:53 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:06:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:53 INFO  : Context for 'APU' is selected.
00:06:54 INFO  : 'ps7_init' command is executed.
00:06:54 INFO  : 'ps7_post_config' command is executed.
00:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:54 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:54 INFO  : Memory regions updated for context APU
00:06:54 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:07:48 INFO  : Disconnected from the channel tcfchan#36.
00:07:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:50 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:07:50 INFO  : 'jtag frequency' command is executed.
00:07:50 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:07:50 INFO  : Context for 'APU' is selected.
00:07:50 INFO  : System reset is completed.
00:07:53 INFO  : 'after 3000' command is executed.
00:07:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:07:54 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:07:54 INFO  : Context for 'APU' is selected.
00:07:54 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:07:54 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:54 INFO  : Context for 'APU' is selected.
00:07:55 INFO  : 'ps7_init' command is executed.
00:07:55 INFO  : 'ps7_post_config' command is executed.
00:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:56 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:56 INFO  : Memory regions updated for context APU
00:07:56 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:09:13 INFO  : Disconnected from the channel tcfchan#37.
00:09:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:14 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:09:14 INFO  : 'jtag frequency' command is executed.
00:09:14 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:09:15 INFO  : Context for 'APU' is selected.
00:09:15 INFO  : System reset is completed.
00:09:18 INFO  : 'after 3000' command is executed.
00:09:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:09:19 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:09:19 INFO  : Context for 'APU' is selected.
00:09:19 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:09:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:19 INFO  : Context for 'APU' is selected.
00:09:20 INFO  : 'ps7_init' command is executed.
00:09:20 INFO  : 'ps7_post_config' command is executed.
00:09:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:21 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:21 INFO  : Memory regions updated for context APU
00:09:21 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:10:53 INFO  : Disconnected from the channel tcfchan#38.
00:10:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:55 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:10:55 INFO  : 'jtag frequency' command is executed.
00:10:55 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:10:55 INFO  : Context for 'APU' is selected.
00:10:55 INFO  : System reset is completed.
00:10:58 INFO  : 'after 3000' command is executed.
00:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:10:59 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:10:59 INFO  : Context for 'APU' is selected.
00:10:59 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:10:59 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:59 INFO  : Context for 'APU' is selected.
00:11:00 INFO  : 'ps7_init' command is executed.
00:11:00 INFO  : 'ps7_post_config' command is executed.
00:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:01 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:01 INFO  : Memory regions updated for context APU
00:11:01 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:12:08 INFO  : Disconnected from the channel tcfchan#39.
00:12:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:10 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:12:10 INFO  : 'jtag frequency' command is executed.
00:12:10 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:12:10 INFO  : Context for 'APU' is selected.
00:12:10 INFO  : System reset is completed.
00:12:13 INFO  : 'after 3000' command is executed.
00:12:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:12:14 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:12:14 INFO  : Context for 'APU' is selected.
00:12:14 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:12:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:14 INFO  : Context for 'APU' is selected.
00:12:15 INFO  : 'ps7_init' command is executed.
00:12:15 INFO  : 'ps7_post_config' command is executed.
00:12:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:16 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:16 INFO  : Memory regions updated for context APU
00:12:16 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:13:18 INFO  : Disconnected from the channel tcfchan#40.
00:13:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:20 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:13:20 INFO  : 'jtag frequency' command is executed.
00:13:20 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:13:20 INFO  : Context for 'APU' is selected.
00:13:20 INFO  : System reset is completed.
00:13:23 INFO  : 'after 3000' command is executed.
00:13:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:13:24 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:13:24 INFO  : Context for 'APU' is selected.
00:13:24 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:13:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:24 INFO  : Context for 'APU' is selected.
00:13:25 INFO  : 'ps7_init' command is executed.
00:13:25 INFO  : 'ps7_post_config' command is executed.
00:13:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:26 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:26 INFO  : Memory regions updated for context APU
00:13:26 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:14:50 INFO  : Disconnected from the channel tcfchan#41.
00:14:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:52 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:14:52 INFO  : 'jtag frequency' command is executed.
00:14:52 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:14:52 INFO  : Context for 'APU' is selected.
00:14:52 INFO  : System reset is completed.
00:14:55 INFO  : 'after 3000' command is executed.
00:14:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:14:56 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:14:56 INFO  : Context for 'APU' is selected.
00:14:56 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:14:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:56 INFO  : Context for 'APU' is selected.
00:14:57 INFO  : 'ps7_init' command is executed.
00:14:57 INFO  : 'ps7_post_config' command is executed.
00:14:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:58 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:58 INFO  : Memory regions updated for context APU
00:14:58 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:15:35 INFO  : Disconnected from the channel tcfchan#42.
00:15:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:36 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:15:36 INFO  : 'jtag frequency' command is executed.
00:15:36 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:15:36 INFO  : Context for 'APU' is selected.
00:15:36 INFO  : System reset is completed.
00:15:39 INFO  : 'after 3000' command is executed.
00:15:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:15:40 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:15:40 INFO  : Context for 'APU' is selected.
00:15:40 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:15:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:41 INFO  : Context for 'APU' is selected.
00:15:41 INFO  : 'ps7_init' command is executed.
00:15:41 INFO  : 'ps7_post_config' command is executed.
00:15:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:42 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:42 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:42 INFO  : Memory regions updated for context APU
00:15:42 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:16:23 INFO  : Disconnected from the channel tcfchan#43.
00:16:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:24 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:16:24 INFO  : 'jtag frequency' command is executed.
00:16:24 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:16:24 INFO  : Context for 'APU' is selected.
00:16:25 INFO  : System reset is completed.
00:16:28 INFO  : 'after 3000' command is executed.
00:16:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:16:29 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:16:29 INFO  : Context for 'APU' is selected.
00:16:29 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:16:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:29 INFO  : Context for 'APU' is selected.
00:16:30 INFO  : 'ps7_init' command is executed.
00:16:30 INFO  : 'ps7_post_config' command is executed.
00:16:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:31 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:31 INFO  : Memory regions updated for context APU
00:16:31 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:17:05 INFO  : Disconnected from the channel tcfchan#44.
00:17:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:07 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:17:07 INFO  : 'jtag frequency' command is executed.
00:17:07 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:17:07 INFO  : Context for 'APU' is selected.
00:17:07 INFO  : System reset is completed.
00:17:10 INFO  : 'after 3000' command is executed.
00:17:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:17:11 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:17:11 INFO  : Context for 'APU' is selected.
00:17:11 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:17:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:11 INFO  : Context for 'APU' is selected.
00:17:12 INFO  : 'ps7_init' command is executed.
00:17:12 INFO  : 'ps7_post_config' command is executed.
00:17:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:13 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:13 INFO  : Memory regions updated for context APU
00:17:13 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:18:05 INFO  : Disconnected from the channel tcfchan#45.
00:18:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:06 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:18:06 INFO  : 'jtag frequency' command is executed.
00:18:06 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:18:06 INFO  : Context for 'APU' is selected.
00:18:06 INFO  : System reset is completed.
00:18:09 INFO  : 'after 3000' command is executed.
00:18:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:18:11 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:18:11 INFO  : Context for 'APU' is selected.
00:18:11 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:18:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:11 INFO  : Context for 'APU' is selected.
00:18:12 INFO  : 'ps7_init' command is executed.
00:18:12 INFO  : 'ps7_post_config' command is executed.
00:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:12 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:12 INFO  : Memory regions updated for context APU
00:18:12 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:18:51 INFO  : Disconnected from the channel tcfchan#46.
00:18:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:53 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:18:53 INFO  : 'jtag frequency' command is executed.
00:18:53 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:18:53 INFO  : Context for 'APU' is selected.
00:18:53 INFO  : System reset is completed.
00:18:56 INFO  : 'after 3000' command is executed.
00:18:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:18:57 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:18:57 INFO  : Context for 'APU' is selected.
00:18:57 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:18:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:57 INFO  : Context for 'APU' is selected.
00:18:58 INFO  : 'ps7_init' command is executed.
00:18:58 INFO  : 'ps7_post_config' command is executed.
00:18:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:59 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:59 INFO  : Memory regions updated for context APU
00:18:59 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:19:43 INFO  : Disconnected from the channel tcfchan#47.
00:19:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:44 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:19:44 INFO  : 'jtag frequency' command is executed.
00:19:44 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:19:44 INFO  : Context for 'APU' is selected.
00:19:44 INFO  : System reset is completed.
00:19:47 INFO  : 'after 3000' command is executed.
00:19:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:19:49 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:19:49 INFO  : Context for 'APU' is selected.
00:19:49 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:19:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:49 INFO  : Context for 'APU' is selected.
00:19:49 INFO  : 'ps7_init' command is executed.
00:19:49 INFO  : 'ps7_post_config' command is executed.
00:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:50 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:50 INFO  : Memory regions updated for context APU
00:19:50 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:20:44 INFO  : Disconnected from the channel tcfchan#48.
00:20:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:45 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:20:45 INFO  : 'jtag frequency' command is executed.
00:20:45 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:20:45 INFO  : Context for 'APU' is selected.
00:20:45 INFO  : System reset is completed.
00:20:48 INFO  : 'after 3000' command is executed.
00:20:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:20:50 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:20:50 INFO  : Context for 'APU' is selected.
00:20:50 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:20:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:20:50 INFO  : Context for 'APU' is selected.
00:20:50 INFO  : 'ps7_init' command is executed.
00:20:50 INFO  : 'ps7_post_config' command is executed.
00:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:51 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:20:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:20:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:20:51 INFO  : Memory regions updated for context APU
00:20:51 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:21:42 INFO  : Disconnected from the channel tcfchan#49.
00:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:44 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:21:44 INFO  : 'jtag frequency' command is executed.
00:21:44 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:21:44 INFO  : Context for 'APU' is selected.
00:21:44 INFO  : System reset is completed.
00:21:47 INFO  : 'after 3000' command is executed.
00:21:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:21:48 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:21:48 INFO  : Context for 'APU' is selected.
00:21:48 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:21:48 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:48 INFO  : Context for 'APU' is selected.
00:21:49 INFO  : 'ps7_init' command is executed.
00:21:49 INFO  : 'ps7_post_config' command is executed.
00:21:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:50 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:50 INFO  : Memory regions updated for context APU
00:21:50 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:22:46 INFO  : Disconnected from the channel tcfchan#50.
00:22:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:47 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:22:47 INFO  : 'jtag frequency' command is executed.
00:22:47 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:22:47 INFO  : Context for 'APU' is selected.
00:22:48 INFO  : System reset is completed.
00:22:51 INFO  : 'after 3000' command is executed.
00:22:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:22:52 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:22:52 INFO  : Context for 'APU' is selected.
00:22:52 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:22:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:52 INFO  : Context for 'APU' is selected.
00:22:53 INFO  : 'ps7_init' command is executed.
00:22:53 INFO  : 'ps7_post_config' command is executed.
00:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:53 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:53 INFO  : Memory regions updated for context APU
00:22:53 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:24:10 INFO  : Disconnected from the channel tcfchan#51.
00:24:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:11 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:24:11 INFO  : 'jtag frequency' command is executed.
00:24:11 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:24:11 INFO  : Context for 'APU' is selected.
00:24:11 INFO  : System reset is completed.
00:24:14 INFO  : 'after 3000' command is executed.
00:24:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:24:15 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:24:15 INFO  : Context for 'APU' is selected.
00:24:15 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:24:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:16 INFO  : Context for 'APU' is selected.
00:24:16 INFO  : 'ps7_init' command is executed.
00:24:16 INFO  : 'ps7_post_config' command is executed.
00:24:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:17 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:17 INFO  : Memory regions updated for context APU
00:24:17 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:24:55 INFO  : Disconnected from the channel tcfchan#52.
23:34:57 INFO  : Registering command handlers for SDK TCF services
23:34:59 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:35:04 INFO  : XSCT server has started successfully.
23:35:10 INFO  : Successfully done setting XSCT server connection channel  
23:35:10 INFO  : Successfully done setting SDK workspace  
23:35:10 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf.
23:35:11 INFO  : Checking for hwspec changes in the project stimulus_hw_platform_0.
23:48:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1555019245000,  Project:1551393787000
23:48:10 INFO  : Project stimulus_hw_platform_0's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:48:39 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/stimulus.hdf into /stimulus_hw_platform_0/system.hdf.
23:48:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:48:42 INFO  : Clearing existing target manager status.
23:48:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:48:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:55:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1555019682000,  Project:1554757738000
23:55:55 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:56:05 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
23:56:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:56:08 INFO  : Clearing existing target manager status.
23:56:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:56:08 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:05:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:37 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:05:37 INFO  : 'jtag frequency' command is executed.
00:05:37 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:05:37 INFO  : Context for 'APU' is selected.
00:05:38 INFO  : System reset is completed.
00:05:41 INFO  : 'after 3000' command is executed.
00:05:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:05:42 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:05:42 INFO  : Context for 'APU' is selected.
00:05:42 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:05:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:42 INFO  : Context for 'APU' is selected.
00:05:43 INFO  : 'ps7_init' command is executed.
00:05:43 INFO  : 'ps7_post_config' command is executed.
00:05:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:44 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:44 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:44 INFO  : Memory regions updated for context APU
00:05:44 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:09:10 INFO  : Disconnected from the channel tcfchan#1.
00:09:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:11 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:09:11 INFO  : 'jtag frequency' command is executed.
00:09:11 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:09:11 INFO  : Context for 'APU' is selected.
00:09:12 INFO  : System reset is completed.
00:09:15 INFO  : 'after 3000' command is executed.
00:09:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:09:16 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:09:16 INFO  : Context for 'APU' is selected.
00:09:16 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:09:16 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:16 INFO  : Context for 'APU' is selected.
00:09:17 INFO  : 'ps7_init' command is executed.
00:09:17 INFO  : 'ps7_post_config' command is executed.
00:09:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:18 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:18 INFO  : Memory regions updated for context APU
00:09:18 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:11:12 INFO  : Disconnected from the channel tcfchan#2.
00:11:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:13 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:11:13 INFO  : 'jtag frequency' command is executed.
00:11:13 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:11:13 INFO  : Context for 'APU' is selected.
00:11:13 INFO  : System reset is completed.
00:11:16 INFO  : 'after 3000' command is executed.
00:11:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:11:18 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:11:18 INFO  : Context for 'APU' is selected.
00:11:18 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:11:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:18 INFO  : Context for 'APU' is selected.
00:11:18 INFO  : 'ps7_init' command is executed.
00:11:18 INFO  : 'ps7_post_config' command is executed.
00:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:19 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:19 INFO  : Memory regions updated for context APU
00:11:19 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:13:16 INFO  : Disconnected from the channel tcfchan#3.
00:13:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:17 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:13:17 INFO  : 'jtag frequency' command is executed.
00:13:17 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:13:17 INFO  : Context for 'APU' is selected.
00:13:17 INFO  : System reset is completed.
00:13:20 INFO  : 'after 3000' command is executed.
00:13:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:13:22 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:13:22 INFO  : Context for 'APU' is selected.
00:13:22 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:13:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:22 INFO  : Context for 'APU' is selected.
00:13:22 INFO  : 'ps7_init' command is executed.
00:13:22 INFO  : 'ps7_post_config' command is executed.
00:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:23 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:23 INFO  : Memory regions updated for context APU
00:13:23 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:15:30 INFO  : Disconnected from the channel tcfchan#4.
00:15:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:31 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:15:31 INFO  : 'jtag frequency' command is executed.
00:15:31 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:15:31 INFO  : Context for 'APU' is selected.
00:15:31 INFO  : System reset is completed.
00:15:34 INFO  : 'after 3000' command is executed.
00:15:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:15:36 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:15:36 INFO  : Context for 'APU' is selected.
00:15:36 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:15:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:36 INFO  : Context for 'APU' is selected.
00:15:36 INFO  : 'ps7_init' command is executed.
00:15:36 INFO  : 'ps7_post_config' command is executed.
00:15:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:37 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:37 INFO  : Memory regions updated for context APU
00:15:37 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:36:40 INFO  : Disconnected from the channel tcfchan#5.
22:04:13 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:04:13 INFO  : Registering command handlers for SDK TCF services
22:04:30 INFO  : XSCT server has started successfully.
22:04:30 INFO  : Successfully done setting XSCT server connection channel  
22:04:39 INFO  : Successfully done setting SDK workspace  
22:04:39 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:04:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
23:11:55 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:11:56 INFO  : Registering command handlers for SDK TCF services
23:12:01 INFO  : XSCT server has started successfully.
23:12:09 INFO  : Successfully done setting XSCT server connection channel  
23:12:09 INFO  : Successfully done setting SDK workspace  
23:12:09 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:12:09 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
23:20:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1555189802000,  Project:1555019682000
23:20:04 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:20:36 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
23:20:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:21:04 INFO  : Clearing existing target manager status.
23:21:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:21:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:22:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:59 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:22:59 INFO  : 'jtag frequency' command is executed.
23:22:59 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:22:59 INFO  : Context for 'APU' is selected.
23:22:59 INFO  : System reset is completed.
23:23:02 INFO  : 'after 3000' command is executed.
23:23:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:23:04 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:23:04 INFO  : Context for 'APU' is selected.
23:23:04 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:23:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:04 INFO  : Context for 'APU' is selected.
23:23:04 INFO  : 'ps7_init' command is executed.
23:23:04 INFO  : 'ps7_post_config' command is executed.
23:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:05 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:05 INFO  : Memory regions updated for context APU
23:23:05 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:30:45 INFO  : Disconnected from the channel tcfchan#1.
23:30:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:46 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:30:46 INFO  : 'jtag frequency' command is executed.
23:30:46 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:30:46 INFO  : Context for 'APU' is selected.
23:30:46 INFO  : System reset is completed.
23:30:49 INFO  : 'after 3000' command is executed.
23:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:30:51 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:30:51 INFO  : Context for 'APU' is selected.
23:30:51 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:30:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:51 INFO  : Context for 'APU' is selected.
23:30:52 INFO  : 'ps7_init' command is executed.
23:30:52 INFO  : 'ps7_post_config' command is executed.
23:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:52 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:52 INFO  : Memory regions updated for context APU
23:30:52 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:32:25 INFO  : Disconnected from the channel tcfchan#2.
23:32:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:26 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:32:26 INFO  : 'jtag frequency' command is executed.
23:32:26 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:32:26 INFO  : Context for 'APU' is selected.
23:32:27 INFO  : System reset is completed.
23:32:30 INFO  : 'after 3000' command is executed.
23:32:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:32:31 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:32:31 INFO  : Context for 'APU' is selected.
23:32:31 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:32:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:31 INFO  : Context for 'APU' is selected.
23:32:32 INFO  : 'ps7_init' command is executed.
23:32:32 INFO  : 'ps7_post_config' command is executed.
23:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:32 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:32 INFO  : Memory regions updated for context APU
23:32:32 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:34:11 INFO  : Disconnected from the channel tcfchan#3.
23:34:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:12 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:34:12 INFO  : 'jtag frequency' command is executed.
23:34:12 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:34:12 INFO  : Context for 'APU' is selected.
23:34:13 INFO  : System reset is completed.
23:34:16 INFO  : 'after 3000' command is executed.
23:34:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:34:17 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:34:17 INFO  : Context for 'APU' is selected.
23:34:17 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:17 INFO  : Context for 'APU' is selected.
23:34:18 INFO  : 'ps7_init' command is executed.
23:34:18 INFO  : 'ps7_post_config' command is executed.
23:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:18 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:18 INFO  : Memory regions updated for context APU
23:34:18 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:35:40 INFO  : Disconnected from the channel tcfchan#4.
23:35:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:41 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:35:41 INFO  : 'jtag frequency' command is executed.
23:35:41 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:35:41 INFO  : Context for 'APU' is selected.
23:35:42 INFO  : System reset is completed.
23:35:45 INFO  : 'after 3000' command is executed.
23:35:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:35:46 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:35:46 INFO  : Context for 'APU' is selected.
23:35:46 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:35:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:46 INFO  : Context for 'APU' is selected.
23:35:47 INFO  : 'ps7_init' command is executed.
23:35:47 INFO  : 'ps7_post_config' command is executed.
23:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:47 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:47 INFO  : Memory regions updated for context APU
23:35:47 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:38:05 INFO  : Disconnected from the channel tcfchan#5.
23:38:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:06 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:38:06 INFO  : 'jtag frequency' command is executed.
23:38:06 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:38:06 INFO  : Context for 'APU' is selected.
23:38:06 INFO  : System reset is completed.
23:38:09 INFO  : 'after 3000' command is executed.
23:38:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:38:11 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:38:11 INFO  : Context for 'APU' is selected.
23:38:11 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:38:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:11 INFO  : Context for 'APU' is selected.
23:38:12 INFO  : 'ps7_init' command is executed.
23:38:12 INFO  : 'ps7_post_config' command is executed.
23:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:12 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:12 INFO  : Memory regions updated for context APU
23:38:12 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:41:40 INFO  : Disconnected from the channel tcfchan#6.
23:41:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:41 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:41:41 INFO  : 'jtag frequency' command is executed.
23:41:41 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:41:41 INFO  : Context for 'APU' is selected.
23:41:42 INFO  : System reset is completed.
23:41:45 INFO  : 'after 3000' command is executed.
23:41:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:41:46 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:41:46 INFO  : Context for 'APU' is selected.
23:41:46 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:41:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:46 INFO  : Context for 'APU' is selected.
23:41:47 INFO  : 'ps7_init' command is executed.
23:41:47 INFO  : 'ps7_post_config' command is executed.
23:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:48 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:48 INFO  : Memory regions updated for context APU
23:41:48 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:55:51 INFO  : Disconnected from the channel tcfchan#7.
23:55:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:52 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:55:52 INFO  : 'jtag frequency' command is executed.
23:55:52 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:55:52 INFO  : Context for 'APU' is selected.
23:55:52 INFO  : System reset is completed.
23:55:56 INFO  : 'after 3000' command is executed.
23:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:55:57 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:55:57 INFO  : Context for 'APU' is selected.
23:55:57 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:55:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:57 INFO  : Context for 'APU' is selected.
23:55:58 INFO  : 'ps7_init' command is executed.
23:55:58 INFO  : 'ps7_post_config' command is executed.
23:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:58 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:58 INFO  : Memory regions updated for context APU
23:55:58 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:57:31 INFO  : Disconnected from the channel tcfchan#8.
23:57:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:32 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:57:32 INFO  : 'jtag frequency' command is executed.
23:57:32 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:57:32 INFO  : Context for 'APU' is selected.
23:57:33 INFO  : System reset is completed.
23:57:36 INFO  : 'after 3000' command is executed.
23:57:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:57:37 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:57:37 INFO  : Context for 'APU' is selected.
23:57:37 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:57:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:37 INFO  : Context for 'APU' is selected.
23:57:38 INFO  : 'ps7_init' command is executed.
23:57:38 INFO  : 'ps7_post_config' command is executed.
23:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:38 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:38 INFO  : Memory regions updated for context APU
23:57:38 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:00:06 INFO  : Disconnected from the channel tcfchan#9.
00:00:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:08 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:00:08 INFO  : 'jtag frequency' command is executed.
00:00:08 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:00:08 INFO  : Context for 'APU' is selected.
00:00:08 INFO  : System reset is completed.
00:00:11 INFO  : 'after 3000' command is executed.
00:00:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:00:12 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:00:12 INFO  : Context for 'APU' is selected.
00:00:12 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:00:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:12 INFO  : Context for 'APU' is selected.
00:00:13 INFO  : 'ps7_init' command is executed.
00:00:13 INFO  : 'ps7_post_config' command is executed.
00:00:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:14 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:14 INFO  : Memory regions updated for context APU
00:00:14 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:02:05 INFO  : Disconnected from the channel tcfchan#10.
00:02:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:06 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:02:06 INFO  : 'jtag frequency' command is executed.
00:02:06 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:02:06 INFO  : Context for 'APU' is selected.
00:02:07 INFO  : System reset is completed.
00:02:10 INFO  : 'after 3000' command is executed.
00:02:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:02:11 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:02:11 INFO  : Context for 'APU' is selected.
00:02:11 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:02:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:11 INFO  : Context for 'APU' is selected.
00:02:12 INFO  : 'ps7_init' command is executed.
00:02:12 INFO  : 'ps7_post_config' command is executed.
00:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:12 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:02:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:02:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:02:12 INFO  : Memory regions updated for context APU
00:02:12 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:23:23 INFO  : Disconnected from the channel tcfchan#11.
00:23:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:24 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:23:24 INFO  : 'jtag frequency' command is executed.
00:23:24 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:23:24 INFO  : Context for 'APU' is selected.
00:23:24 INFO  : System reset is completed.
00:23:27 INFO  : 'after 3000' command is executed.
00:23:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:23:29 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:23:29 INFO  : Context for 'APU' is selected.
00:23:29 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:23:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:29 INFO  : Context for 'APU' is selected.
00:23:29 INFO  : 'ps7_init' command is executed.
00:23:29 INFO  : 'ps7_post_config' command is executed.
00:23:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:30 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:30 INFO  : Memory regions updated for context APU
00:23:30 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:24:21 INFO  : Disconnected from the channel tcfchan#12.
22:46:08 INFO  : Registering command handlers for SDK TCF services
22:46:11 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:46:15 INFO  : XSCT server has started successfully.
22:46:15 INFO  : Successfully done setting XSCT server connection channel  
22:46:25 INFO  : Successfully done setting SDK workspace  
22:46:25 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:46:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
22:50:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557085414000,  Project:1555189802000
22:50:29 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:51:09 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
22:51:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:51:12 INFO  : Clearing existing target manager status.
22:51:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:51:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:54:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:49 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:54:49 INFO  : 'jtag frequency' command is executed.
22:54:49 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:54:49 INFO  : Context for 'APU' is selected.
22:54:49 INFO  : System reset is completed.
22:54:52 INFO  : 'after 3000' command is executed.
22:54:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:54:54 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:54:54 INFO  : Context for 'APU' is selected.
22:54:54 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:54:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:54 INFO  : Context for 'APU' is selected.
22:54:54 INFO  : 'ps7_init' command is executed.
22:54:54 INFO  : 'ps7_post_config' command is executed.
22:54:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:55 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:55 INFO  : Memory regions updated for context APU
22:54:55 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:07:36 INFO  : Disconnected from the channel tcfchan#1.
23:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:37 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:07:37 INFO  : 'jtag frequency' command is executed.
23:07:37 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:07:37 INFO  : Context for 'APU' is selected.
23:07:38 INFO  : System reset is completed.
23:07:41 INFO  : 'after 3000' command is executed.
23:07:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:07:42 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:07:42 INFO  : Context for 'APU' is selected.
23:07:42 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:07:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:42 INFO  : Context for 'APU' is selected.
23:07:43 INFO  : 'ps7_init' command is executed.
23:07:43 INFO  : 'ps7_post_config' command is executed.
23:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:43 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:43 INFO  : Memory regions updated for context APU
23:07:43 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:49:14 INFO  : Disconnected from the channel tcfchan#2.
22:10:08 INFO  : Registering command handlers for SDK TCF services
22:10:13 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:10:16 INFO  : XSCT server has started successfully.
22:10:16 INFO  : Successfully done setting XSCT server connection channel  
22:10:21 INFO  : Successfully done setting SDK workspace  
22:10:21 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:10:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
23:01:58 INFO  : Registering command handlers for SDK TCF services
23:02:13 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:02:51 INFO  : XSCT server has started successfully.
23:02:51 INFO  : Successfully done setting XSCT server connection channel  
23:03:13 INFO  : Successfully done setting SDK workspace  
23:03:13 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:03:15 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
23:03:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557173204000,  Project:1557085414000
23:03:36 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:04:17 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
23:04:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:05:10 INFO  : Clearing existing target manager status.
23:05:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:05:10 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:07:43 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: Connection refused
23:07:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:10:11 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: Connection refused
23:10:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:10:44 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: Connection refused
23:10:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:21:46 INFO  : Registering command handlers for SDK TCF services
23:21:49 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:21:54 INFO  : XSCT server has started successfully.
23:21:54 INFO  : Successfully done setting XSCT server connection channel  
23:22:00 INFO  : Successfully done setting SDK workspace  
23:22:00 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:22:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
23:23:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:35 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:23:35 INFO  : 'jtag frequency' command is executed.
23:23:35 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:23:35 INFO  : Context for 'APU' is selected.
23:23:35 INFO  : System reset is completed.
23:23:38 INFO  : 'after 3000' command is executed.
23:23:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:23:40 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:23:40 INFO  : Context for 'APU' is selected.
23:23:40 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:23:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:40 INFO  : Context for 'APU' is selected.
23:23:41 INFO  : 'ps7_init' command is executed.
23:23:41 INFO  : 'ps7_post_config' command is executed.
23:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:41 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:41 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:41 INFO  : Memory regions updated for context APU
23:23:41 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:27:20 INFO  : Disconnected from the channel tcfchan#1.
23:27:50 INFO  : Registering command handlers for SDK TCF services
23:27:51 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:27:54 INFO  : XSCT server has started successfully.
23:27:54 INFO  : Successfully done setting XSCT server connection channel  
23:27:54 INFO  : Successfully done setting SDK workspace  
23:27:54 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:27:54 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
23:39:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557178571000,  Project:1557173204000
23:39:21 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:39:24 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
23:39:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:39:27 INFO  : Clearing existing target manager status.
23:39:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:39:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:39:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:44 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:39:44 INFO  : 'jtag frequency' command is executed.
23:39:44 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:39:44 INFO  : Context for 'APU' is selected.
23:39:44 INFO  : System reset is completed.
23:39:47 INFO  : 'after 3000' command is executed.
23:39:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:39:48 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:39:48 INFO  : Context for 'APU' is selected.
23:39:48 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:39:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:48 INFO  : Context for 'APU' is selected.
23:39:49 INFO  : 'ps7_init' command is executed.
23:39:49 INFO  : 'ps7_post_config' command is executed.
23:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:50 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:50 INFO  : Memory regions updated for context APU
23:39:50 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:42:37 INFO  : Disconnected from the channel tcfchan#1.
23:42:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:38 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:42:38 INFO  : 'jtag frequency' command is executed.
23:42:38 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:42:38 INFO  : Context for 'APU' is selected.
23:42:39 INFO  : System reset is completed.
23:42:42 INFO  : 'after 3000' command is executed.
23:42:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:42:43 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:42:43 INFO  : Context for 'APU' is selected.
23:42:43 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:42:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:43 INFO  : Context for 'APU' is selected.
23:42:44 INFO  : 'ps7_init' command is executed.
23:42:44 INFO  : 'ps7_post_config' command is executed.
23:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:45 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:45 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:45 INFO  : Memory regions updated for context APU
23:42:45 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:47:38 INFO  : Disconnected from the channel tcfchan#2.
23:47:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:39 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:47:39 INFO  : 'jtag frequency' command is executed.
23:47:39 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:47:39 INFO  : Context for 'APU' is selected.
23:47:39 INFO  : System reset is completed.
23:47:42 INFO  : 'after 3000' command is executed.
23:47:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:47:44 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:47:44 INFO  : Context for 'APU' is selected.
23:47:44 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:47:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:44 INFO  : Context for 'APU' is selected.
23:47:45 INFO  : 'ps7_init' command is executed.
23:47:45 INFO  : 'ps7_post_config' command is executed.
23:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:45 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:45 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:45 INFO  : Memory regions updated for context APU
23:47:45 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:53:41 INFO  : Disconnected from the channel tcfchan#3.
23:44:38 INFO  : Registering command handlers for SDK TCF services
23:44:43 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:44:47 INFO  : XSCT server has started successfully.
23:44:52 INFO  : Successfully done setting XSCT server connection channel  
23:44:52 INFO  : Successfully done setting SDK workspace  
23:44:52 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:44:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
23:46:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557351633000,  Project:1557178571000
23:46:15 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:46:22 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
23:46:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:46:26 INFO  : Clearing existing target manager status.
23:46:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:46:26 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:47:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:55 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:47:55 INFO  : 'jtag frequency' command is executed.
23:47:55 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:47:55 INFO  : Context for 'APU' is selected.
23:47:55 INFO  : System reset is completed.
23:47:58 INFO  : 'after 3000' command is executed.
23:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:48:00 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:48:00 INFO  : Context for 'APU' is selected.
23:48:00 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:48:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:00 INFO  : Context for 'APU' is selected.
23:48:00 INFO  : 'ps7_init' command is executed.
23:48:00 INFO  : 'ps7_post_config' command is executed.
23:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:01 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:01 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:01 INFO  : Memory regions updated for context APU
23:48:01 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:50:49 INFO  : Disconnected from the channel tcfchan#1.
23:50:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:51 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:50:51 INFO  : 'jtag frequency' command is executed.
23:50:51 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:50:51 INFO  : Context for 'APU' is selected.
23:50:51 INFO  : System reset is completed.
23:50:54 INFO  : 'after 3000' command is executed.
23:50:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:50:55 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:50:55 INFO  : Context for 'APU' is selected.
23:50:55 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:50:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:55 INFO  : Context for 'APU' is selected.
23:50:56 INFO  : 'ps7_init' command is executed.
23:50:56 INFO  : 'ps7_post_config' command is executed.
23:50:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:57 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:57 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:57 INFO  : Memory regions updated for context APU
23:50:57 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:04:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557353034000,  Project:1557351633000
00:04:15 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:04:18 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
00:04:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:04:21 INFO  : Clearing existing target manager status.
00:04:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:04:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:04:35 INFO  : Disconnected from the channel tcfchan#2.
00:04:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:37 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:04:37 INFO  : 'jtag frequency' command is executed.
00:04:37 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:04:37 INFO  : Context for 'APU' is selected.
00:04:37 INFO  : System reset is completed.
00:04:40 INFO  : 'after 3000' command is executed.
00:04:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:04:41 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:04:41 INFO  : Context for 'APU' is selected.
00:04:41 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:04:41 INFO  : 'configparams force-mem-access 1' command is executed.
00:04:41 INFO  : Context for 'APU' is selected.
00:04:42 INFO  : 'ps7_init' command is executed.
00:04:42 INFO  : 'ps7_post_config' command is executed.
00:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:43 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:04:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:04:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:04:43 INFO  : Memory regions updated for context APU
00:04:43 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:17:58 INFO  : Disconnected from the channel tcfchan#3.
22:35:05 INFO  : Registering command handlers for SDK TCF services
22:35:09 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:35:12 INFO  : XSCT server has started successfully.
22:35:12 INFO  : Successfully done setting XSCT server connection channel  
22:35:17 INFO  : Successfully done setting SDK workspace  
22:35:17 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:35:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
22:36:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557433558000,  Project:1557353034000
22:36:30 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:36:39 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
22:36:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:36:43 INFO  : Clearing existing target manager status.
22:36:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:36:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:38:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:56 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:38:56 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:38:56 INFO  : 'jtag frequency' command is executed.
22:38:56 INFO  : 'jtag frequency' command is executed.
22:38:56 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:38:56 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:38:56 INFO  : Context for 'APU' is selected.
22:38:56 INFO  : Context for 'APU' is selected.
22:38:56 INFO  : System reset is completed.
22:38:56 INFO  : System reset is completed.
22:38:59 INFO  : 'after 3000' command is executed.
22:39:02 INFO  : 'after 3000' command is executed.
22:39:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:39:04 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:39:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:39:05 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:39:05 INFO  : Context for 'APU' is selected.
22:39:05 INFO  : Context for 'APU' is selected.
22:39:05 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:39:05 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:39:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:05 INFO  : Context for 'APU' is selected.
22:39:05 INFO  : Context for 'APU' is selected.
22:39:06 INFO  : 'ps7_init' command is executed.
22:39:07 INFO  : 'ps7_init' command is executed.
22:39:07 INFO  : 'ps7_post_config' command is executed.
22:39:07 INFO  : 'ps7_post_config' command is executed.
22:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:08 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:08 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:08 INFO  : Memory regions updated for context APU
22:39:08 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:39:08 INFO  : Memory regions updated for context APU
22:39:08 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:46:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557434743000,  Project:1557433558000
22:46:14 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:46:16 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
22:46:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:46:19 INFO  : Clearing existing target manager status.
22:46:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:46:19 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:46:33 INFO  : Disconnected from the channel tcfchan#1.
22:46:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:34 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:46:34 INFO  : 'jtag frequency' command is executed.
22:46:34 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:46:34 INFO  : Context for 'APU' is selected.
22:46:34 INFO  : System reset is completed.
22:46:37 INFO  : 'after 3000' command is executed.
22:46:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:46:39 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:46:39 INFO  : Context for 'APU' is selected.
22:46:39 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:46:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:39 INFO  : Context for 'APU' is selected.
22:46:40 INFO  : 'ps7_init' command is executed.
22:46:40 INFO  : 'ps7_post_config' command is executed.
22:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:40 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:40 INFO  : Memory regions updated for context APU
22:46:40 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:56:52 INFO  : Disconnected from the channel tcfchan#2.
23:39:27 INFO  : Registering command handlers for SDK TCF services
23:39:30 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:39:33 INFO  : XSCT server has started successfully.
23:39:33 INFO  : Successfully done setting XSCT server connection channel  
23:39:38 INFO  : Successfully done setting SDK workspace  
23:39:38 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:39:39 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
23:40:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557437924000,  Project:1557434743000
23:40:17 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:40:20 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
23:40:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:40:24 INFO  : Clearing existing target manager status.
23:40:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:40:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:40:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:50 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:40:50 INFO  : 'jtag frequency' command is executed.
23:40:50 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:40:50 INFO  : Context for 'APU' is selected.
23:40:50 INFO  : System reset is completed.
23:40:53 INFO  : 'after 3000' command is executed.
23:40:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:40:55 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:40:55 INFO  : Context for 'APU' is selected.
23:40:55 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:40:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:55 INFO  : Context for 'APU' is selected.
23:40:56 INFO  : 'ps7_init' command is executed.
23:40:56 INFO  : 'ps7_post_config' command is executed.
23:40:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:56 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:57 INFO  : Memory regions updated for context APU
23:40:57 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:43:11 INFO  : Disconnected from the channel tcfchan#1.
23:43:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:12 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:43:12 INFO  : 'jtag frequency' command is executed.
23:43:12 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:43:12 INFO  : Context for 'APU' is selected.
23:43:12 INFO  : System reset is completed.
23:43:15 INFO  : 'after 3000' command is executed.
23:43:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:43:17 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:43:17 INFO  : Context for 'APU' is selected.
23:43:17 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:43:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:43:17 INFO  : Context for 'APU' is selected.
23:43:17 INFO  : 'ps7_init' command is executed.
23:43:17 INFO  : 'ps7_post_config' command is executed.
23:43:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:18 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:43:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:43:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:43:18 INFO  : Memory regions updated for context APU
23:43:18 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:13:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557439718000,  Project:1557437924000
00:13:55 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:14:00 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
00:14:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:14:03 INFO  : Clearing existing target manager status.
00:14:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:14:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:14:38 INFO  : Disconnected from the channel tcfchan#2.
00:14:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:39 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:14:39 INFO  : 'jtag frequency' command is executed.
00:14:39 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:14:39 INFO  : Context for 'APU' is selected.
00:14:40 INFO  : System reset is completed.
00:14:43 INFO  : 'after 3000' command is executed.
00:14:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:14:44 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:14:44 INFO  : Context for 'APU' is selected.
00:14:44 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:14:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:44 INFO  : Context for 'APU' is selected.
00:14:45 INFO  : 'ps7_init' command is executed.
00:14:45 INFO  : 'ps7_post_config' command is executed.
00:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:46 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:46 INFO  : Memory regions updated for context APU
00:14:46 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:21:01 INFO  : Disconnected from the channel tcfchan#3.
00:22:13 INFO  : Registering command handlers for SDK TCF services
00:22:16 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
00:22:21 INFO  : XSCT server has started successfully.
00:22:21 INFO  : Successfully done setting XSCT server connection channel  
00:22:23 INFO  : Successfully done setting SDK workspace  
00:22:23 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
00:22:23 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
00:22:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557958330000,  Project:1557439718000
00:22:29 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
00:22:30 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
00:22:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:23:02 INFO  : Registering command handlers for SDK TCF services
00:23:04 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
00:23:07 INFO  : XSCT server has started successfully.
00:23:07 INFO  : Successfully done setting XSCT server connection channel  
00:23:07 INFO  : Successfully done setting SDK workspace  
00:23:07 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
00:23:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
00:23:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:43 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:23:43 INFO  : 'jtag frequency' command is executed.
00:23:43 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:23:43 INFO  : Context for 'APU' is selected.
00:23:43 INFO  : System reset is completed.
00:23:46 INFO  : 'after 3000' command is executed.
00:23:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:23:47 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:23:47 INFO  : Context for 'APU' is selected.
00:23:47 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:23:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:47 INFO  : Context for 'APU' is selected.
00:23:48 INFO  : 'ps7_init' command is executed.
00:23:48 INFO  : 'ps7_post_config' command is executed.
00:23:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:49 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:49 INFO  : Memory regions updated for context APU
00:23:49 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:26:21 INFO  : Disconnected from the channel tcfchan#1.
00:26:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:22 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:26:22 INFO  : 'jtag frequency' command is executed.
00:26:22 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:26:22 INFO  : Context for 'APU' is selected.
00:26:23 INFO  : System reset is completed.
00:26:26 INFO  : 'after 3000' command is executed.
00:26:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:26:27 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:26:27 INFO  : Context for 'APU' is selected.
00:26:29 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:26:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:29 INFO  : Context for 'APU' is selected.
00:26:30 INFO  : 'ps7_init' command is executed.
00:26:30 INFO  : 'ps7_post_config' command is executed.
00:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:30 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:30 INFO  : Memory regions updated for context APU
00:26:30 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:27:20 INFO  : Disconnected from the channel tcfchan#2.
00:27:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:21 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:27:21 INFO  : 'jtag frequency' command is executed.
00:27:21 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:27:21 INFO  : Context for 'APU' is selected.
00:27:21 INFO  : System reset is completed.
00:27:24 INFO  : 'after 3000' command is executed.
00:27:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:27:26 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:27:26 INFO  : Context for 'APU' is selected.
00:27:26 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:27:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:26 INFO  : Context for 'APU' is selected.
00:27:26 INFO  : 'ps7_init' command is executed.
00:27:26 INFO  : 'ps7_post_config' command is executed.
00:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:27 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:27 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:27 INFO  : Memory regions updated for context APU
00:27:27 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:29:49 INFO  : Disconnected from the channel tcfchan#3.
00:29:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:50 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:29:50 INFO  : 'jtag frequency' command is executed.
00:29:50 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:29:50 INFO  : Context for 'APU' is selected.
00:29:50 INFO  : System reset is completed.
00:29:53 INFO  : 'after 3000' command is executed.
00:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:29:54 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:29:55 INFO  : Context for 'APU' is selected.
00:29:55 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:29:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:55 INFO  : Context for 'APU' is selected.
00:29:55 INFO  : 'ps7_init' command is executed.
00:29:55 INFO  : 'ps7_post_config' command is executed.
00:29:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:56 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:56 INFO  : Memory regions updated for context APU
00:29:56 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:31:59 INFO  : Disconnected from the channel tcfchan#4.
00:32:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:00 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:32:00 INFO  : 'jtag frequency' command is executed.
00:32:00 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:32:00 INFO  : Context for 'APU' is selected.
00:32:01 INFO  : System reset is completed.
00:32:04 INFO  : 'after 3000' command is executed.
00:32:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:32:05 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:32:05 INFO  : Context for 'APU' is selected.
00:32:05 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:32:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:05 INFO  : Context for 'APU' is selected.
00:32:06 INFO  : 'ps7_init' command is executed.
00:32:06 INFO  : 'ps7_post_config' command is executed.
00:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:06 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:06 INFO  : Memory regions updated for context APU
00:32:06 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:33:21 INFO  : Disconnected from the channel tcfchan#5.
00:33:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:23 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:33:23 INFO  : 'jtag frequency' command is executed.
00:33:23 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:33:23 INFO  : Context for 'APU' is selected.
00:33:23 INFO  : System reset is completed.
00:33:26 INFO  : 'after 3000' command is executed.
00:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:33:27 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:33:27 INFO  : Context for 'APU' is selected.
00:33:27 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:33:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:27 INFO  : Context for 'APU' is selected.
00:33:28 INFO  : 'ps7_init' command is executed.
00:33:28 INFO  : 'ps7_post_config' command is executed.
00:33:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:29 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:29 INFO  : Memory regions updated for context APU
00:33:29 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:35:19 INFO  : Disconnected from the channel tcfchan#6.
00:35:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:20 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:35:20 INFO  : 'jtag frequency' command is executed.
00:35:20 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:35:20 INFO  : Context for 'APU' is selected.
00:35:20 INFO  : System reset is completed.
00:35:23 INFO  : 'after 3000' command is executed.
00:35:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:35:24 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:35:25 INFO  : Context for 'APU' is selected.
00:35:25 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:35:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:25 INFO  : Context for 'APU' is selected.
00:35:25 INFO  : 'ps7_init' command is executed.
00:35:25 INFO  : 'ps7_post_config' command is executed.
00:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:26 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:26 INFO  : Memory regions updated for context APU
00:35:26 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:36:47 INFO  : Disconnected from the channel tcfchan#7.
23:35:22 INFO  : Registering command handlers for SDK TCF services
23:35:27 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:35:30 INFO  : XSCT server has started successfully.
23:35:38 INFO  : Successfully done setting XSCT server connection channel  
23:35:38 INFO  : Successfully done setting SDK workspace  
23:35:38 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:35:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
23:35:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1558130447000,  Project:1557958330000
23:35:43 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:35:44 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
23:35:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:35:50 INFO  : Clearing existing target manager status.
23:35:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:35:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:07:19 INFO  : Registering command handlers for SDK TCF services
22:07:25 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:07:29 INFO  : XSCT server has started successfully.
22:07:34 INFO  : Successfully done setting XSCT server connection channel  
22:07:34 INFO  : Successfully done setting SDK workspace  
22:07:34 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:07:34 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
22:20:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:57 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:20:57 INFO  : 'jtag frequency' command is executed.
22:20:57 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:20:57 INFO  : Context for 'APU' is selected.
22:20:58 INFO  : System reset is completed.
22:21:01 INFO  : 'after 3000' command is executed.
22:21:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:21:02 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:21:02 INFO  : Context for 'APU' is selected.
22:21:02 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:21:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:02 INFO  : Context for 'APU' is selected.
22:21:03 INFO  : 'ps7_init' command is executed.
22:21:03 INFO  : 'ps7_post_config' command is executed.
22:21:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:04 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:04 INFO  : Memory regions updated for context APU
22:21:04 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:32:58 INFO  : Disconnected from the channel tcfchan#1.
22:32:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:59 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:32:59 INFO  : 'jtag frequency' command is executed.
22:32:59 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:32:59 INFO  : Context for 'APU' is selected.
22:33:00 INFO  : System reset is completed.
22:33:03 INFO  : 'after 3000' command is executed.
22:33:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:33:04 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:33:04 INFO  : Context for 'APU' is selected.
22:33:06 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:33:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:06 INFO  : Context for 'APU' is selected.
22:33:06 INFO  : 'ps7_init' command is executed.
22:33:06 INFO  : 'ps7_post_config' command is executed.
22:33:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:07 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:07 INFO  : Memory regions updated for context APU
22:33:07 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:37:04 INFO  : Disconnected from the channel tcfchan#2.
22:37:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:06 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:37:06 INFO  : 'jtag frequency' command is executed.
22:37:06 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:37:06 INFO  : Context for 'APU' is selected.
22:37:06 INFO  : System reset is completed.
22:37:09 INFO  : 'after 3000' command is executed.
22:37:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:37:10 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:37:10 INFO  : Context for 'APU' is selected.
22:37:10 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:37:10 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:10 INFO  : Context for 'APU' is selected.
22:37:11 INFO  : 'ps7_init' command is executed.
22:37:11 INFO  : 'ps7_post_config' command is executed.
22:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:12 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:12 INFO  : Memory regions updated for context APU
22:37:12 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:39:26 INFO  : Disconnected from the channel tcfchan#3.
22:39:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:27 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:39:27 INFO  : 'jtag frequency' command is executed.
22:39:27 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:39:27 INFO  : Context for 'APU' is selected.
22:39:27 INFO  : System reset is completed.
22:39:30 INFO  : 'after 3000' command is executed.
22:39:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:39:31 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:39:32 INFO  : Context for 'APU' is selected.
22:39:32 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:39:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:32 INFO  : Context for 'APU' is selected.
22:39:32 INFO  : 'ps7_init' command is executed.
22:39:32 INFO  : 'ps7_post_config' command is executed.
22:39:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:33 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:33 INFO  : Memory regions updated for context APU
22:39:33 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:48:14 INFO  : Disconnected from the channel tcfchan#4.
22:48:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:15 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:48:15 INFO  : 'jtag frequency' command is executed.
22:48:15 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:48:16 INFO  : Context for 'APU' is selected.
22:48:16 INFO  : System reset is completed.
22:48:19 INFO  : 'after 3000' command is executed.
22:48:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:48:20 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:48:20 INFO  : Context for 'APU' is selected.
22:48:20 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:48:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:20 INFO  : Context for 'APU' is selected.
22:48:21 INFO  : 'ps7_init' command is executed.
22:48:21 INFO  : 'ps7_post_config' command is executed.
22:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:22 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:22 INFO  : Memory regions updated for context APU
22:48:22 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:54:03 INFO  : Disconnected from the channel tcfchan#5.
22:54:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:05 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:54:05 INFO  : 'jtag frequency' command is executed.
22:54:05 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:54:05 INFO  : Context for 'APU' is selected.
22:54:05 INFO  : System reset is completed.
22:54:08 INFO  : 'after 3000' command is executed.
22:54:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:54:09 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:54:09 INFO  : Context for 'APU' is selected.
22:54:09 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:54:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:09 INFO  : Context for 'APU' is selected.
22:54:10 INFO  : 'ps7_init' command is executed.
22:54:10 INFO  : 'ps7_post_config' command is executed.
22:54:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:11 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:11 INFO  : Memory regions updated for context APU
22:54:11 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:19:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1558390689000,  Project:1558130447000
00:19:10 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:19:22 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
00:19:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:19:28 INFO  : Clearing existing target manager status.
00:19:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:19:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:20:20 INFO  : Disconnected from the channel tcfchan#6.
00:20:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:22 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:20:22 INFO  : 'jtag frequency' command is executed.
00:20:22 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:20:22 INFO  : Context for 'APU' is selected.
00:20:22 INFO  : System reset is completed.
00:20:25 INFO  : 'after 3000' command is executed.
00:20:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:20:26 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:20:26 INFO  : Context for 'APU' is selected.
00:20:26 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:20:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:20:26 INFO  : Context for 'APU' is selected.
00:20:27 INFO  : 'ps7_init' command is executed.
00:20:27 INFO  : 'ps7_post_config' command is executed.
00:20:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:28 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:20:28 INFO  : 'configparams force-mem-access 0' command is executed.
00:20:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:20:28 INFO  : Memory regions updated for context APU
00:20:28 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:30:48 INFO  : Disconnected from the channel tcfchan#7.
23:15:29 INFO  : Registering command handlers for SDK TCF services
23:15:35 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:15:38 INFO  : XSCT server has started successfully.
23:15:44 INFO  : Successfully done setting XSCT server connection channel  
23:15:44 INFO  : Successfully done setting SDK workspace  
23:15:44 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:15:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
23:27:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:43 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:27:43 INFO  : 'jtag frequency' command is executed.
23:27:43 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:27:43 INFO  : Context for 'APU' is selected.
23:27:43 INFO  : System reset is completed.
23:27:46 INFO  : 'after 3000' command is executed.
23:27:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:27:47 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:27:47 INFO  : Context for 'APU' is selected.
23:27:48 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:27:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:48 INFO  : Context for 'APU' is selected.
23:27:48 INFO  : 'ps7_init' command is executed.
23:27:48 INFO  : 'ps7_post_config' command is executed.
23:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:49 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:49 INFO  : Memory regions updated for context APU
23:27:49 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:21:45 INFO  : Disconnected from the channel tcfchan#1.
00:21:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:46 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:21:46 INFO  : 'jtag frequency' command is executed.
00:21:46 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:21:46 INFO  : Context for 'APU' is selected.
00:21:46 INFO  : System reset is completed.
00:21:49 INFO  : 'after 3000' command is executed.
00:21:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:21:51 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:21:51 INFO  : Context for 'APU' is selected.
00:21:52 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:21:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:52 INFO  : Context for 'APU' is selected.
00:21:53 INFO  : 'ps7_init' command is executed.
00:21:53 INFO  : 'ps7_post_config' command is executed.
00:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:54 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:54 INFO  : Memory regions updated for context APU
00:21:54 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:25:44 INFO  : Disconnected from the channel tcfchan#2.
00:25:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:45 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:25:45 INFO  : 'jtag frequency' command is executed.
00:25:45 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:25:45 INFO  : Context for 'APU' is selected.
00:25:45 INFO  : System reset is completed.
00:25:48 INFO  : 'after 3000' command is executed.
00:25:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:25:50 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:25:50 INFO  : Context for 'APU' is selected.
00:25:50 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:25:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:25:50 INFO  : Context for 'APU' is selected.
00:25:51 INFO  : 'ps7_init' command is executed.
00:25:51 INFO  : 'ps7_post_config' command is executed.
00:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:51 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:25:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:25:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:51 INFO  : Memory regions updated for context APU
00:25:51 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:27:36 INFO  : Disconnected from the channel tcfchan#3.
00:27:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:37 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:27:37 INFO  : 'jtag frequency' command is executed.
00:27:37 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:27:37 INFO  : Context for 'APU' is selected.
00:27:37 INFO  : System reset is completed.
00:27:40 INFO  : 'after 3000' command is executed.
00:27:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:27:42 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:27:42 INFO  : Context for 'APU' is selected.
00:27:42 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:27:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:42 INFO  : Context for 'APU' is selected.
00:27:42 INFO  : 'ps7_init' command is executed.
00:27:42 INFO  : 'ps7_post_config' command is executed.
00:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:43 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:43 INFO  : Memory regions updated for context APU
00:27:43 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:30:21 INFO  : Disconnected from the channel tcfchan#4.
23:15:54 INFO  : Registering command handlers for SDK TCF services
23:15:57 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:16:02 INFO  : XSCT server has started successfully.
23:16:08 INFO  : Successfully done setting XSCT server connection channel  
23:16:08 INFO  : Successfully done setting SDK workspace  
23:16:08 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:16:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
23:33:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:47 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:33:47 INFO  : 'jtag frequency' command is executed.
23:33:47 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:33:47 INFO  : Context for 'APU' is selected.
23:33:47 INFO  : System reset is completed.
23:33:50 INFO  : 'after 3000' command is executed.
23:33:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:33:51 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:33:52 INFO  : Context for 'APU' is selected.
23:33:52 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:33:52 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:52 INFO  : Context for 'APU' is selected.
23:33:52 INFO  : 'ps7_init' command is executed.
23:33:52 INFO  : 'ps7_post_config' command is executed.
23:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:53 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:53 INFO  : Memory regions updated for context APU
23:33:53 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:45:30 INFO  : Disconnected from the channel tcfchan#1.
23:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:32 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:45:32 INFO  : 'jtag frequency' command is executed.
23:45:32 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:45:32 INFO  : Context for 'APU' is selected.
23:45:32 INFO  : System reset is completed.
23:45:35 INFO  : 'after 3000' command is executed.
23:45:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:45:36 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:45:36 INFO  : Context for 'APU' is selected.
23:45:38 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:45:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:38 INFO  : Context for 'APU' is selected.
23:45:38 INFO  : 'ps7_init' command is executed.
23:45:38 INFO  : 'ps7_post_config' command is executed.
23:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:39 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:39 INFO  : Memory regions updated for context APU
23:45:39 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:46:45 INFO  : Disconnected from the channel tcfchan#2.
23:46:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:46 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:46:46 INFO  : 'jtag frequency' command is executed.
23:46:46 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:46:46 INFO  : Context for 'APU' is selected.
23:46:46 INFO  : System reset is completed.
23:46:49 INFO  : 'after 3000' command is executed.
23:46:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:46:51 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:46:51 INFO  : Context for 'APU' is selected.
23:46:51 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:46:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:46:51 INFO  : Context for 'APU' is selected.
23:46:51 INFO  : 'ps7_init' command is executed.
23:46:51 INFO  : 'ps7_post_config' command is executed.
23:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:52 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:46:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:46:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:46:52 INFO  : Memory regions updated for context APU
23:46:52 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:48:29 INFO  : Disconnected from the channel tcfchan#3.
23:48:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:30 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:48:30 INFO  : 'jtag frequency' command is executed.
23:48:30 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:48:30 INFO  : Context for 'APU' is selected.
23:48:31 INFO  : System reset is completed.
23:48:34 INFO  : 'after 3000' command is executed.
23:48:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:48:35 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:48:35 INFO  : Context for 'APU' is selected.
23:48:35 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:48:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:35 INFO  : Context for 'APU' is selected.
23:48:36 INFO  : 'ps7_init' command is executed.
23:48:36 INFO  : 'ps7_post_config' command is executed.
23:48:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:37 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:37 INFO  : Memory regions updated for context APU
23:48:37 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:49:40 INFO  : Disconnected from the channel tcfchan#4.
23:49:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:41 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:49:41 INFO  : 'jtag frequency' command is executed.
23:49:41 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:49:41 INFO  : Context for 'APU' is selected.
23:49:41 INFO  : System reset is completed.
23:49:44 INFO  : 'after 3000' command is executed.
23:49:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:49:46 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:49:46 INFO  : Context for 'APU' is selected.
23:49:46 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:49:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:46 INFO  : Context for 'APU' is selected.
23:49:46 INFO  : 'ps7_init' command is executed.
23:49:46 INFO  : 'ps7_post_config' command is executed.
23:49:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:47 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:47 INFO  : Memory regions updated for context APU
23:49:47 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:50:43 INFO  : Disconnected from the channel tcfchan#5.
23:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:44 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:50:44 INFO  : 'jtag frequency' command is executed.
23:50:44 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:50:44 INFO  : Context for 'APU' is selected.
23:50:44 INFO  : System reset is completed.
23:50:47 INFO  : 'after 3000' command is executed.
23:50:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:50:49 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:50:49 INFO  : Context for 'APU' is selected.
23:50:49 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:50:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:49 INFO  : Context for 'APU' is selected.
23:50:50 INFO  : 'ps7_init' command is executed.
23:50:50 INFO  : 'ps7_post_config' command is executed.
23:50:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:50 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:50 INFO  : Memory regions updated for context APU
23:50:50 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:52:10 INFO  : Disconnected from the channel tcfchan#6.
23:52:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:11 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:52:11 INFO  : 'jtag frequency' command is executed.
23:52:11 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:52:11 INFO  : Context for 'APU' is selected.
23:52:11 INFO  : System reset is completed.
23:52:14 INFO  : 'after 3000' command is executed.
23:52:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:52:16 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:52:16 INFO  : Context for 'APU' is selected.
23:52:16 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:52:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:16 INFO  : Context for 'APU' is selected.
23:52:16 INFO  : 'ps7_init' command is executed.
23:52:16 INFO  : 'ps7_post_config' command is executed.
23:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:17 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:17 INFO  : Memory regions updated for context APU
23:52:17 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:17:30 INFO  : Disconnected from the channel tcfchan#7.
00:17:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:31 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:17:31 INFO  : 'jtag frequency' command is executed.
00:17:31 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:17:32 INFO  : Context for 'APU' is selected.
00:17:32 INFO  : System reset is completed.
00:17:35 INFO  : 'after 3000' command is executed.
00:17:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:17:36 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:17:36 INFO  : Context for 'APU' is selected.
00:17:36 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:17:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:36 INFO  : Context for 'APU' is selected.
00:17:37 INFO  : 'ps7_init' command is executed.
00:17:37 INFO  : 'ps7_post_config' command is executed.
00:17:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:37 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:37 INFO  : Memory regions updated for context APU
00:17:37 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:21:20 INFO  : Disconnected from the channel tcfchan#8.
00:21:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:21 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:21:21 INFO  : 'jtag frequency' command is executed.
00:21:21 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:21:21 INFO  : Context for 'APU' is selected.
00:21:21 INFO  : System reset is completed.
00:21:24 INFO  : 'after 3000' command is executed.
00:21:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:21:26 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:21:26 INFO  : Context for 'APU' is selected.
00:21:26 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:21:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:26 INFO  : Context for 'APU' is selected.
00:21:26 INFO  : 'ps7_init' command is executed.
00:21:27 INFO  : 'ps7_post_config' command is executed.
00:21:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:27 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:27 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:27 INFO  : Memory regions updated for context APU
00:21:27 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:22:06 INFO  : Disconnected from the channel tcfchan#9.
00:22:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:08 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:22:08 INFO  : 'jtag frequency' command is executed.
00:22:08 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:22:08 INFO  : Context for 'APU' is selected.
00:22:08 INFO  : System reset is completed.
00:22:11 INFO  : 'after 3000' command is executed.
00:22:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:22:12 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:22:12 INFO  : Context for 'APU' is selected.
00:22:12 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:22:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:12 INFO  : Context for 'APU' is selected.
00:22:13 INFO  : 'ps7_init' command is executed.
00:22:13 INFO  : 'ps7_post_config' command is executed.
00:22:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:14 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:14 INFO  : Memory regions updated for context APU
00:22:14 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:26:09 INFO  : Disconnected from the channel tcfchan#10.
22:31:07 INFO  : Registering command handlers for SDK TCF services
22:31:10 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:31:14 INFO  : XSCT server has started successfully.
22:31:20 INFO  : Successfully done setting XSCT server connection channel  
22:31:20 INFO  : Successfully done setting SDK workspace  
22:31:20 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:31:20 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
22:47:59 INFO  : Registering command handlers for SDK TCF services
22:48:02 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:48:06 INFO  : XSCT server has started successfully.
22:48:06 INFO  : Successfully done setting XSCT server connection channel  
22:48:12 INFO  : Successfully done setting SDK workspace  
22:48:12 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:48:12 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
22:48:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1558815017000,  Project:1558390689000
22:48:18 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:48:19 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
22:48:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:48:45 INFO  : Clearing existing target manager status.
22:48:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:48:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:00:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1558821399000,  Project:1558815017000
00:00:45 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:00:55 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
00:00:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:00:58 INFO  : Clearing existing target manager status.
00:00:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:00:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:19:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1558822731000,  Project:1558821399000
00:19:22 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:19:41 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
00:19:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:19:45 INFO  : Clearing existing target manager status.
00:19:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:19:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:28:21 INFO  : Registering command handlers for SDK TCF services
21:28:24 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
21:28:32 INFO  : XSCT server has started successfully.
21:29:10 INFO  : Successfully done setting XSCT server connection channel  
21:29:10 INFO  : Successfully done setting SDK workspace  
21:29:10 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
21:29:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
21:39:55 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:398)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:242)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:895)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:930)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:905)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1078)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:55)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:282)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:494)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:488)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:433)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem.handleWidgetSelection(AbstractContributionItem.java:454)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem$3.handleEvent(AbstractContributionItem.java:482)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
Caused by: java.lang.NullPointerException
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
21:40:24 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:398)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:242)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:895)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:930)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:905)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1078)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:55)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:282)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:494)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:488)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:433)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem.handleWidgetSelection(AbstractContributionItem.java:454)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem$3.handleEvent(AbstractContributionItem.java:482)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
Caused by: java.lang.NullPointerException
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
22:19:08 INFO  : Registering command handlers for SDK TCF services
22:19:10 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:19:13 INFO  : XSCT server has started successfully.
22:19:13 INFO  : Successfully done setting XSCT server connection channel  
22:19:13 INFO  : Successfully done setting SDK workspace  
22:19:13 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:19:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
22:19:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1558901890000,  Project:1558822731000
22:19:16 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:19:16 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
22:19:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:19:21 INFO  : Clearing existing target manager status.
22:19:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:19:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:25:27 INFO  : Saving hardware specification preferences.
22:25:27 INFO  : Starting the monitor for source hardware specification changes.
22:25:27 INFO  : Saving repository preferences.
22:25:27 INFO  : Saving BSP preferences.
22:25:27 INFO  : Saving flash programming preferences.
22:42:48 INFO  : No changes in MSS file content so not generating sources.
22:36:17 INFO  : Registering command handlers for SDK TCF services
22:36:20 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:36:31 INFO  : XSCT server has started successfully.
22:36:31 INFO  : Successfully done setting XSCT server connection channel  
22:37:03 INFO  : Successfully done setting SDK workspace  
22:37:03 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:37:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
22:42:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:48 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:42:48 INFO  : 'jtag frequency' command is executed.
22:42:48 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:42:49 INFO  : Context for 'APU' is selected.
22:42:49 INFO  : System reset is completed.
22:42:52 INFO  : 'after 3000' command is executed.
22:42:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:42:53 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:42:53 INFO  : Context for 'APU' is selected.
22:42:53 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:42:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:53 INFO  : Context for 'APU' is selected.
22:42:54 INFO  : 'ps7_init' command is executed.
22:42:54 INFO  : 'ps7_post_config' command is executed.
22:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:55 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:55 INFO  : Memory regions updated for context APU
22:42:55 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:27:08 INFO  : Disconnected from the channel tcfchan#1.
22:22:31 INFO  : Registering command handlers for SDK TCF services
22:22:36 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:22:40 INFO  : XSCT server has started successfully.
22:22:45 INFO  : Successfully done setting XSCT server connection channel  
22:22:45 INFO  : Successfully done setting SDK workspace  
22:22:45 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:22:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
22:26:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1559074795000,  Project:1558901890000
22:26:24 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:26:30 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
22:26:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:26:58 INFO  : 
22:26:59 INFO  : 
22:26:59 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
22:27:00 INFO  : Clearing existing target manager status.
22:27:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:27:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:31:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:48 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:31:48 INFO  : 'jtag frequency' command is executed.
22:31:48 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:31:48 INFO  : Context for 'APU' is selected.
22:31:48 INFO  : System reset is completed.
22:31:51 INFO  : 'after 3000' command is executed.
22:31:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:31:52 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:31:53 INFO  : Context for 'APU' is selected.
22:31:53 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:31:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:53 INFO  : Context for 'APU' is selected.
22:31:53 INFO  : 'ps7_init' command is executed.
22:31:53 INFO  : 'ps7_post_config' command is executed.
22:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:54 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:54 INFO  : Memory regions updated for context APU
22:31:54 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:53:41 INFO  : Disconnected from the channel tcfchan#1.
22:53:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:43 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:53:43 INFO  : 'jtag frequency' command is executed.
22:53:43 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:53:43 INFO  : Context for 'APU' is selected.
22:53:43 INFO  : System reset is completed.
22:53:46 INFO  : 'after 3000' command is executed.
22:53:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:53:47 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:53:47 INFO  : Context for 'APU' is selected.
22:53:47 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:53:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:47 INFO  : Context for 'APU' is selected.
22:53:48 INFO  : 'ps7_init' command is executed.
22:53:48 INFO  : 'ps7_post_config' command is executed.
22:53:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:49 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:49 INFO  : Memory regions updated for context APU
22:53:49 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:54:39 INFO  : Disconnected from the channel tcfchan#2.
22:54:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:40 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:54:40 INFO  : 'jtag frequency' command is executed.
22:54:40 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:54:41 INFO  : Context for 'APU' is selected.
22:54:41 INFO  : System reset is completed.
22:54:44 INFO  : 'after 3000' command is executed.
22:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:54:45 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:54:45 INFO  : Context for 'APU' is selected.
22:54:45 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:54:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:45 INFO  : Context for 'APU' is selected.
22:54:46 INFO  : 'ps7_init' command is executed.
22:54:46 INFO  : 'ps7_post_config' command is executed.
22:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:47 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:47 INFO  : Memory regions updated for context APU
22:54:47 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:58:08 INFO  : Disconnected from the channel tcfchan#3.
22:58:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:09 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:58:09 INFO  : 'jtag frequency' command is executed.
22:58:09 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:58:09 INFO  : Context for 'APU' is selected.
22:58:10 INFO  : System reset is completed.
22:58:13 INFO  : 'after 3000' command is executed.
22:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:58:14 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:58:14 INFO  : Context for 'APU' is selected.
22:58:14 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:58:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:14 INFO  : Context for 'APU' is selected.
22:58:15 INFO  : 'ps7_init' command is executed.
22:58:15 INFO  : 'ps7_post_config' command is executed.
22:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:15 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:58:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:58:15 INFO  : Memory regions updated for context APU
22:58:15 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:59:51 INFO  : Disconnected from the channel tcfchan#4.
22:59:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:52 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:59:52 INFO  : 'jtag frequency' command is executed.
22:59:52 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:59:52 INFO  : Context for 'APU' is selected.
22:59:52 INFO  : System reset is completed.
22:59:55 INFO  : 'after 3000' command is executed.
22:59:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:59:57 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:59:57 INFO  : Context for 'APU' is selected.
22:59:57 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:59:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:57 INFO  : Context for 'APU' is selected.
22:59:58 INFO  : 'ps7_init' command is executed.
22:59:58 INFO  : 'ps7_post_config' command is executed.
22:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:58 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:58 INFO  : Memory regions updated for context APU
22:59:58 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:03:34 INFO  : Disconnected from the channel tcfchan#5.
23:03:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:35 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:03:35 INFO  : 'jtag frequency' command is executed.
23:03:35 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:03:36 INFO  : Context for 'APU' is selected.
23:03:36 INFO  : System reset is completed.
23:03:39 INFO  : 'after 3000' command is executed.
23:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:03:40 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:03:40 INFO  : Context for 'APU' is selected.
23:03:40 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:03:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:40 INFO  : Context for 'APU' is selected.
23:03:41 INFO  : 'ps7_init' command is executed.
23:03:41 INFO  : 'ps7_post_config' command is executed.
23:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:42 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:42 INFO  : Memory regions updated for context APU
23:03:42 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:06:00 INFO  : Disconnected from the channel tcfchan#6.
23:06:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:01 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:06:01 INFO  : 'jtag frequency' command is executed.
23:06:01 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:06:01 INFO  : Context for 'APU' is selected.
23:06:01 INFO  : System reset is completed.
23:06:04 INFO  : 'after 3000' command is executed.
23:06:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:06:06 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:06:06 INFO  : Context for 'APU' is selected.
23:06:06 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:06:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:06 INFO  : Context for 'APU' is selected.
23:06:06 INFO  : 'ps7_init' command is executed.
23:06:06 INFO  : 'ps7_post_config' command is executed.
23:06:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:07 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:07 INFO  : Memory regions updated for context APU
23:06:07 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:08:19 INFO  : Disconnected from the channel tcfchan#7.
23:08:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:20 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:08:20 INFO  : 'jtag frequency' command is executed.
23:08:20 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:08:20 INFO  : Context for 'APU' is selected.
23:08:21 INFO  : System reset is completed.
23:08:24 INFO  : 'after 3000' command is executed.
23:08:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:08:25 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:08:25 INFO  : Context for 'APU' is selected.
23:08:25 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:08:25 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:25 INFO  : Context for 'APU' is selected.
23:08:26 INFO  : 'ps7_init' command is executed.
23:08:26 INFO  : 'ps7_post_config' command is executed.
23:08:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:27 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:27 INFO  : Memory regions updated for context APU
23:08:27 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:09:42 INFO  : Disconnected from the channel tcfchan#8.
23:09:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:44 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:09:44 INFO  : 'jtag frequency' command is executed.
23:09:44 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:09:44 INFO  : Context for 'APU' is selected.
23:09:44 INFO  : System reset is completed.
23:09:47 INFO  : 'after 3000' command is executed.
23:09:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:09:48 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:09:48 INFO  : Context for 'APU' is selected.
23:09:48 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:09:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:48 INFO  : Context for 'APU' is selected.
23:09:49 INFO  : 'ps7_init' command is executed.
23:09:49 INFO  : 'ps7_post_config' command is executed.
23:09:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:50 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:50 INFO  : Memory regions updated for context APU
23:09:50 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:21:01 INFO  : Disconnected from the channel tcfchan#9.
23:21:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:02 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:21:02 INFO  : 'jtag frequency' command is executed.
23:21:02 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:21:02 INFO  : Context for 'APU' is selected.
23:21:03 INFO  : System reset is completed.
23:21:06 INFO  : 'after 3000' command is executed.
23:21:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:21:07 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:21:07 INFO  : Context for 'APU' is selected.
23:21:07 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:21:07 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:07 INFO  : Context for 'APU' is selected.
23:21:08 INFO  : 'ps7_init' command is executed.
23:21:08 INFO  : 'ps7_post_config' command is executed.
23:21:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:09 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:09 INFO  : Memory regions updated for context APU
23:21:09 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:22:56 INFO  : Disconnected from the channel tcfchan#10.
23:22:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:57 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:22:57 INFO  : 'jtag frequency' command is executed.
23:22:57 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:22:57 INFO  : Context for 'APU' is selected.
23:22:57 INFO  : System reset is completed.
23:23:00 INFO  : 'after 3000' command is executed.
23:23:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:23:01 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:23:02 INFO  : Context for 'APU' is selected.
23:23:02 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:23:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:02 INFO  : Context for 'APU' is selected.
23:23:02 INFO  : 'ps7_init' command is executed.
23:23:02 INFO  : 'ps7_post_config' command is executed.
23:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:03 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:03 INFO  : Memory regions updated for context APU
23:23:03 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:24:29 INFO  : Disconnected from the channel tcfchan#11.
23:24:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:30 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:24:30 INFO  : 'jtag frequency' command is executed.
23:24:30 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:24:30 INFO  : Context for 'APU' is selected.
23:24:31 INFO  : System reset is completed.
23:24:34 INFO  : 'after 3000' command is executed.
23:24:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:24:35 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:24:35 INFO  : Context for 'APU' is selected.
23:24:35 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:24:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:35 INFO  : Context for 'APU' is selected.
23:24:36 INFO  : 'ps7_init' command is executed.
23:24:36 INFO  : 'ps7_post_config' command is executed.
23:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:37 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:37 INFO  : Memory regions updated for context APU
23:24:37 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:25:58 INFO  : Disconnected from the channel tcfchan#12.
23:25:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:59 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:25:59 INFO  : 'jtag frequency' command is executed.
23:25:59 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:25:59 INFO  : Context for 'APU' is selected.
23:25:59 INFO  : System reset is completed.
23:26:02 INFO  : 'after 3000' command is executed.
23:26:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:26:04 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:26:04 INFO  : Context for 'APU' is selected.
23:26:04 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:26:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:04 INFO  : Context for 'APU' is selected.
23:26:04 INFO  : 'ps7_init' command is executed.
23:26:04 INFO  : 'ps7_post_config' command is executed.
23:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:05 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:05 INFO  : Memory regions updated for context APU
23:26:05 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:34:28 INFO  : Disconnected from the channel tcfchan#13.
23:34:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:30 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:34:30 INFO  : 'jtag frequency' command is executed.
23:34:30 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:34:30 INFO  : Context for 'APU' is selected.
23:34:30 INFO  : System reset is completed.
23:34:33 INFO  : 'after 3000' command is executed.
23:34:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:34:34 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:34:34 INFO  : Context for 'APU' is selected.
23:34:34 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:34:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:34 INFO  : Context for 'APU' is selected.
23:34:35 INFO  : 'ps7_init' command is executed.
23:34:35 INFO  : 'ps7_post_config' command is executed.
23:34:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:36 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:36 INFO  : Memory regions updated for context APU
23:34:36 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:34:42 INFO  : Disconnected from the channel tcfchan#14.
23:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:43 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:34:43 INFO  : 'jtag frequency' command is executed.
23:34:43 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:34:43 INFO  : Context for 'APU' is selected.
23:34:44 INFO  : System reset is completed.
23:34:47 INFO  : 'after 3000' command is executed.
23:34:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:34:48 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:34:48 INFO  : Context for 'APU' is selected.
23:34:48 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:34:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:48 INFO  : Context for 'APU' is selected.
23:34:49 INFO  : 'ps7_init' command is executed.
23:34:49 INFO  : 'ps7_post_config' command is executed.
23:34:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:50 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:50 INFO  : Memory regions updated for context APU
23:34:50 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:37:56 INFO  : Disconnected from the channel tcfchan#15.
23:37:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:57 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:37:57 INFO  : 'jtag frequency' command is executed.
23:37:57 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:37:57 INFO  : Context for 'APU' is selected.
23:37:57 INFO  : System reset is completed.
23:38:00 INFO  : 'after 3000' command is executed.
23:38:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:38:02 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:38:02 INFO  : Context for 'APU' is selected.
23:38:02 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:38:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:02 INFO  : Context for 'APU' is selected.
23:38:03 INFO  : 'ps7_init' command is executed.
23:38:03 INFO  : 'ps7_post_config' command is executed.
23:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:03 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:03 INFO  : Memory regions updated for context APU
23:38:03 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:48:40 INFO  : Disconnected from the channel tcfchan#16.
23:48:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:41 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:48:41 INFO  : 'jtag frequency' command is executed.
23:48:41 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:48:41 INFO  : Context for 'APU' is selected.
23:48:42 INFO  : System reset is completed.
23:48:45 INFO  : 'after 3000' command is executed.
23:48:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:48:46 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:48:46 INFO  : Context for 'APU' is selected.
23:48:46 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:48:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:46 INFO  : Context for 'APU' is selected.
23:48:47 INFO  : 'ps7_init' command is executed.
23:48:47 INFO  : 'ps7_post_config' command is executed.
23:48:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:48 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:48 INFO  : Memory regions updated for context APU
23:48:48 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:53:14 INFO  : Disconnected from the channel tcfchan#17.
23:44:03 INFO  : Registering command handlers for SDK TCF services
23:44:07 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:44:16 INFO  : XSCT server has started successfully.
23:45:04 INFO  : Successfully done setting XSCT server connection channel  
23:45:04 INFO  : Successfully done setting SDK workspace  
23:45:04 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:45:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
23:46:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1559165531000,  Project:1559074795000
23:46:57 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:47:01 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
23:47:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:47:09 INFO  : 
23:47:10 INFO  : 
23:47:11 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
23:47:11 INFO  : Clearing existing target manager status.
23:47:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:47:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:27:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:59 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:27:59 INFO  : 'jtag frequency' command is executed.
00:27:59 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:27:59 INFO  : Context for 'APU' is selected.
00:27:59 INFO  : System reset is completed.
00:28:02 INFO  : 'after 3000' command is executed.
00:28:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:28:04 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:28:04 INFO  : Context for 'APU' is selected.
00:28:04 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:28:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:04 INFO  : Context for 'APU' is selected.
00:28:05 INFO  : 'ps7_init' command is executed.
00:28:05 INFO  : 'ps7_post_config' command is executed.
00:28:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:05 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:05 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:06 INFO  : Memory regions updated for context APU
00:28:06 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:38:45 INFO  : Disconnected from the channel tcfchan#1.
22:34:34 INFO  : Registering command handlers for SDK TCF services
22:34:38 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:34:42 INFO  : XSCT server has started successfully.
22:34:51 INFO  : Successfully done setting XSCT server connection channel  
22:34:51 INFO  : Successfully done setting SDK workspace  
22:34:51 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:34:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
22:34:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1559853094000,  Project:1559165531000
22:34:57 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:34:59 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
22:35:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:35:22 INFO  : 
22:35:23 INFO  : 
22:35:24 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
22:35:24 INFO  : Clearing existing target manager status.
22:35:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:35:26 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:48:49 INFO  : Registering command handlers for SDK TCF services
15:48:52 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
15:49:04 INFO  : XSCT server has started successfully.
15:49:04 INFO  : Successfully done setting XSCT server connection channel  
15:49:44 INFO  : Successfully done setting SDK workspace  
15:49:44 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
15:49:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
21:10:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:11 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:10:11 INFO  : 'jtag frequency' command is executed.
21:10:11 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:10:11 INFO  : Context for 'APU' is selected.
21:10:11 INFO  : System reset is completed.
21:10:14 INFO  : 'after 3000' command is executed.
21:10:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:10:16 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:10:16 INFO  : Context for 'APU' is selected.
21:10:16 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:10:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:16 INFO  : Context for 'APU' is selected.
21:10:16 INFO  : 'ps7_init' command is executed.
21:10:16 INFO  : 'ps7_post_config' command is executed.
21:10:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:17 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:17 INFO  : Memory regions updated for context APU
21:10:17 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:11:10 INFO  : Disconnected from the channel tcfchan#1.
21:11:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:12 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:11:12 INFO  : 'jtag frequency' command is executed.
21:11:12 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:11:12 INFO  : Context for 'APU' is selected.
21:11:12 INFO  : System reset is completed.
21:11:15 INFO  : 'after 3000' command is executed.
21:11:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:11:16 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:11:16 INFO  : Context for 'APU' is selected.
21:11:18 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:11:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:18 INFO  : Context for 'APU' is selected.
21:11:19 INFO  : 'ps7_init' command is executed.
21:11:19 INFO  : 'ps7_post_config' command is executed.
21:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:20 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:20 INFO  : Memory regions updated for context APU
21:11:20 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:17:07 INFO  : Disconnected from the channel tcfchan#2.
21:17:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:08 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:17:08 INFO  : 'jtag frequency' command is executed.
21:17:08 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:17:08 INFO  : Context for 'APU' is selected.
21:17:08 INFO  : System reset is completed.
21:17:11 INFO  : 'after 3000' command is executed.
21:17:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:17:13 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:17:13 INFO  : Context for 'APU' is selected.
21:17:13 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:17:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:13 INFO  : Context for 'APU' is selected.
21:17:13 INFO  : 'ps7_init' command is executed.
21:17:13 INFO  : 'ps7_post_config' command is executed.
21:17:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:14 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:14 INFO  : Memory regions updated for context APU
21:17:14 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:21:25 INFO  : Disconnected from the channel tcfchan#3.
21:21:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:26 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:21:26 INFO  : 'jtag frequency' command is executed.
21:21:26 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:21:27 INFO  : Context for 'APU' is selected.
21:21:27 INFO  : System reset is completed.
21:21:30 INFO  : 'after 3000' command is executed.
21:21:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:21:31 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:21:31 INFO  : Context for 'APU' is selected.
21:21:31 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:21:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:31 INFO  : Context for 'APU' is selected.
21:21:32 INFO  : 'ps7_init' command is executed.
21:21:32 INFO  : 'ps7_post_config' command is executed.
21:21:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:33 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:33 INFO  : Memory regions updated for context APU
21:21:33 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:22:34 INFO  : Disconnected from the channel tcfchan#4.
21:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:35 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:22:35 INFO  : 'jtag frequency' command is executed.
21:22:35 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:22:35 INFO  : Context for 'APU' is selected.
21:22:36 INFO  : System reset is completed.
21:22:39 INFO  : 'after 3000' command is executed.
21:22:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:22:40 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:22:40 INFO  : Context for 'APU' is selected.
21:22:40 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:22:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:40 INFO  : Context for 'APU' is selected.
21:22:41 INFO  : 'ps7_init' command is executed.
21:22:41 INFO  : 'ps7_post_config' command is executed.
21:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:42 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:42 INFO  : Memory regions updated for context APU
21:22:42 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:24:16 INFO  : Disconnected from the channel tcfchan#5.
21:24:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:17 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:24:17 INFO  : 'jtag frequency' command is executed.
21:24:17 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:24:17 INFO  : Context for 'APU' is selected.
21:24:18 INFO  : System reset is completed.
21:24:21 INFO  : 'after 3000' command is executed.
21:24:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:24:22 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:24:22 INFO  : Context for 'APU' is selected.
21:24:22 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:24:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:22 INFO  : Context for 'APU' is selected.
21:24:23 INFO  : 'ps7_init' command is executed.
21:24:23 INFO  : 'ps7_post_config' command is executed.
21:24:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:23 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:23 INFO  : Memory regions updated for context APU
21:24:23 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:25:30 INFO  : Disconnected from the channel tcfchan#6.
21:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:31 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:25:31 INFO  : 'jtag frequency' command is executed.
21:25:31 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:25:31 INFO  : Context for 'APU' is selected.
21:25:31 INFO  : System reset is completed.
21:25:34 INFO  : 'after 3000' command is executed.
21:25:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:25:36 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:25:36 INFO  : Context for 'APU' is selected.
21:25:36 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:25:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:36 INFO  : Context for 'APU' is selected.
21:25:37 INFO  : 'ps7_init' command is executed.
21:25:37 INFO  : 'ps7_post_config' command is executed.
21:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:37 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:37 INFO  : Memory regions updated for context APU
21:25:37 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:28:57 INFO  : Disconnected from the channel tcfchan#7.
21:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:58 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:28:58 INFO  : 'jtag frequency' command is executed.
21:28:58 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:28:58 INFO  : Context for 'APU' is selected.
21:28:59 INFO  : System reset is completed.
21:29:02 INFO  : 'after 3000' command is executed.
21:29:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:29:03 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:29:03 INFO  : Context for 'APU' is selected.
21:29:03 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:29:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:03 INFO  : Context for 'APU' is selected.
21:29:04 INFO  : 'ps7_init' command is executed.
21:29:04 INFO  : 'ps7_post_config' command is executed.
21:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:05 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:05 INFO  : Memory regions updated for context APU
21:29:05 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:32:26 INFO  : Disconnected from the channel tcfchan#8.
21:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:27 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:32:27 INFO  : 'jtag frequency' command is executed.
21:32:27 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:32:27 INFO  : Context for 'APU' is selected.
21:32:27 INFO  : System reset is completed.
21:32:30 INFO  : 'after 3000' command is executed.
21:32:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:32:32 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:32:32 INFO  : Context for 'APU' is selected.
21:32:32 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:32:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:32 INFO  : Context for 'APU' is selected.
21:32:33 INFO  : 'ps7_init' command is executed.
21:32:33 INFO  : 'ps7_post_config' command is executed.
21:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:33 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:34 INFO  : Memory regions updated for context APU
21:32:34 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:35:24 INFO  : Disconnected from the channel tcfchan#9.
21:35:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:25 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:35:25 INFO  : 'jtag frequency' command is executed.
21:35:25 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:35:25 INFO  : Context for 'APU' is selected.
21:35:25 INFO  : System reset is completed.
21:35:28 INFO  : 'after 3000' command is executed.
21:35:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:35:30 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:35:30 INFO  : Context for 'APU' is selected.
21:35:30 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:35:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:30 INFO  : Context for 'APU' is selected.
21:35:31 INFO  : 'ps7_init' command is executed.
21:35:31 INFO  : 'ps7_post_config' command is executed.
21:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:31 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:31 INFO  : Memory regions updated for context APU
21:35:31 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:37:20 INFO  : Disconnected from the channel tcfchan#10.
21:37:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:22 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:37:22 INFO  : 'jtag frequency' command is executed.
21:37:22 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:37:22 INFO  : Context for 'APU' is selected.
21:37:22 INFO  : System reset is completed.
21:37:25 INFO  : 'after 3000' command is executed.
21:37:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:37:26 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:37:26 INFO  : Context for 'APU' is selected.
21:37:26 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:37:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:26 INFO  : Context for 'APU' is selected.
21:37:27 INFO  : 'ps7_init' command is executed.
21:37:27 INFO  : 'ps7_post_config' command is executed.
21:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:28 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:28 INFO  : Memory regions updated for context APU
21:37:28 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:38:17 INFO  : Disconnected from the channel tcfchan#11.
21:38:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:18 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:38:18 INFO  : 'jtag frequency' command is executed.
21:38:18 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:38:18 INFO  : Context for 'APU' is selected.
21:38:18 INFO  : System reset is completed.
21:38:21 INFO  : 'after 3000' command is executed.
21:38:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:38:22 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:38:23 INFO  : Context for 'APU' is selected.
21:38:23 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:38:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:23 INFO  : Context for 'APU' is selected.
21:38:23 INFO  : 'ps7_init' command is executed.
21:38:23 INFO  : 'ps7_post_config' command is executed.
21:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:24 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:24 INFO  : Memory regions updated for context APU
21:38:24 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:39:08 INFO  : Disconnected from the channel tcfchan#12.
21:39:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:09 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:39:09 INFO  : 'jtag frequency' command is executed.
21:39:09 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:39:09 INFO  : Context for 'APU' is selected.
21:39:09 INFO  : System reset is completed.
21:39:12 INFO  : 'after 3000' command is executed.
21:39:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:39:14 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:39:14 INFO  : Context for 'APU' is selected.
21:39:14 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:39:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:14 INFO  : Context for 'APU' is selected.
21:39:14 INFO  : 'ps7_init' command is executed.
21:39:14 INFO  : 'ps7_post_config' command is executed.
21:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:15 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:15 INFO  : Memory regions updated for context APU
21:39:15 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:39:37 INFO  : Disconnected from the channel tcfchan#13.
21:39:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:38 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:39:38 INFO  : 'jtag frequency' command is executed.
21:39:38 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:39:38 INFO  : Context for 'APU' is selected.
21:39:38 INFO  : System reset is completed.
21:39:41 INFO  : 'after 3000' command is executed.
21:39:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:39:42 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:39:42 INFO  : Context for 'APU' is selected.
21:39:42 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:39:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:42 INFO  : Context for 'APU' is selected.
21:39:43 INFO  : 'ps7_init' command is executed.
21:39:43 INFO  : 'ps7_post_config' command is executed.
21:39:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:44 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:44 INFO  : Memory regions updated for context APU
21:39:44 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:41:23 INFO  : Disconnected from the channel tcfchan#14.
21:41:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:24 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:41:24 INFO  : 'jtag frequency' command is executed.
21:41:24 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:41:24 INFO  : Context for 'APU' is selected.
21:41:24 INFO  : System reset is completed.
21:41:27 INFO  : 'after 3000' command is executed.
21:41:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:41:29 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:41:29 INFO  : Context for 'APU' is selected.
21:41:29 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:41:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:29 INFO  : Context for 'APU' is selected.
21:41:29 INFO  : 'ps7_init' command is executed.
21:41:29 INFO  : 'ps7_post_config' command is executed.
21:41:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:30 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:30 INFO  : Memory regions updated for context APU
21:41:30 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:42:36 INFO  : Disconnected from the channel tcfchan#15.
21:42:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:37 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:42:37 INFO  : 'jtag frequency' command is executed.
21:42:37 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:42:37 INFO  : Context for 'APU' is selected.
21:42:37 INFO  : System reset is completed.
21:42:40 INFO  : 'after 3000' command is executed.
21:42:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:42:42 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:42:42 INFO  : Context for 'APU' is selected.
21:42:42 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:42:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:42 INFO  : Context for 'APU' is selected.
21:42:43 INFO  : 'ps7_init' command is executed.
21:42:43 INFO  : 'ps7_post_config' command is executed.
21:42:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:43 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:43 INFO  : Memory regions updated for context APU
21:42:43 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:44:10 INFO  : Disconnected from the channel tcfchan#16.
21:44:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:12 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:44:12 INFO  : 'jtag frequency' command is executed.
21:44:12 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:44:12 INFO  : Context for 'APU' is selected.
21:44:12 INFO  : System reset is completed.
21:44:15 INFO  : 'after 3000' command is executed.
21:44:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:44:16 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:44:16 INFO  : Context for 'APU' is selected.
21:44:16 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:44:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:16 INFO  : Context for 'APU' is selected.
21:44:17 INFO  : 'ps7_init' command is executed.
21:44:17 INFO  : 'ps7_post_config' command is executed.
21:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:18 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:18 INFO  : Memory regions updated for context APU
21:44:18 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:47:11 INFO  : Disconnected from the channel tcfchan#17.
21:47:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:12 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:47:12 INFO  : 'jtag frequency' command is executed.
21:47:12 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:47:12 INFO  : Context for 'APU' is selected.
21:47:12 INFO  : System reset is completed.
21:47:15 INFO  : 'after 3000' command is executed.
21:47:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:47:17 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:47:17 INFO  : Context for 'APU' is selected.
21:47:17 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:47:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:17 INFO  : Context for 'APU' is selected.
21:47:17 INFO  : 'ps7_init' command is executed.
21:47:17 INFO  : 'ps7_post_config' command is executed.
21:47:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:18 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:18 INFO  : Memory regions updated for context APU
21:47:18 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:48:43 INFO  : Disconnected from the channel tcfchan#18.
21:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:45 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:48:45 INFO  : 'jtag frequency' command is executed.
21:48:45 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:48:45 INFO  : Context for 'APU' is selected.
21:48:45 INFO  : System reset is completed.
21:48:48 INFO  : 'after 3000' command is executed.
21:48:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:48:49 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:48:49 INFO  : Context for 'APU' is selected.
21:48:49 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:48:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:49 INFO  : Context for 'APU' is selected.
21:48:50 INFO  : 'ps7_init' command is executed.
21:48:50 INFO  : 'ps7_post_config' command is executed.
21:48:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:51 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:51 INFO  : Memory regions updated for context APU
21:48:51 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:49:31 INFO  : Disconnected from the channel tcfchan#19.
21:49:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:32 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:49:32 INFO  : 'jtag frequency' command is executed.
21:49:32 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:49:32 INFO  : Context for 'APU' is selected.
21:49:32 INFO  : System reset is completed.
21:49:35 INFO  : 'after 3000' command is executed.
21:49:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:49:37 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:49:37 INFO  : Context for 'APU' is selected.
21:49:37 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:49:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:37 INFO  : Context for 'APU' is selected.
21:49:37 INFO  : 'ps7_init' command is executed.
21:49:37 INFO  : 'ps7_post_config' command is executed.
21:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:38 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:38 INFO  : Memory regions updated for context APU
21:49:38 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:51:28 INFO  : Disconnected from the channel tcfchan#20.
21:51:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:29 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:51:29 INFO  : 'jtag frequency' command is executed.
21:51:29 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:51:29 INFO  : Context for 'APU' is selected.
21:51:30 INFO  : System reset is completed.
21:51:33 INFO  : 'after 3000' command is executed.
21:51:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:51:34 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:51:34 INFO  : Context for 'APU' is selected.
21:51:34 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:51:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:34 INFO  : Context for 'APU' is selected.
21:51:35 INFO  : 'ps7_init' command is executed.
21:51:35 INFO  : 'ps7_post_config' command is executed.
21:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:36 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:36 INFO  : Memory regions updated for context APU
21:51:36 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:52:21 INFO  : Disconnected from the channel tcfchan#21.
21:52:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:23 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:52:23 INFO  : 'jtag frequency' command is executed.
21:52:23 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:52:23 INFO  : Context for 'APU' is selected.
21:52:23 INFO  : System reset is completed.
21:52:26 INFO  : 'after 3000' command is executed.
21:52:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:52:27 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:52:27 INFO  : Context for 'APU' is selected.
21:52:27 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:52:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:27 INFO  : Context for 'APU' is selected.
21:52:28 INFO  : 'ps7_init' command is executed.
21:52:28 INFO  : 'ps7_post_config' command is executed.
21:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:29 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:29 INFO  : Memory regions updated for context APU
21:52:29 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:53:48 INFO  : Disconnected from the channel tcfchan#22.
21:53:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:49 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:53:49 INFO  : 'jtag frequency' command is executed.
21:53:49 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:53:49 INFO  : Context for 'APU' is selected.
21:53:49 INFO  : System reset is completed.
21:53:52 INFO  : 'after 3000' command is executed.
21:53:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:53:54 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:53:54 INFO  : Context for 'APU' is selected.
21:53:54 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:53:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:54 INFO  : Context for 'APU' is selected.
21:53:54 INFO  : 'ps7_init' command is executed.
21:53:54 INFO  : 'ps7_post_config' command is executed.
21:53:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:55 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:55 INFO  : Memory regions updated for context APU
21:53:55 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:55:58 INFO  : Disconnected from the channel tcfchan#23.
21:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:59 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:55:59 INFO  : 'jtag frequency' command is executed.
21:55:59 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:55:59 INFO  : Context for 'APU' is selected.
21:55:59 INFO  : System reset is completed.
21:56:02 INFO  : 'after 3000' command is executed.
21:56:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:56:04 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:56:04 INFO  : Context for 'APU' is selected.
21:56:04 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:56:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:04 INFO  : Context for 'APU' is selected.
21:56:04 INFO  : 'ps7_init' command is executed.
21:56:04 INFO  : 'ps7_post_config' command is executed.
21:56:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:05 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:05 INFO  : Memory regions updated for context APU
21:56:05 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:57:03 INFO  : Disconnected from the channel tcfchan#24.
21:57:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:04 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:57:04 INFO  : 'jtag frequency' command is executed.
21:57:04 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:57:04 INFO  : Context for 'APU' is selected.
21:57:05 INFO  : System reset is completed.
21:57:08 INFO  : 'after 3000' command is executed.
21:57:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:57:09 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:57:09 INFO  : Context for 'APU' is selected.
21:57:09 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:57:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:09 INFO  : Context for 'APU' is selected.
21:57:10 INFO  : 'ps7_init' command is executed.
21:57:10 INFO  : 'ps7_post_config' command is executed.
21:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:11 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:11 INFO  : Memory regions updated for context APU
21:57:11 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:57:48 INFO  : Disconnected from the channel tcfchan#25.
21:57:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:49 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:57:49 INFO  : 'jtag frequency' command is executed.
21:57:49 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:57:49 INFO  : Context for 'APU' is selected.
21:57:49 INFO  : System reset is completed.
21:57:52 INFO  : 'after 3000' command is executed.
21:57:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:57:54 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:57:54 INFO  : Context for 'APU' is selected.
21:57:54 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:57:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:54 INFO  : Context for 'APU' is selected.
21:57:54 INFO  : 'ps7_init' command is executed.
21:57:54 INFO  : 'ps7_post_config' command is executed.
21:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:55 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:55 INFO  : Memory regions updated for context APU
21:57:55 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:58:31 INFO  : Disconnected from the channel tcfchan#26.
21:58:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:32 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:58:32 INFO  : 'jtag frequency' command is executed.
21:58:32 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
21:58:32 INFO  : Context for 'APU' is selected.
21:58:32 INFO  : System reset is completed.
21:58:35 INFO  : 'after 3000' command is executed.
21:58:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:58:37 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
21:58:37 INFO  : Context for 'APU' is selected.
21:58:37 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
21:58:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:37 INFO  : Context for 'APU' is selected.
21:58:38 INFO  : 'ps7_init' command is executed.
21:58:38 INFO  : 'ps7_post_config' command is executed.
21:58:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:38 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:38 INFO  : Memory regions updated for context APU
21:58:38 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:05:33 INFO  : Disconnected from the channel tcfchan#27.
22:05:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:34 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:05:34 INFO  : 'jtag frequency' command is executed.
22:05:34 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:05:34 INFO  : Context for 'APU' is selected.
22:05:34 INFO  : System reset is completed.
22:05:37 INFO  : 'after 3000' command is executed.
22:05:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:05:39 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:05:39 INFO  : Context for 'APU' is selected.
22:05:39 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:05:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:39 INFO  : Context for 'APU' is selected.
22:05:39 INFO  : 'ps7_init' command is executed.
22:05:39 INFO  : 'ps7_post_config' command is executed.
22:05:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:40 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:40 INFO  : Memory regions updated for context APU
22:05:40 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:07:25 INFO  : Disconnected from the channel tcfchan#28.
22:07:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:27 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:07:27 INFO  : 'jtag frequency' command is executed.
22:07:27 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:07:27 INFO  : Context for 'APU' is selected.
22:07:27 INFO  : System reset is completed.
22:07:30 INFO  : 'after 3000' command is executed.
22:07:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:07:31 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:07:31 INFO  : Context for 'APU' is selected.
22:07:31 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:07:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:31 INFO  : Context for 'APU' is selected.
22:07:32 INFO  : 'ps7_init' command is executed.
22:07:32 INFO  : 'ps7_post_config' command is executed.
22:07:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:33 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:33 INFO  : Memory regions updated for context APU
22:07:33 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:09:57 INFO  : Disconnected from the channel tcfchan#29.
22:09:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:58 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:09:58 INFO  : 'jtag frequency' command is executed.
22:09:58 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:09:58 INFO  : Context for 'APU' is selected.
22:09:59 INFO  : System reset is completed.
22:10:02 INFO  : 'after 3000' command is executed.
22:10:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:10:03 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:10:03 INFO  : Context for 'APU' is selected.
22:10:03 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:10:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:03 INFO  : Context for 'APU' is selected.
22:10:04 INFO  : 'ps7_init' command is executed.
22:10:04 INFO  : 'ps7_post_config' command is executed.
22:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:05 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:05 INFO  : Memory regions updated for context APU
22:10:05 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:11:22 INFO  : Disconnected from the channel tcfchan#30.
22:11:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:23 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:11:23 INFO  : 'jtag frequency' command is executed.
22:11:23 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:11:23 INFO  : Context for 'APU' is selected.
22:11:23 INFO  : System reset is completed.
22:11:26 INFO  : 'after 3000' command is executed.
22:11:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:11:28 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:11:28 INFO  : Context for 'APU' is selected.
22:11:28 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:11:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:28 INFO  : Context for 'APU' is selected.
22:11:28 INFO  : 'ps7_init' command is executed.
22:11:28 INFO  : 'ps7_post_config' command is executed.
22:11:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:29 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:29 INFO  : Memory regions updated for context APU
22:11:29 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:13:07 INFO  : Disconnected from the channel tcfchan#31.
22:13:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:09 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:13:09 INFO  : 'jtag frequency' command is executed.
22:13:09 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:13:09 INFO  : Context for 'APU' is selected.
22:13:09 INFO  : System reset is completed.
22:13:12 INFO  : 'after 3000' command is executed.
22:13:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:13:13 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:13:13 INFO  : Context for 'APU' is selected.
22:13:13 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:13:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:13 INFO  : Context for 'APU' is selected.
22:13:14 INFO  : 'ps7_init' command is executed.
22:13:14 INFO  : 'ps7_post_config' command is executed.
22:13:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:15 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:15 INFO  : Memory regions updated for context APU
22:13:15 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:13:56 INFO  : Disconnected from the channel tcfchan#32.
22:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:57 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:13:57 INFO  : 'jtag frequency' command is executed.
22:13:57 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:13:57 INFO  : Context for 'APU' is selected.
22:13:58 INFO  : System reset is completed.
22:14:01 INFO  : 'after 3000' command is executed.
22:14:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:14:02 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:14:02 INFO  : Context for 'APU' is selected.
22:14:02 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:14:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:02 INFO  : Context for 'APU' is selected.
22:14:03 INFO  : 'ps7_init' command is executed.
22:14:03 INFO  : 'ps7_post_config' command is executed.
22:14:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:04 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:04 INFO  : Memory regions updated for context APU
22:14:04 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:15:17 INFO  : Disconnected from the channel tcfchan#33.
22:15:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:18 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:15:18 INFO  : 'jtag frequency' command is executed.
22:15:18 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:15:18 INFO  : Context for 'APU' is selected.
22:15:19 INFO  : System reset is completed.
22:15:22 INFO  : 'after 3000' command is executed.
22:15:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:15:23 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:15:23 INFO  : Context for 'APU' is selected.
22:15:23 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:15:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:23 INFO  : Context for 'APU' is selected.
22:15:24 INFO  : 'ps7_init' command is executed.
22:15:24 INFO  : 'ps7_post_config' command is executed.
22:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:24 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:25 INFO  : Memory regions updated for context APU
22:15:25 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:16:14 INFO  : Disconnected from the channel tcfchan#34.
22:16:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:15 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:16:15 INFO  : 'jtag frequency' command is executed.
22:16:15 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:16:15 INFO  : Context for 'APU' is selected.
22:16:16 INFO  : System reset is completed.
22:16:19 INFO  : 'after 3000' command is executed.
22:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:16:20 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:16:20 INFO  : Context for 'APU' is selected.
22:16:20 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:16:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:20 INFO  : Context for 'APU' is selected.
22:16:21 INFO  : 'ps7_init' command is executed.
22:16:21 INFO  : 'ps7_post_config' command is executed.
22:16:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:22 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:22 INFO  : Memory regions updated for context APU
22:16:22 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:16:57 INFO  : Disconnected from the channel tcfchan#35.
22:16:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:58 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:16:58 INFO  : 'jtag frequency' command is executed.
22:16:58 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:16:58 INFO  : Context for 'APU' is selected.
22:16:59 INFO  : System reset is completed.
22:17:02 INFO  : 'after 3000' command is executed.
22:17:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:17:03 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:17:03 INFO  : Context for 'APU' is selected.
22:17:03 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:17:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:03 INFO  : Context for 'APU' is selected.
22:17:04 INFO  : 'ps7_init' command is executed.
22:17:04 INFO  : 'ps7_post_config' command is executed.
22:17:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:05 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:05 INFO  : Memory regions updated for context APU
22:17:05 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:18:41 INFO  : Disconnected from the channel tcfchan#36.
22:18:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:42 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:18:42 INFO  : 'jtag frequency' command is executed.
22:18:42 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:18:42 INFO  : Context for 'APU' is selected.
22:18:42 INFO  : System reset is completed.
22:18:45 INFO  : 'after 3000' command is executed.
22:18:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:18:47 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:18:47 INFO  : Context for 'APU' is selected.
22:18:47 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:18:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:47 INFO  : Context for 'APU' is selected.
22:18:47 INFO  : 'ps7_init' command is executed.
22:18:47 INFO  : 'ps7_post_config' command is executed.
22:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:48 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:48 INFO  : Memory regions updated for context APU
22:18:48 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:20:14 INFO  : Disconnected from the channel tcfchan#37.
22:20:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:15 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:20:15 INFO  : 'jtag frequency' command is executed.
22:20:15 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:20:15 INFO  : Context for 'APU' is selected.
22:20:15 INFO  : System reset is completed.
22:20:18 INFO  : 'after 3000' command is executed.
22:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:20:20 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:20:20 INFO  : Context for 'APU' is selected.
22:20:20 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:20:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:20 INFO  : Context for 'APU' is selected.
22:20:20 INFO  : 'ps7_init' command is executed.
22:20:21 INFO  : 'ps7_post_config' command is executed.
22:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:21 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:21 INFO  : Memory regions updated for context APU
22:20:21 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:22:13 INFO  : Disconnected from the channel tcfchan#38.
22:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:15 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:22:15 INFO  : 'jtag frequency' command is executed.
22:22:15 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:22:15 INFO  : Context for 'APU' is selected.
22:22:15 INFO  : System reset is completed.
22:22:18 INFO  : 'after 3000' command is executed.
22:22:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:22:19 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:22:19 INFO  : Context for 'APU' is selected.
22:22:19 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:22:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:19 INFO  : Context for 'APU' is selected.
22:22:20 INFO  : 'ps7_init' command is executed.
22:22:20 INFO  : 'ps7_post_config' command is executed.
22:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:21 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:21 INFO  : Memory regions updated for context APU
22:22:21 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:37:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1560202566000,  Project:1559853094000
23:37:06 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:37:09 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
23:37:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:37:18 INFO  : 
23:37:19 INFO  : 
23:37:20 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
23:37:20 INFO  : Clearing existing target manager status.
23:37:20 INFO  : Closing and re-opening the MSS file of ther project freertos10_xilinx_bsp_2FIR_bsp
23:37:20 INFO  : Closing and re-opening the MSS file of ther project freertos10_xilinx_bsp_2FIR_bsp
23:37:20 INFO  : Closing and re-opening the MSS file of ther project freertos10_xilinx_bsp_2FIR_bsp
23:37:21 INFO  : Closing and re-opening the MSS file of ther project freertos10_xilinx_bsp_2FIR_bsp
23:37:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:37:23 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:40:45 INFO  : Disconnected from the channel tcfchan#39.
23:40:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:46 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:40:46 INFO  : 'jtag frequency' command is executed.
23:40:46 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:40:46 INFO  : Context for 'APU' is selected.
23:40:47 INFO  : System reset is completed.
23:40:50 INFO  : 'after 3000' command is executed.
23:40:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:40:51 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:40:51 INFO  : Context for 'APU' is selected.
23:40:51 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:40:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:51 INFO  : Context for 'APU' is selected.
23:40:52 INFO  : 'ps7_init' command is executed.
23:40:52 INFO  : 'ps7_post_config' command is executed.
23:40:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:53 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:53 INFO  : Memory regions updated for context APU
23:40:53 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:41:54 INFO  : Disconnected from the channel tcfchan#40.
23:41:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:55 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:41:55 INFO  : 'jtag frequency' command is executed.
23:41:55 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:41:55 INFO  : Context for 'APU' is selected.
23:41:55 INFO  : System reset is completed.
23:41:58 INFO  : 'after 3000' command is executed.
23:41:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:41:59 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:42:00 INFO  : Context for 'APU' is selected.
23:42:00 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:42:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:00 INFO  : Context for 'APU' is selected.
23:42:00 INFO  : 'ps7_init' command is executed.
23:42:00 INFO  : 'ps7_post_config' command is executed.
23:42:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:01 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:01 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:01 INFO  : Memory regions updated for context APU
23:42:01 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:42:12 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:42:25 INFO  : Disconnected from the channel tcfchan#41.
23:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:27 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:42:27 INFO  : 'jtag frequency' command is executed.
23:42:27 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:42:27 INFO  : Context for 'APU' is selected.
23:42:27 INFO  : System reset is completed.
23:42:30 INFO  : 'after 3000' command is executed.
23:42:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:42:31 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:42:31 INFO  : Context for 'APU' is selected.
23:42:31 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:42:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:31 INFO  : Context for 'APU' is selected.
23:42:32 INFO  : 'ps7_init' command is executed.
23:42:32 INFO  : 'ps7_post_config' command is executed.
23:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:33 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:33 INFO  : Memory regions updated for context APU
23:42:33 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:43:23 INFO  : Disconnected from the channel tcfchan#42.
23:43:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:24 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:43:24 INFO  : 'jtag frequency' command is executed.
23:43:24 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:43:25 INFO  : Context for 'APU' is selected.
23:43:25 INFO  : System reset is completed.
23:43:28 INFO  : 'after 3000' command is executed.
23:43:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:43:29 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:43:29 INFO  : Context for 'APU' is selected.
23:43:29 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:43:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:43:29 INFO  : Context for 'APU' is selected.
23:43:30 INFO  : 'ps7_init' command is executed.
23:43:30 INFO  : 'ps7_post_config' command is executed.
23:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:31 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:43:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:43:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:43:31 INFO  : Memory regions updated for context APU
23:43:31 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:47:53 INFO  : Disconnected from the channel tcfchan#43.
23:47:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:54 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:47:54 INFO  : 'jtag frequency' command is executed.
23:47:54 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:47:54 INFO  : Context for 'APU' is selected.
23:47:54 INFO  : System reset is completed.
23:47:57 INFO  : 'after 3000' command is executed.
23:47:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:47:58 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:47:58 INFO  : Context for 'APU' is selected.
23:47:58 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:47:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:58 INFO  : Context for 'APU' is selected.
23:47:59 INFO  : 'ps7_init' command is executed.
23:47:59 INFO  : 'ps7_post_config' command is executed.
23:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:00 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:00 INFO  : Memory regions updated for context APU
23:48:00 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:21:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1560205098000,  Project:1560202566000
00:21:44 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:21:47 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
00:21:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:21:51 INFO  : 
00:21:52 INFO  : 
00:21:53 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
00:21:53 INFO  : Clearing existing target manager status.
00:21:53 INFO  : Closing and re-opening the MSS file of ther project freertos10_xilinx_bsp_2FIR_bsp
00:21:53 INFO  : Closing and re-opening the MSS file of ther project freertos10_xilinx_bsp_2FIR_bsp
00:21:54 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:21:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:22:34 INFO  : Disconnected from the channel tcfchan#44.
00:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:36 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:22:36 INFO  : 'jtag frequency' command is executed.
00:22:36 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:22:36 INFO  : Context for 'APU' is selected.
00:22:36 INFO  : System reset is completed.
00:22:39 INFO  : 'after 3000' command is executed.
00:22:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:22:40 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:22:40 INFO  : Context for 'APU' is selected.
00:22:40 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:22:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:40 INFO  : Context for 'APU' is selected.
00:22:41 INFO  : 'ps7_init' command is executed.
00:22:41 INFO  : 'ps7_post_config' command is executed.
00:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:41 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:41 INFO  : Memory regions updated for context APU
00:22:41 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:25:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:25:33 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:25:40 INFO  : Disconnected from the channel tcfchan#45.
00:25:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:42 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:25:42 INFO  : 'jtag frequency' command is executed.
00:25:42 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:25:42 INFO  : Context for 'APU' is selected.
00:25:42 INFO  : System reset is completed.
00:25:45 INFO  : 'after 3000' command is executed.
00:25:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:25:46 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:25:46 INFO  : Context for 'APU' is selected.
00:25:46 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:25:46 INFO  : 'configparams force-mem-access 1' command is executed.
00:25:46 INFO  : Context for 'APU' is selected.
00:25:47 INFO  : 'ps7_init' command is executed.
00:25:47 INFO  : 'ps7_post_config' command is executed.
00:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:48 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:25:48 INFO  : 'configparams force-mem-access 0' command is executed.
00:25:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:48 INFO  : Memory regions updated for context APU
00:25:48 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:27:10 INFO  : Disconnected from the channel tcfchan#46.
00:27:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:11 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:27:11 INFO  : 'jtag frequency' command is executed.
00:27:11 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:27:11 INFO  : Context for 'APU' is selected.
00:27:12 INFO  : System reset is completed.
00:27:15 INFO  : 'after 3000' command is executed.
00:27:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:27:16 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:27:16 INFO  : Context for 'APU' is selected.
00:27:16 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:27:16 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:16 INFO  : Context for 'APU' is selected.
00:27:17 INFO  : 'ps7_init' command is executed.
00:27:17 INFO  : 'ps7_post_config' command is executed.
00:27:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:17 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:17 INFO  : Memory regions updated for context APU
00:27:17 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:29:04 INFO  : Disconnected from the channel tcfchan#47.
00:29:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:06 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:29:06 INFO  : 'jtag frequency' command is executed.
00:29:06 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:29:06 INFO  : Context for 'APU' is selected.
00:29:06 INFO  : System reset is completed.
00:29:09 INFO  : 'after 3000' command is executed.
00:29:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:29:10 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:29:10 INFO  : Context for 'APU' is selected.
00:29:10 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:29:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:10 INFO  : Context for 'APU' is selected.
00:29:11 INFO  : 'ps7_init' command is executed.
00:29:11 INFO  : 'ps7_post_config' command is executed.
00:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:12 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:12 INFO  : Memory regions updated for context APU
00:29:12 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:30:06 INFO  : Disconnected from the channel tcfchan#48.
00:30:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:08 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:30:08 INFO  : 'jtag frequency' command is executed.
00:30:08 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:30:08 INFO  : Context for 'APU' is selected.
00:30:08 INFO  : System reset is completed.
00:30:11 INFO  : 'after 3000' command is executed.
00:30:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:30:12 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:30:12 INFO  : Context for 'APU' is selected.
00:30:12 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:30:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:12 INFO  : Context for 'APU' is selected.
00:30:13 INFO  : 'ps7_init' command is executed.
00:30:13 INFO  : 'ps7_post_config' command is executed.
00:30:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:14 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:14 INFO  : Memory regions updated for context APU
00:30:14 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:31:38 INFO  : Disconnected from the channel tcfchan#49.
00:31:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:39 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:31:39 INFO  : 'jtag frequency' command is executed.
00:31:39 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:31:39 INFO  : Context for 'APU' is selected.
00:31:39 INFO  : System reset is completed.
00:31:42 INFO  : 'after 3000' command is executed.
00:31:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:31:44 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:31:44 INFO  : Context for 'APU' is selected.
00:31:44 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:31:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:44 INFO  : Context for 'APU' is selected.
00:31:44 INFO  : 'ps7_init' command is executed.
00:31:44 INFO  : 'ps7_post_config' command is executed.
00:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:45 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:45 INFO  : Memory regions updated for context APU
00:31:45 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:32:52 INFO  : Disconnected from the channel tcfchan#50.
00:13:14 INFO  : Registering command handlers for SDK TCF services
00:13:20 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
00:13:30 INFO  : XSCT server has started successfully.
00:13:46 INFO  : Successfully done setting XSCT server connection channel  
00:13:46 INFO  : Successfully done setting SDK workspace  
00:13:46 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
00:13:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
00:14:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1560377486000,  Project:1560205098000
00:14:11 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
00:14:11 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
00:14:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:14:21 INFO  : 
00:14:22 INFO  : 
00:14:23 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
00:14:23 INFO  : Clearing existing target manager status.
00:14:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:34 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:14:34 INFO  : 'jtag frequency' command is executed.
00:14:34 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:14:34 INFO  : Context for 'APU' is selected.
00:14:35 INFO  : System reset is completed.
00:14:38 INFO  : 'after 3000' command is executed.
00:14:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:14:39 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:14:39 INFO  : Context for 'APU' is selected.
00:14:39 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:14:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:39 INFO  : Context for 'APU' is selected.
00:14:40 INFO  : 'ps7_init' command is executed.
00:14:40 INFO  : 'ps7_post_config' command is executed.
00:14:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:40 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:41 INFO  : Memory regions updated for context APU
00:14:41 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:16:06 INFO  : Disconnected from the channel tcfchan#1.
00:16:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:07 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:16:07 INFO  : 'jtag frequency' command is executed.
00:16:07 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:16:07 INFO  : Context for 'APU' is selected.
00:16:08 INFO  : System reset is completed.
00:16:11 INFO  : 'after 3000' command is executed.
00:16:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:16:12 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:16:12 INFO  : Context for 'APU' is selected.
00:16:14 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:16:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:14 INFO  : Context for 'APU' is selected.
00:16:15 INFO  : 'ps7_init' command is executed.
00:16:15 INFO  : 'ps7_post_config' command is executed.
00:16:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:15 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:15 INFO  : Memory regions updated for context APU
00:16:15 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:24:53 INFO  : Disconnected from the channel tcfchan#2.
00:25:22 INFO  : Registering command handlers for SDK TCF services
00:25:24 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
00:25:28 INFO  : XSCT server has started successfully.
00:25:28 INFO  : Successfully done setting XSCT server connection channel  
00:25:28 INFO  : Successfully done setting SDK workspace  
00:25:28 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
00:25:28 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
00:33:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:23 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:33:23 INFO  : 'jtag frequency' command is executed.
00:33:23 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:33:23 INFO  : Context for 'APU' is selected.
00:33:23 INFO  : System reset is completed.
00:33:26 INFO  : 'after 3000' command is executed.
00:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:33:27 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:33:27 INFO  : Context for 'APU' is selected.
00:33:27 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:33:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:27 INFO  : Context for 'APU' is selected.
00:33:28 INFO  : 'ps7_init' command is executed.
00:33:28 INFO  : 'ps7_post_config' command is executed.
00:33:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:29 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:29 INFO  : Memory regions updated for context APU
00:33:29 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:34:46 INFO  : Disconnected from the channel tcfchan#1.
00:34:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:48 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:34:48 INFO  : 'jtag frequency' command is executed.
00:34:48 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:34:48 INFO  : Context for 'APU' is selected.
00:34:48 INFO  : System reset is completed.
00:34:51 INFO  : 'after 3000' command is executed.
00:34:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:34:52 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:34:52 INFO  : Context for 'APU' is selected.
00:34:54 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:34:54 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:54 INFO  : Context for 'APU' is selected.
00:34:55 INFO  : 'ps7_init' command is executed.
00:34:55 INFO  : 'ps7_post_config' command is executed.
00:34:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:55 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:55 INFO  : Memory regions updated for context APU
00:34:55 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:38:46 INFO  : Disconnected from the channel tcfchan#2.
00:38:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:47 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:38:47 INFO  : 'jtag frequency' command is executed.
00:38:47 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:38:47 INFO  : Context for 'APU' is selected.
00:38:47 INFO  : System reset is completed.
00:38:50 INFO  : 'after 3000' command is executed.
00:38:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:38:51 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:38:51 INFO  : Context for 'APU' is selected.
00:38:52 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:38:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:38:52 INFO  : Context for 'APU' is selected.
00:38:52 INFO  : 'ps7_init' command is executed.
00:38:52 INFO  : 'ps7_post_config' command is executed.
00:38:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:53 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:38:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:38:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:53 INFO  : Memory regions updated for context APU
00:38:53 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:41:24 INFO  : Disconnected from the channel tcfchan#3.
21:52:33 INFO  : Registering command handlers for SDK TCF services
21:52:38 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
21:52:41 INFO  : XSCT server has started successfully.
21:52:41 INFO  : Successfully done setting XSCT server connection channel  
21:52:48 INFO  : Successfully done setting SDK workspace  
21:52:48 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
21:52:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
21:53:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1560800896000,  Project:1560377486000
21:53:37 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:53:40 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
21:53:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:54:12 INFO  : 
21:54:13 INFO  : 
21:54:14 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
21:54:14 INFO  : Clearing existing target manager status.
21:54:14 INFO  : Closing and re-opening the MSS file of ther project freertos10_xilinx_bsp_2FIR_bsp
21:54:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:54:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:04:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:15 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:04:15 INFO  : 'jtag frequency' command is executed.
22:04:15 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
22:04:15 INFO  : Context for 'APU' is selected.
22:04:15 INFO  : System reset is completed.
22:04:18 INFO  : 'after 3000' command is executed.
22:04:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:04:20 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
22:04:20 INFO  : Context for 'APU' is selected.
22:04:20 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
22:04:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:20 INFO  : Context for 'APU' is selected.
22:04:20 INFO  : 'ps7_init' command is executed.
22:04:20 INFO  : 'ps7_post_config' command is executed.
22:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:21 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:21 INFO  : Memory regions updated for context APU
22:04:21 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:19:26 INFO  : Disconnected from the channel tcfchan#1.
23:20:40 INFO  : Registering command handlers for SDK TCF services
23:20:42 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:20:45 INFO  : XSCT server has started successfully.
23:20:45 INFO  : Successfully done setting XSCT server connection channel  
23:20:45 INFO  : Successfully done setting SDK workspace  
23:20:45 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:20:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
22:29:47 INFO  : Registering command handlers for SDK TCF services
22:29:56 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:30:05 INFO  : XSCT server has started successfully.
22:30:05 INFO  : Successfully done setting XSCT server connection channel  
22:30:31 INFO  : Successfully done setting SDK workspace  
22:30:31 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:30:32 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
22:26:06 INFO  : Registering command handlers for SDK TCF services
22:26:09 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:26:20 INFO  : XSCT server has started successfully.
22:26:59 INFO  : Successfully done setting XSCT server connection channel  
22:26:59 INFO  : Successfully done setting SDK workspace  
22:26:59 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:26:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
23:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:03 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:34:03 INFO  : 'jtag frequency' command is executed.
23:34:03 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:34:03 INFO  : Context for 'APU' is selected.
23:34:04 INFO  : System reset is completed.
23:34:07 INFO  : 'after 3000' command is executed.
23:34:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:34:08 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:34:08 INFO  : Context for 'APU' is selected.
23:34:08 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:34:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:08 INFO  : Context for 'APU' is selected.
23:34:09 INFO  : 'ps7_init' command is executed.
23:34:09 INFO  : 'ps7_post_config' command is executed.
23:34:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:09 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:10 INFO  : Memory regions updated for context APU
23:34:10 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:36:45 INFO  : Disconnected from the channel tcfchan#1.
23:36:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:46 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:36:46 INFO  : 'jtag frequency' command is executed.
23:36:46 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:36:46 INFO  : Context for 'APU' is selected.
23:36:46 INFO  : System reset is completed.
23:36:49 INFO  : 'after 3000' command is executed.
23:36:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:36:51 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:36:51 INFO  : Context for 'APU' is selected.
23:36:52 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:36:52 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:53 INFO  : Context for 'APU' is selected.
23:36:53 INFO  : 'ps7_init' command is executed.
23:36:53 INFO  : 'ps7_post_config' command is executed.
23:36:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:54 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:54 INFO  : Memory regions updated for context APU
23:36:54 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:38:14 INFO  : Disconnected from the channel tcfchan#2.
23:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:15 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:38:15 INFO  : 'jtag frequency' command is executed.
23:38:15 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:38:15 INFO  : Context for 'APU' is selected.
23:38:15 INFO  : System reset is completed.
23:38:18 INFO  : 'after 3000' command is executed.
23:38:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:38:20 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:38:20 INFO  : Context for 'APU' is selected.
23:38:20 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:38:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:20 INFO  : Context for 'APU' is selected.
23:38:21 INFO  : 'ps7_init' command is executed.
23:38:21 INFO  : 'ps7_post_config' command is executed.
23:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:21 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:21 INFO  : Memory regions updated for context APU
23:38:21 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:41:11 INFO  : Disconnected from the channel tcfchan#3.
23:41:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:12 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:41:12 INFO  : 'jtag frequency' command is executed.
23:41:12 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:41:12 INFO  : Context for 'APU' is selected.
23:41:12 INFO  : System reset is completed.
23:41:15 INFO  : 'after 3000' command is executed.
23:41:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:41:17 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:41:17 INFO  : Context for 'APU' is selected.
23:41:17 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:41:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:17 INFO  : Context for 'APU' is selected.
23:41:18 INFO  : 'ps7_init' command is executed.
23:41:18 INFO  : 'ps7_post_config' command is executed.
23:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:18 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:18 INFO  : Memory regions updated for context APU
23:41:18 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:42:53 INFO  : Disconnected from the channel tcfchan#4.
23:42:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:54 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:42:54 INFO  : 'jtag frequency' command is executed.
23:42:54 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:42:54 INFO  : Context for 'APU' is selected.
23:42:54 INFO  : System reset is completed.
23:42:57 INFO  : 'after 3000' command is executed.
23:42:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:42:58 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:42:58 INFO  : Context for 'APU' is selected.
23:42:58 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:42:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:58 INFO  : Context for 'APU' is selected.
23:42:59 INFO  : 'ps7_init' command is executed.
23:42:59 INFO  : 'ps7_post_config' command is executed.
23:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:00 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:43:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:43:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:43:00 INFO  : Memory regions updated for context APU
23:43:00 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:45:43 INFO  : Disconnected from the channel tcfchan#5.
23:45:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:44 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:45:44 INFO  : 'jtag frequency' command is executed.
23:45:44 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:45:44 INFO  : Context for 'APU' is selected.
23:45:45 INFO  : System reset is completed.
23:45:48 INFO  : 'after 3000' command is executed.
23:45:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:45:49 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:45:49 INFO  : Context for 'APU' is selected.
23:45:49 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:45:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:49 INFO  : Context for 'APU' is selected.
23:45:50 INFO  : 'ps7_init' command is executed.
23:45:50 INFO  : 'ps7_post_config' command is executed.
23:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:50 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:50 INFO  : Memory regions updated for context APU
23:45:50 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:47:51 INFO  : Disconnected from the channel tcfchan#6.
23:47:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:53 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:47:53 INFO  : 'jtag frequency' command is executed.
23:47:53 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:47:53 INFO  : Context for 'APU' is selected.
23:47:53 INFO  : System reset is completed.
23:47:56 INFO  : 'after 3000' command is executed.
23:47:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:47:57 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:47:57 INFO  : Context for 'APU' is selected.
23:47:57 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:47:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:57 INFO  : Context for 'APU' is selected.
23:47:58 INFO  : 'ps7_init' command is executed.
23:47:58 INFO  : 'ps7_post_config' command is executed.
23:47:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:59 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:59 INFO  : Memory regions updated for context APU
23:47:59 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:49:27 INFO  : Disconnected from the channel tcfchan#7.
23:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:28 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:49:28 INFO  : 'jtag frequency' command is executed.
23:49:28 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:49:29 INFO  : Context for 'APU' is selected.
23:49:29 INFO  : System reset is completed.
23:49:32 INFO  : 'after 3000' command is executed.
23:49:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:49:33 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:49:33 INFO  : Context for 'APU' is selected.
23:49:33 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:49:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:33 INFO  : Context for 'APU' is selected.
23:49:34 INFO  : 'ps7_init' command is executed.
23:49:34 INFO  : 'ps7_post_config' command is executed.
23:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:35 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:35 INFO  : Memory regions updated for context APU
23:49:35 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:52:20 INFO  : Disconnected from the channel tcfchan#8.
23:52:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:21 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:52:21 INFO  : 'jtag frequency' command is executed.
23:52:21 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:52:21 INFO  : Context for 'APU' is selected.
23:52:22 INFO  : System reset is completed.
23:52:25 INFO  : 'after 3000' command is executed.
23:52:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:52:26 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:52:26 INFO  : Context for 'APU' is selected.
23:52:26 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:52:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:26 INFO  : Context for 'APU' is selected.
23:52:27 INFO  : 'ps7_init' command is executed.
23:52:27 INFO  : 'ps7_post_config' command is executed.
23:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:27 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:27 INFO  : Memory regions updated for context APU
23:52:27 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:56:56 INFO  : Disconnected from the channel tcfchan#9.
23:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:57 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:56:57 INFO  : 'jtag frequency' command is executed.
23:56:57 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:56:57 INFO  : Context for 'APU' is selected.
23:56:57 INFO  : System reset is completed.
23:57:00 INFO  : 'after 3000' command is executed.
23:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:57:02 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:57:02 INFO  : Context for 'APU' is selected.
23:57:02 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:57:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:02 INFO  : Context for 'APU' is selected.
23:57:02 INFO  : 'ps7_init' command is executed.
23:57:02 INFO  : 'ps7_post_config' command is executed.
23:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:03 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:03 INFO  : Memory regions updated for context APU
23:57:03 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:58:07 INFO  : Disconnected from the channel tcfchan#10.
23:58:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:08 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:58:08 INFO  : 'jtag frequency' command is executed.
23:58:08 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:58:08 INFO  : Context for 'APU' is selected.
23:58:09 INFO  : System reset is completed.
23:58:12 INFO  : 'after 3000' command is executed.
23:58:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:58:13 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:58:13 INFO  : Context for 'APU' is selected.
23:58:13 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:58:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:13 INFO  : Context for 'APU' is selected.
23:58:14 INFO  : 'ps7_init' command is executed.
23:58:14 INFO  : 'ps7_post_config' command is executed.
23:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:14 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:14 INFO  : Memory regions updated for context APU
23:58:14 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:11:49 INFO  : Disconnected from the channel tcfchan#11.
00:11:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:51 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:11:51 INFO  : 'jtag frequency' command is executed.
00:11:51 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:11:51 INFO  : Context for 'APU' is selected.
00:11:51 INFO  : System reset is completed.
00:11:54 INFO  : 'after 3000' command is executed.
00:11:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:11:55 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:11:55 INFO  : Context for 'APU' is selected.
00:11:55 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:11:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:55 INFO  : Context for 'APU' is selected.
00:11:56 INFO  : 'ps7_init' command is executed.
00:11:56 INFO  : 'ps7_post_config' command is executed.
00:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:57 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:57 INFO  : Memory regions updated for context APU
00:11:57 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:18:31 INFO  : Disconnected from the channel tcfchan#12.
00:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:32 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:18:32 INFO  : 'jtag frequency' command is executed.
00:18:32 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:18:32 INFO  : Context for 'APU' is selected.
00:18:32 INFO  : System reset is completed.
00:18:35 INFO  : 'after 3000' command is executed.
00:18:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:18:36 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:18:36 INFO  : Context for 'APU' is selected.
00:18:37 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:18:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:37 INFO  : Context for 'APU' is selected.
00:18:37 INFO  : 'ps7_init' command is executed.
00:18:37 INFO  : 'ps7_post_config' command is executed.
00:18:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:38 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:38 INFO  : Memory regions updated for context APU
00:18:38 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:31:59 INFO  : Disconnected from the channel tcfchan#13.
00:32:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:00 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:32:00 INFO  : 'jtag frequency' command is executed.
00:32:00 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:32:00 INFO  : Context for 'APU' is selected.
00:32:00 INFO  : System reset is completed.
00:32:03 INFO  : 'after 3000' command is executed.
00:32:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:32:05 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:32:05 INFO  : Context for 'APU' is selected.
00:32:05 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:32:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:05 INFO  : Context for 'APU' is selected.
00:32:06 INFO  : 'ps7_init' command is executed.
00:32:06 INFO  : 'ps7_post_config' command is executed.
00:32:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:06 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:06 INFO  : Memory regions updated for context APU
00:32:06 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:33:06 INFO  : Disconnected from the channel tcfchan#14.
00:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:08 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:33:08 INFO  : 'jtag frequency' command is executed.
00:33:08 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:33:08 INFO  : Context for 'APU' is selected.
00:33:08 INFO  : System reset is completed.
00:33:11 INFO  : 'after 3000' command is executed.
00:33:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:33:12 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:33:12 INFO  : Context for 'APU' is selected.
00:33:12 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:33:12 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:12 INFO  : Context for 'APU' is selected.
00:33:13 INFO  : 'ps7_init' command is executed.
00:33:13 INFO  : 'ps7_post_config' command is executed.
00:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:14 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:14 INFO  : Memory regions updated for context APU
00:33:14 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:34:22 INFO  : Disconnected from the channel tcfchan#15.
23:12:38 INFO  : Registering command handlers for SDK TCF services
23:12:41 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:12:44 INFO  : XSCT server has started successfully.
23:12:49 INFO  : Successfully done setting XSCT server connection channel  
23:12:49 INFO  : Successfully done setting SDK workspace  
23:12:49 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:12:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
23:12:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1561061302000,  Project:1560800896000
23:12:57 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:12:58 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
23:13:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:13:31 INFO  : 
23:13:33 INFO  : 
23:13:34 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
23:13:34 INFO  : Clearing existing target manager status.
23:13:34 INFO  : Closing and re-opening the MSS file of ther project freertos10_xilinx_bsp_2FIR_bsp
23:13:36 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:13:39 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:19:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:14 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:19:14 INFO  : 'jtag frequency' command is executed.
23:19:14 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:19:14 INFO  : Context for 'APU' is selected.
23:19:14 INFO  : System reset is completed.
23:19:17 INFO  : 'after 3000' command is executed.
23:19:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:19:19 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:19:19 INFO  : Context for 'APU' is selected.
23:19:19 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:19:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:19 INFO  : Context for 'APU' is selected.
23:19:19 INFO  : 'ps7_init' command is executed.
23:19:19 INFO  : 'ps7_post_config' command is executed.
23:19:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:20 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:20 INFO  : Memory regions updated for context APU
23:19:20 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:23:12 INFO  : Disconnected from the channel tcfchan#1.
23:23:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:14 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:23:14 INFO  : 'jtag frequency' command is executed.
23:23:14 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:23:14 INFO  : Context for 'APU' is selected.
23:23:14 INFO  : System reset is completed.
23:23:17 INFO  : 'after 3000' command is executed.
23:23:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:23:18 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:23:18 INFO  : Context for 'APU' is selected.
23:23:20 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:23:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:20 INFO  : Context for 'APU' is selected.
23:23:21 INFO  : 'ps7_init' command is executed.
23:23:21 INFO  : 'ps7_post_config' command is executed.
23:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:21 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:21 INFO  : Memory regions updated for context APU
23:23:21 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:53:00 INFO  : Disconnected from the channel tcfchan#2.
22:33:28 INFO  : Registering command handlers for SDK TCF services
22:33:34 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
22:33:37 INFO  : XSCT server has started successfully.
22:33:37 INFO  : Successfully done setting XSCT server connection channel  
22:33:44 INFO  : Successfully done setting SDK workspace  
22:33:44 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
22:33:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
22:57:43 INFO  : Refreshed build settings on project rtos_core0_2019_1
23:51:42 INFO  : Registering command handlers for SDK TCF services
23:51:43 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:51:46 INFO  : XSCT server has started successfully.
23:51:46 INFO  : Successfully done setting XSCT server connection channel  
23:51:46 INFO  : Successfully done setting SDK workspace  
23:51:46 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:51:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
23:38:46 INFO  : Registering command handlers for SDK TCF services
23:38:49 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
23:39:04 INFO  : XSCT server has started successfully.
23:39:46 INFO  : Successfully done setting XSCT server connection channel  
23:39:46 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:39:52 INFO  : Successfully done setting SDK workspace  
23:39:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
23:39:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574460167000,  Project:1561061302000
23:39:53 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
23:39:54 INFO  : Copied contents of /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_2/system.hdf.
23:39:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:40:08 INFO  : 
23:40:09 INFO  : 
23:40:10 INFO  : Updating hardware inferred compiler options for rtos_core0_2019_1.
23:40:10 INFO  : Clearing existing target manager status.
00:43:44 INFO  : Registering command handlers for SDK TCF services
00:43:51 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/temp_xsdb_launch_script.tcl
00:44:05 INFO  : XSCT server has started successfully.
00:44:05 INFO  : Successfully done setting XSCT server connection channel  
00:44:30 INFO  : Successfully done setting SDK workspace  
00:44:30 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper.hdf.
00:44:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
00:45:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:23 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:45:23 INFO  : 'jtag frequency' command is executed.
00:45:23 INFO  : Sourcing of '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
00:45:23 INFO  : Context for 'APU' is selected.
00:45:23 INFO  : System reset is completed.
00:45:26 INFO  : 'after 3000' command is executed.
00:45:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:45:27 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
00:45:28 INFO  : Context for 'APU' is selected.
00:45:28 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
00:45:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:28 INFO  : Context for 'APU' is selected.
00:45:28 INFO  : 'ps7_init' command is executed.
00:45:28 INFO  : 'ps7_post_config' command is executed.
00:45:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:29 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:29 INFO  : Memory regions updated for context APU
00:45:29 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:16:59 INFO  : Registering command handlers for SDK TCF services
12:17:04 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/temp_xsdb_launch_script.tcl
12:17:11 INFO  : XSCT server has started successfully.
12:17:11 INFO  : Successfully done setting XSCT server connection channel  
12:17:36 INFO  : Successfully done setting SDK workspace  
12:17:36 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper.hdf.
12:19:15 INFO  : Registering command handlers for SDK TCF services
12:19:17 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/temp_xsdb_launch_script.tcl
12:19:21 INFO  : XSCT server has started successfully.
12:19:21 INFO  : Successfully done setting XSCT server connection channel  
12:19:21 INFO  : Successfully done setting SDK workspace  
12:19:21 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper.hdf.
12:19:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:34:45 INFO  : No changes in MSS file content so not generating sources.
12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design
ERROR: [Hsi 55-1594] Core pmod_audio of version 1.0 not found in repositories

12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss line 36 - No IP instance named pmod_audio_0 present in hardware design

12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:36:12 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design
ERROR: [Hsi 55-1594] Core pmod_audio of version 1.0 not found in repositories

12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss line 36 - No IP instance named pmod_audio_0 present in hardware design

12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:36:12 INFO  : Unable to read in MSS file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss : null
12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design
ERROR: [Hsi 55-1594] Core pmod_audio of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss line 36 - No IP instance named pmod_audio_0 present in hardware design

12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:36:12 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design
ERROR: [Hsi 55-1594] Core pmod_audio of version 1.0 not found in repositories

12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss line 36 - No IP instance named pmod_audio_0 present in hardware design

12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:36:12 INFO  : Unable to read in MSS file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss : null
12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design
ERROR: [Hsi 55-1594] Core pmod_audio of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss line 36 - No IP instance named pmod_audio_0 present in hardware design

12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:36:12 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design
ERROR: [Hsi 55-1594] Core pmod_audio of version 1.0 not found in repositories

12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss line 36 - No IP instance named pmod_audio_0 present in hardware design

12:36:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

12:36:12 INFO  : Unable to read in MSS file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss : null
12:39:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:40 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
12:39:40 INFO  : 'jtag frequency' command is executed.
12:39:40 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
12:39:40 INFO  : Context for 'APU' is selected.
12:39:40 INFO  : System reset is completed.
12:39:43 INFO  : 'after 3000' command is executed.
12:39:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
12:39:44 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
12:39:44 INFO  : Context for 'APU' is selected.
12:39:44 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
12:39:44 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:45 INFO  : Context for 'APU' is selected.
12:39:45 INFO  : 'ps7_init' command is executed.
12:39:45 INFO  : 'ps7_post_config' command is executed.
12:39:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:46 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:46 INFO  : Memory regions updated for context APU
12:39:46 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:45:16 INFO  : Disconnected from the channel tcfchan#1.
12:45:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:17 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
12:45:17 INFO  : 'jtag frequency' command is executed.
12:45:17 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
12:45:17 INFO  : Context for 'APU' is selected.
12:45:18 INFO  : System reset is completed.
12:45:21 INFO  : 'after 3000' command is executed.
12:45:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
12:45:22 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
12:45:22 INFO  : Context for 'APU' is selected.
12:45:24 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
12:45:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:24 INFO  : Context for 'APU' is selected.
12:45:24 INFO  : 'ps7_init' command is executed.
12:45:24 INFO  : 'ps7_post_config' command is executed.
12:45:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:25 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:25 INFO  : Memory regions updated for context APU
12:45:25 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
12:51:28 INFO  : No changes in MSS file content so not generating sources.
16:35:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

16:35:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design
ERROR: [Hsi 55-1594] Core pmod_audio of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss line 36 - No IP instance named pmod_audio_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:35:01 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
16:35:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core FIR_RAM of version 1.0 not found in repositories

16:35:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss line 24 - No IP instance named FIR_RAM_0 present in hardware design
ERROR: [Hsi 55-1594] Core pmod_audio of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss line 36 - No IP instance named pmod_audio_0 present in hardware design

16:35:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

16:35:01 INFO  : Unable to read in MSS file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss : null
16:35:01 ERROR : Failed to closesw "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss"
Reason: Cannot close sw design '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/rtos_core1_bsp/system.mss'.
Design is not opened in the current session.


18:04:59 INFO  : Disconnected from the channel tcfchan#2.
18:05:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:00 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:05:00 INFO  : 'jtag frequency' command is executed.
18:05:00 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:05:00 INFO  : Context for 'APU' is selected.
18:05:00 INFO  : System reset is completed.
18:05:03 INFO  : 'after 3000' command is executed.
18:05:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:05:04 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:05:05 INFO  : Context for 'APU' is selected.
18:05:05 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:05:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:05 INFO  : Context for 'APU' is selected.
18:05:05 INFO  : 'ps7_init' command is executed.
18:05:05 INFO  : 'ps7_post_config' command is executed.
18:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:06 INFO  : The application '/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.sdk/rtos_core0_2019_1/Debug/rtos_core0_2019_1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:06 INFO  : Memory regions updated for context APU
18:05:06 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:08:35 INFO  : Disconnected from the channel tcfchan#3.
18:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:36 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:08:36 INFO  : 'jtag frequency' command is executed.
18:08:36 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:08:36 INFO  : Context for 'APU' is selected.
18:08:36 INFO  : System reset is completed.
18:08:39 INFO  : 'after 3000' command is executed.
18:08:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:08:41 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:08:41 INFO  : Context for 'APU' is selected.
18:08:42 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:08:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:43 INFO  : Context for 'APU' is selected.
18:08:43 INFO  : 'ps7_init' command is executed.
18:08:43 INFO  : 'ps7_post_config' command is executed.
18:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:44 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:44 INFO  : Memory regions updated for context APU
18:08:44 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
20:42:43 INFO  : Disconnected from the channel tcfchan#4.
20:42:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:45 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
20:42:45 INFO  : 'jtag frequency' command is executed.
20:42:45 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:45 INFO  : Context for 'APU' is selected.
20:42:45 INFO  : System reset is completed.
20:42:48 INFO  : 'after 3000' command is executed.
20:42:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
20:42:49 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:42:49 INFO  : Context for 'APU' is selected.
20:42:51 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:42:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:51 INFO  : Context for 'APU' is selected.
20:42:52 INFO  : 'ps7_init' command is executed.
20:42:52 INFO  : 'ps7_post_config' command is executed.
20:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:53 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:53 INFO  : Memory regions updated for context APU
20:42:53 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
20:51:55 INFO  : Disconnected from the channel tcfchan#5.
20:51:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:57 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
20:51:57 INFO  : 'jtag frequency' command is executed.
20:51:57 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:51:57 INFO  : Context for 'APU' is selected.
20:51:57 INFO  : System reset is completed.
20:52:00 INFO  : 'after 3000' command is executed.
20:52:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
20:52:01 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:52:01 INFO  : Context for 'APU' is selected.
20:52:03 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:52:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:03 INFO  : Context for 'APU' is selected.
20:52:04 INFO  : 'ps7_init' command is executed.
20:52:04 INFO  : 'ps7_post_config' command is executed.
20:52:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:05 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:05 INFO  : Memory regions updated for context APU
20:52:05 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
20:59:35 INFO  : Disconnected from the channel tcfchan#6.
20:59:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:36 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
20:59:36 INFO  : 'jtag frequency' command is executed.
20:59:36 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:59:36 INFO  : Context for 'APU' is selected.
20:59:37 INFO  : System reset is completed.
20:59:40 INFO  : 'after 3000' command is executed.
20:59:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
20:59:41 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:59:41 INFO  : Context for 'APU' is selected.
20:59:43 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:59:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:43 INFO  : Context for 'APU' is selected.
20:59:44 INFO  : 'ps7_init' command is executed.
20:59:44 INFO  : 'ps7_post_config' command is executed.
20:59:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:44 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:44 INFO  : Memory regions updated for context APU
20:59:44 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:01:58 INFO  : Disconnected from the channel tcfchan#7.
21:01:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:59 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:01:59 INFO  : 'jtag frequency' command is executed.
21:01:59 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:01:59 INFO  : Context for 'APU' is selected.
21:01:59 INFO  : System reset is completed.
21:02:02 INFO  : 'after 3000' command is executed.
21:02:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:02:04 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:02:04 INFO  : Context for 'APU' is selected.
21:02:06 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:02:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:06 INFO  : Context for 'APU' is selected.
21:02:07 INFO  : 'ps7_init' command is executed.
21:02:07 INFO  : 'ps7_post_config' command is executed.
21:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:07 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:07 INFO  : Memory regions updated for context APU
21:02:07 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:04:11 INFO  : Disconnected from the channel tcfchan#8.
21:04:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:12 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:04:12 INFO  : 'jtag frequency' command is executed.
21:04:12 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:12 INFO  : Context for 'APU' is selected.
21:04:12 INFO  : System reset is completed.
21:04:15 INFO  : 'after 3000' command is executed.
21:04:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:04:17 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:04:17 INFO  : Context for 'APU' is selected.
21:04:19 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:04:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:19 INFO  : Context for 'APU' is selected.
21:04:19 INFO  : 'ps7_init' command is executed.
21:04:19 INFO  : 'ps7_post_config' command is executed.
21:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:20 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:20 INFO  : Memory regions updated for context APU
21:04:20 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:25:31 INFO  : Disconnected from the channel tcfchan#9.
21:25:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:32 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:25:32 INFO  : 'jtag frequency' command is executed.
21:25:32 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:25:32 INFO  : Context for 'APU' is selected.
21:25:32 INFO  : System reset is completed.
21:25:35 INFO  : 'after 3000' command is executed.
21:25:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:25:37 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:25:37 INFO  : Context for 'APU' is selected.
21:25:39 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:25:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:39 INFO  : Context for 'APU' is selected.
21:25:40 INFO  : 'ps7_init' command is executed.
21:25:40 INFO  : 'ps7_post_config' command is executed.
21:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:40 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:40 INFO  : Memory regions updated for context APU
21:25:40 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:27:07 INFO  : Disconnected from the channel tcfchan#10.
21:27:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:08 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:27:08 INFO  : 'jtag frequency' command is executed.
21:27:08 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:27:08 INFO  : Context for 'APU' is selected.
21:27:08 INFO  : System reset is completed.
21:27:11 INFO  : 'after 3000' command is executed.
21:27:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:27:12 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:27:13 INFO  : Context for 'APU' is selected.
21:27:15 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:27:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:15 INFO  : Context for 'APU' is selected.
21:27:15 INFO  : 'ps7_init' command is executed.
21:27:15 INFO  : 'ps7_post_config' command is executed.
21:27:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:16 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:16 INFO  : Memory regions updated for context APU
21:27:16 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:28:40 INFO  : Disconnected from the channel tcfchan#11.
21:28:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:41 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:28:41 INFO  : 'jtag frequency' command is executed.
21:28:41 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:41 INFO  : Context for 'APU' is selected.
21:28:42 INFO  : System reset is completed.
21:28:45 INFO  : 'after 3000' command is executed.
21:28:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:28:46 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:28:46 INFO  : Context for 'APU' is selected.
21:28:48 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:28:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:48 INFO  : Context for 'APU' is selected.
21:28:49 INFO  : 'ps7_init' command is executed.
21:28:49 INFO  : 'ps7_post_config' command is executed.
21:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:50 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:50 INFO  : Memory regions updated for context APU
21:28:50 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:29:27 INFO  : Disconnected from the channel tcfchan#12.
21:29:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:28 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:29:28 INFO  : 'jtag frequency' command is executed.
21:29:28 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:28 INFO  : Context for 'APU' is selected.
21:29:29 INFO  : System reset is completed.
21:29:32 INFO  : 'after 3000' command is executed.
21:29:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:29:33 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:29:33 INFO  : Context for 'APU' is selected.
21:29:35 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:29:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:35 INFO  : Context for 'APU' is selected.
21:29:36 INFO  : 'ps7_init' command is executed.
21:29:36 INFO  : 'ps7_post_config' command is executed.
21:29:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:37 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:37 INFO  : Memory regions updated for context APU
21:29:37 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:38:55 INFO  : Disconnected from the channel tcfchan#13.
21:38:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:56 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:38:56 INFO  : 'jtag frequency' command is executed.
21:38:56 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:56 INFO  : Context for 'APU' is selected.
21:38:56 INFO  : System reset is completed.
21:38:59 INFO  : 'after 3000' command is executed.
21:38:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:39:00 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:39:00 INFO  : Context for 'APU' is selected.
21:39:02 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:39:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:02 INFO  : Context for 'APU' is selected.
21:39:03 INFO  : 'ps7_init' command is executed.
21:39:03 INFO  : 'ps7_post_config' command is executed.
21:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:04 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:04 INFO  : Memory regions updated for context APU
21:39:04 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:22:30 INFO  : Disconnected from the channel tcfchan#14.
22:22:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:31 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:22:31 INFO  : 'jtag frequency' command is executed.
22:22:31 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:22:31 INFO  : Context for 'APU' is selected.
22:22:31 INFO  : System reset is completed.
22:22:34 INFO  : 'after 3000' command is executed.
22:22:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:22:36 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:22:36 INFO  : Context for 'APU' is selected.
22:22:38 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:22:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:38 INFO  : Context for 'APU' is selected.
22:22:39 INFO  : 'ps7_init' command is executed.
22:22:39 INFO  : 'ps7_post_config' command is executed.
22:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:39 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:39 INFO  : Memory regions updated for context APU
22:22:39 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:17:46 INFO  : Disconnected from the channel tcfchan#15.
22:02:50 INFO  : Registering command handlers for SDK TCF services
22:02:58 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/temp_xsdb_launch_script.tcl
22:03:02 INFO  : XSCT server has started successfully.
22:03:09 INFO  : Successfully done setting XSCT server connection channel  
22:03:09 INFO  : Successfully done setting SDK workspace  
22:03:09 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper.hdf.
22:03:09 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:23:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1578349164000,  Project:1578222788000
23:23:06 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:23:09 INFO  : Copied contents of /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
23:23:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:23:13 INFO  : 
23:23:14 INFO  : Updating hardware inferred compiler options for vivado_2019_1_20200105.
23:23:14 INFO  : Clearing existing target manager status.
23:23:14 INFO  : Closing and re-opening the MSS file of ther project vivado_2019_1_20200105_bsp
23:23:14 INFO  : Closing and re-opening the MSS file of ther project vivado_2019_1_20200105_bsp
23:23:14 INFO  : Closing and re-opening the MSS file of ther project vivado_2019_1_20200105_bsp
23:23:14 INFO  : Closing and re-opening the MSS file of ther project vivado_2019_1_20200105_bsp
23:23:14 INFO  : Closing and re-opening the MSS file of ther project vivado_2019_1_20200105_bsp
23:23:14 INFO  : Closing and re-opening the MSS file of ther project vivado_2019_1_20200105_bsp
23:23:15 INFO  : Closing and re-opening the MSS file of ther project vivado_2019_1_20200105_bsp
23:23:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:23:16 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:33:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1578349950000,  Project:1578349164000
23:33:26 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:33:56 INFO  : Copied contents of /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
23:34:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:34:03 INFO  : 
23:34:04 INFO  : Updating hardware inferred compiler options for vivado_2019_1_20200105.
23:34:04 INFO  : Clearing existing target manager status.
23:34:04 INFO  : Closing and re-opening the MSS file of ther project vivado_2019_1_20200105_bsp
23:34:04 INFO  : Closing and re-opening the MSS file of ther project vivado_2019_1_20200105_bsp
23:34:05 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:34:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:14:16 INFO  : Registering command handlers for SDK TCF services
21:14:19 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/temp_xsdb_launch_script.tcl
21:14:24 INFO  : XSCT server has started successfully.
21:14:32 INFO  : Successfully done setting XSCT server connection channel  
21:14:32 INFO  : Successfully done setting SDK workspace  
21:14:32 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper.hdf.
21:14:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:49 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:15:49 INFO  : 'jtag frequency' command is executed.
21:15:49 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:49 INFO  : Context for 'APU' is selected.
21:15:49 INFO  : System reset is completed.
21:15:52 INFO  : 'after 3000' command is executed.
21:15:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:15:54 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:15:54 INFO  : Context for 'APU' is selected.
21:15:54 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:15:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:54 INFO  : Context for 'APU' is selected.
21:15:55 INFO  : 'ps7_init' command is executed.
21:15:55 INFO  : 'ps7_post_config' command is executed.
21:15:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:55 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:55 INFO  : Memory regions updated for context APU
21:15:55 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:18:35 INFO  : Disconnected from the channel tcfchan#1.
21:18:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:36 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:18:36 INFO  : 'jtag frequency' command is executed.
21:18:36 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:18:36 INFO  : Context for 'APU' is selected.
21:18:36 INFO  : System reset is completed.
21:18:39 INFO  : 'after 3000' command is executed.
21:18:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:18:41 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:18:41 INFO  : Context for 'APU' is selected.
21:18:42 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:18:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:18:42 INFO  : Context for 'APU' is selected.
21:18:43 INFO  : 'ps7_init' command is executed.
21:18:43 INFO  : 'ps7_post_config' command is executed.
21:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:44 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:18:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:18:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:44 INFO  : Memory regions updated for context APU
21:18:44 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:38:22 INFO  : Disconnected from the channel tcfchan#2.
22:38:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:23 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:38:23 INFO  : 'jtag frequency' command is executed.
22:38:23 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:38:24 INFO  : Context for 'APU' is selected.
22:38:24 INFO  : System reset is completed.
22:38:27 INFO  : 'after 3000' command is executed.
22:38:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:38:28 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:38:28 INFO  : Context for 'APU' is selected.
22:38:30 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:38:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:38:30 INFO  : Context for 'APU' is selected.
22:38:31 INFO  : 'ps7_init' command is executed.
22:38:31 INFO  : 'ps7_post_config' command is executed.
22:38:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:31 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:38:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:38:31 INFO  : Memory regions updated for context APU
22:38:31 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:38:40 INFO  : Disconnected from the channel tcfchan#3.
22:38:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:41 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:38:41 INFO  : 'jtag frequency' command is executed.
22:38:41 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:38:41 INFO  : Context for 'APU' is selected.
22:38:41 INFO  : System reset is completed.
22:38:44 INFO  : 'after 3000' command is executed.
22:38:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:38:46 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:38:46 INFO  : Context for 'APU' is selected.
22:38:48 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:38:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:38:48 INFO  : Context for 'APU' is selected.
22:38:48 INFO  : 'ps7_init' command is executed.
22:38:48 INFO  : 'ps7_post_config' command is executed.
22:38:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:49 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:38:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:38:49 INFO  : Memory regions updated for context APU
22:38:49 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:40:08 INFO  : Disconnected from the channel tcfchan#4.
22:40:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:10 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:40:10 INFO  : 'jtag frequency' command is executed.
22:40:10 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:40:10 INFO  : Context for 'APU' is selected.
22:40:10 INFO  : System reset is completed.
22:40:13 INFO  : 'after 3000' command is executed.
22:40:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:40:14 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:40:14 INFO  : Context for 'APU' is selected.
22:40:16 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:40:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:16 INFO  : Context for 'APU' is selected.
22:40:17 INFO  : 'ps7_init' command is executed.
22:40:17 INFO  : 'ps7_post_config' command is executed.
22:40:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:17 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:17 INFO  : Memory regions updated for context APU
22:40:17 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:41:32 INFO  : Disconnected from the channel tcfchan#5.
22:41:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:33 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:41:33 INFO  : 'jtag frequency' command is executed.
22:41:33 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:33 INFO  : Context for 'APU' is selected.
22:41:34 INFO  : System reset is completed.
22:41:37 INFO  : 'after 3000' command is executed.
22:41:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:41:38 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:41:38 INFO  : Context for 'APU' is selected.
22:41:40 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:41:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:40 INFO  : Context for 'APU' is selected.
22:41:41 INFO  : 'ps7_init' command is executed.
22:41:41 INFO  : 'ps7_post_config' command is executed.
22:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:41 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:41 INFO  : Memory regions updated for context APU
22:41:41 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:42:47 INFO  : Disconnected from the channel tcfchan#6.
22:42:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:48 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:42:48 INFO  : 'jtag frequency' command is executed.
22:42:48 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:42:48 INFO  : Context for 'APU' is selected.
22:42:49 INFO  : System reset is completed.
22:42:52 INFO  : 'after 3000' command is executed.
22:42:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:42:53 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:42:53 INFO  : Context for 'APU' is selected.
22:42:55 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:42:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:55 INFO  : Context for 'APU' is selected.
22:42:56 INFO  : 'ps7_init' command is executed.
22:42:56 INFO  : 'ps7_post_config' command is executed.
22:42:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:56 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:56 INFO  : Memory regions updated for context APU
22:42:56 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:50:06 INFO  : Disconnected from the channel tcfchan#7.
22:50:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:07 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:50:07 INFO  : 'jtag frequency' command is executed.
22:50:07 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:50:07 INFO  : Context for 'APU' is selected.
22:50:07 INFO  : System reset is completed.
22:50:10 INFO  : 'after 3000' command is executed.
22:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:50:11 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:50:11 INFO  : Context for 'APU' is selected.
22:50:13 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:50:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:13 INFO  : Context for 'APU' is selected.
22:50:14 INFO  : 'ps7_init' command is executed.
22:50:14 INFO  : 'ps7_post_config' command is executed.
22:50:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:15 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:15 INFO  : Memory regions updated for context APU
22:50:15 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:51:56 INFO  : Disconnected from the channel tcfchan#8.
23:51:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:57 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:51:57 INFO  : 'jtag frequency' command is executed.
23:51:57 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:51:57 INFO  : Context for 'APU' is selected.
23:51:57 INFO  : System reset is completed.
23:52:00 INFO  : 'after 3000' command is executed.
23:52:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:52:02 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:52:02 INFO  : Context for 'APU' is selected.
23:52:04 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:52:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:04 INFO  : Context for 'APU' is selected.
23:52:05 INFO  : 'ps7_init' command is executed.
23:52:05 INFO  : 'ps7_post_config' command is executed.
23:52:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:05 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:05 INFO  : Memory regions updated for context APU
23:52:05 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:20:56 INFO  : Disconnected from the channel tcfchan#9.
00:20:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:57 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:20:57 INFO  : 'jtag frequency' command is executed.
00:20:57 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:20:57 INFO  : Context for 'APU' is selected.
00:20:57 INFO  : System reset is completed.
00:21:00 INFO  : 'after 3000' command is executed.
00:21:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:21:01 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:21:01 INFO  : Context for 'APU' is selected.
00:21:04 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:21:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:04 INFO  : Context for 'APU' is selected.
00:21:04 INFO  : 'ps7_init' command is executed.
00:21:04 INFO  : 'ps7_post_config' command is executed.
00:21:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:05 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:05 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:05 INFO  : Memory regions updated for context APU
00:21:05 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:21:46 INFO  : Disconnected from the channel tcfchan#10.
00:21:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:48 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:21:48 INFO  : 'jtag frequency' command is executed.
00:21:48 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:21:48 INFO  : Context for 'APU' is selected.
00:21:48 INFO  : System reset is completed.
00:21:51 INFO  : 'after 3000' command is executed.
00:21:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:21:52 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:21:52 INFO  : Context for 'APU' is selected.
00:21:55 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:21:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:55 INFO  : Context for 'APU' is selected.
00:21:55 INFO  : 'ps7_init' command is executed.
00:21:55 INFO  : 'ps7_post_config' command is executed.
00:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:56 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:56 INFO  : Memory regions updated for context APU
00:21:56 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:23:07 INFO  : Disconnected from the channel tcfchan#11.
00:23:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:08 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
00:23:08 INFO  : 'jtag frequency' command is executed.
00:23:08 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:08 INFO  : Context for 'APU' is selected.
00:23:08 INFO  : System reset is completed.
00:23:11 INFO  : 'after 3000' command is executed.
00:23:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:23:13 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:23:13 INFO  : Context for 'APU' is selected.
00:23:15 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:23:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:15 INFO  : Context for 'APU' is selected.
00:23:16 INFO  : 'ps7_init' command is executed.
00:23:16 INFO  : 'ps7_post_config' command is executed.
00:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:16 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:17 INFO  : Memory regions updated for context APU
00:23:17 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
00:23:35 INFO  : Disconnected from the channel tcfchan#12.
22:20:35 INFO  : Registering command handlers for SDK TCF services
22:20:37 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/temp_xsdb_launch_script.tcl
22:20:42 INFO  : XSCT server has started successfully.
22:20:50 INFO  : Successfully done setting XSCT server connection channel  
22:20:50 INFO  : Successfully done setting SDK workspace  
22:20:50 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper.hdf.
22:20:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:27:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:36 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:27:36 INFO  : 'jtag frequency' command is executed.
22:27:36 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:36 INFO  : Context for 'APU' is selected.
22:27:36 INFO  : System reset is completed.
22:27:39 INFO  : 'after 3000' command is executed.
22:27:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:27:40 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:27:40 INFO  : Context for 'APU' is selected.
22:27:41 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:27:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:41 INFO  : Context for 'APU' is selected.
22:27:41 INFO  : 'ps7_init' command is executed.
22:27:41 INFO  : 'ps7_post_config' command is executed.
22:27:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:42 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:42 INFO  : Memory regions updated for context APU
22:27:42 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:30:40 INFO  : Disconnected from the channel tcfchan#1.
22:30:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:41 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:30:41 INFO  : 'jtag frequency' command is executed.
22:30:41 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:30:41 INFO  : Context for 'APU' is selected.
22:30:41 INFO  : System reset is completed.
22:30:44 INFO  : 'after 3000' command is executed.
22:30:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:30:46 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:30:46 INFO  : Context for 'APU' is selected.
22:30:47 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:30:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:47 INFO  : Context for 'APU' is selected.
22:30:48 INFO  : 'ps7_init' command is executed.
22:30:48 INFO  : 'ps7_post_config' command is executed.
22:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:49 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:49 INFO  : Memory regions updated for context APU
22:30:49 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:31:55 INFO  : Disconnected from the channel tcfchan#2.
22:31:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:56 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:31:56 INFO  : 'jtag frequency' command is executed.
22:31:56 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:31:56 INFO  : Context for 'APU' is selected.
22:31:56 INFO  : System reset is completed.
22:31:59 INFO  : 'after 3000' command is executed.
22:31:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:32:01 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:32:01 INFO  : Context for 'APU' is selected.
22:32:02 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:32:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:02 INFO  : Context for 'APU' is selected.
22:32:03 INFO  : 'ps7_init' command is executed.
22:32:03 INFO  : 'ps7_post_config' command is executed.
22:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:04 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:04 INFO  : Memory regions updated for context APU
22:32:04 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:32:32 INFO  : Disconnected from the channel tcfchan#3.
22:32:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:33 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:32:33 INFO  : 'jtag frequency' command is executed.
22:32:33 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:33 INFO  : Context for 'APU' is selected.
22:32:33 INFO  : System reset is completed.
22:32:36 INFO  : 'after 3000' command is executed.
22:32:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:32:37 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:32:38 INFO  : Context for 'APU' is selected.
22:32:39 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:32:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:39 INFO  : Context for 'APU' is selected.
22:32:40 INFO  : 'ps7_init' command is executed.
22:32:40 INFO  : 'ps7_post_config' command is executed.
22:32:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:41 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:41 INFO  : Memory regions updated for context APU
22:32:41 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:19:52 INFO  : Disconnected from the channel tcfchan#4.
23:19:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:53 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:19:53 INFO  : 'jtag frequency' command is executed.
23:19:53 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:19:53 INFO  : Context for 'APU' is selected.
23:19:53 INFO  : System reset is completed.
23:19:56 INFO  : 'after 3000' command is executed.
23:19:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:19:58 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:19:58 INFO  : Context for 'APU' is selected.
23:19:59 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:19:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:59 INFO  : Context for 'APU' is selected.
23:20:00 INFO  : 'ps7_init' command is executed.
23:20:00 INFO  : 'ps7_post_config' command is executed.
23:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:01 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:01 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:01 INFO  : Memory regions updated for context APU
23:20:01 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:55:58 INFO  : Disconnected from the channel tcfchan#5.
22:20:00 INFO  : Registering command handlers for SDK TCF services
22:20:03 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/temp_xsdb_launch_script.tcl
22:20:08 INFO  : XSCT server has started successfully.
22:20:08 INFO  : Successfully done setting XSCT server connection channel  
22:20:17 INFO  : Successfully done setting SDK workspace  
22:20:17 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper.hdf.
22:20:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:46:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:40 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:46:40 INFO  : 'jtag frequency' command is executed.
22:46:40 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:46:40 INFO  : Context for 'APU' is selected.
22:46:40 INFO  : System reset is completed.
22:46:43 INFO  : 'after 3000' command is executed.
22:46:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:46:45 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:46:45 INFO  : Context for 'APU' is selected.
22:46:45 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:46:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:45 INFO  : Context for 'APU' is selected.
22:46:46 INFO  : 'ps7_init' command is executed.
22:46:46 INFO  : 'ps7_post_config' command is executed.
22:46:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:46 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:46 INFO  : Memory regions updated for context APU
22:46:46 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:47:05 INFO  : Disconnected from the channel tcfchan#1.
22:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:06 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:47:06 INFO  : 'jtag frequency' command is executed.
22:47:06 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:47:06 INFO  : Context for 'APU' is selected.
22:47:06 INFO  : System reset is completed.
22:47:09 INFO  : 'after 3000' command is executed.
22:47:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:47:10 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:47:11 INFO  : Context for 'APU' is selected.
22:47:12 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:47:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:12 INFO  : Context for 'APU' is selected.
22:47:13 INFO  : 'ps7_init' command is executed.
22:47:13 INFO  : 'ps7_post_config' command is executed.
22:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:14 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:14 INFO  : Memory regions updated for context APU
22:47:14 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:48:21 INFO  : Disconnected from the channel tcfchan#2.
22:48:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:22 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:48:22 INFO  : 'jtag frequency' command is executed.
22:48:22 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:48:23 INFO  : Context for 'APU' is selected.
22:48:23 INFO  : System reset is completed.
22:48:26 INFO  : 'after 3000' command is executed.
22:48:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:48:27 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:48:27 INFO  : Context for 'APU' is selected.
22:48:29 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:48:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:29 INFO  : Context for 'APU' is selected.
22:48:30 INFO  : 'ps7_init' command is executed.
22:48:30 INFO  : 'ps7_post_config' command is executed.
22:48:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:31 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:31 INFO  : Memory regions updated for context APU
22:48:31 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:49:31 INFO  : Disconnected from the channel tcfchan#3.
22:49:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:32 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:49:32 INFO  : 'jtag frequency' command is executed.
22:49:32 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:49:32 INFO  : Context for 'APU' is selected.
22:49:33 INFO  : System reset is completed.
22:49:36 INFO  : 'after 3000' command is executed.
22:49:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:49:37 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:49:37 INFO  : Context for 'APU' is selected.
22:49:39 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:49:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:39 INFO  : Context for 'APU' is selected.
22:49:40 INFO  : 'ps7_init' command is executed.
22:49:40 INFO  : 'ps7_post_config' command is executed.
22:49:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:40 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:49:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:49:40 INFO  : Memory regions updated for context APU
22:49:40 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:50:17 INFO  : Disconnected from the channel tcfchan#4.
22:50:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:19 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:50:19 INFO  : 'jtag frequency' command is executed.
22:50:19 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:50:19 INFO  : Context for 'APU' is selected.
22:50:19 INFO  : System reset is completed.
22:50:22 INFO  : 'after 3000' command is executed.
22:50:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:50:23 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:50:23 INFO  : Context for 'APU' is selected.
22:50:25 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:50:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:25 INFO  : Context for 'APU' is selected.
22:50:26 INFO  : 'ps7_init' command is executed.
22:50:26 INFO  : 'ps7_post_config' command is executed.
22:50:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:26 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:26 INFO  : Memory regions updated for context APU
22:50:26 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:51:19 INFO  : Disconnected from the channel tcfchan#5.
22:51:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:20 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:51:20 INFO  : 'jtag frequency' command is executed.
22:51:20 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:51:20 INFO  : Context for 'APU' is selected.
22:51:20 INFO  : System reset is completed.
22:51:23 INFO  : 'after 3000' command is executed.
22:51:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:51:24 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:51:24 INFO  : Context for 'APU' is selected.
22:51:27 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:51:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:27 INFO  : Context for 'APU' is selected.
22:51:27 INFO  : 'ps7_init' command is executed.
22:51:27 INFO  : 'ps7_post_config' command is executed.
22:51:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:28 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:28 INFO  : Memory regions updated for context APU
22:51:28 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:52:15 INFO  : Disconnected from the channel tcfchan#6.
22:52:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:16 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:52:16 INFO  : 'jtag frequency' command is executed.
22:52:16 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:52:16 INFO  : Context for 'APU' is selected.
22:52:17 INFO  : System reset is completed.
22:52:20 INFO  : 'after 3000' command is executed.
22:52:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:52:21 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:52:21 INFO  : Context for 'APU' is selected.
22:52:23 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:52:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:52:23 INFO  : Context for 'APU' is selected.
22:52:24 INFO  : 'ps7_init' command is executed.
22:52:24 INFO  : 'ps7_post_config' command is executed.
22:52:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:24 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:52:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:52:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:52:24 INFO  : Memory regions updated for context APU
22:52:24 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:54:12 INFO  : Disconnected from the channel tcfchan#7.
22:54:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:14 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:54:14 INFO  : 'jtag frequency' command is executed.
22:54:14 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:54:14 INFO  : Context for 'APU' is selected.
22:54:14 INFO  : System reset is completed.
22:54:17 INFO  : 'after 3000' command is executed.
22:54:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:54:18 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:54:18 INFO  : Context for 'APU' is selected.
22:54:20 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:54:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:20 INFO  : Context for 'APU' is selected.
22:54:21 INFO  : 'ps7_init' command is executed.
22:54:21 INFO  : 'ps7_post_config' command is executed.
22:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:22 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:22 INFO  : Memory regions updated for context APU
22:54:22 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:54:46 INFO  : Disconnected from the channel tcfchan#8.
22:54:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:47 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:54:47 INFO  : 'jtag frequency' command is executed.
22:54:47 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:54:47 INFO  : Context for 'APU' is selected.
22:54:47 INFO  : System reset is completed.
22:54:50 INFO  : 'after 3000' command is executed.
22:54:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:54:52 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:54:52 INFO  : Context for 'APU' is selected.
22:54:54 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:54:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:54 INFO  : Context for 'APU' is selected.
22:54:55 INFO  : 'ps7_init' command is executed.
22:54:55 INFO  : 'ps7_post_config' command is executed.
22:54:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:55 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:55 INFO  : Memory regions updated for context APU
22:54:55 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:56:01 INFO  : Disconnected from the channel tcfchan#9.
22:56:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:02 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:56:02 INFO  : 'jtag frequency' command is executed.
22:56:02 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:56:02 INFO  : Context for 'APU' is selected.
22:56:03 INFO  : System reset is completed.
22:56:06 INFO  : 'after 3000' command is executed.
22:56:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:56:07 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:56:07 INFO  : Context for 'APU' is selected.
22:56:09 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:56:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:09 INFO  : Context for 'APU' is selected.
22:56:10 INFO  : 'ps7_init' command is executed.
22:56:10 INFO  : 'ps7_post_config' command is executed.
22:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:10 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:10 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:10 INFO  : Memory regions updated for context APU
22:56:10 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:57:24 INFO  : Disconnected from the channel tcfchan#10.
22:57:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:25 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:57:25 INFO  : 'jtag frequency' command is executed.
22:57:25 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:57:25 INFO  : Context for 'APU' is selected.
22:57:25 INFO  : System reset is completed.
22:57:28 INFO  : 'after 3000' command is executed.
22:57:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:57:30 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:57:30 INFO  : Context for 'APU' is selected.
22:57:32 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:57:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:32 INFO  : Context for 'APU' is selected.
22:57:32 INFO  : 'ps7_init' command is executed.
22:57:32 INFO  : 'ps7_post_config' command is executed.
22:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:33 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:57:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:33 INFO  : Memory regions updated for context APU
22:57:33 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:59:24 INFO  : Disconnected from the channel tcfchan#11.
22:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:25 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:59:25 INFO  : 'jtag frequency' command is executed.
22:59:25 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:25 INFO  : Context for 'APU' is selected.
22:59:25 INFO  : System reset is completed.
22:59:28 INFO  : 'after 3000' command is executed.
22:59:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:59:29 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:59:30 INFO  : Context for 'APU' is selected.
22:59:31 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:59:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:32 INFO  : Context for 'APU' is selected.
22:59:32 INFO  : 'ps7_init' command is executed.
22:59:32 INFO  : 'ps7_post_config' command is executed.
22:59:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:33 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:33 INFO  : Memory regions updated for context APU
22:59:33 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:19:27 INFO  : Disconnected from the channel tcfchan#12.
23:19:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:28 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:19:28 INFO  : 'jtag frequency' command is executed.
23:19:28 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:19:28 INFO  : Context for 'APU' is selected.
23:19:28 INFO  : System reset is completed.
23:19:31 INFO  : 'after 3000' command is executed.
23:19:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:19:33 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:19:33 INFO  : Context for 'APU' is selected.
23:19:35 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:19:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:35 INFO  : Context for 'APU' is selected.
23:19:35 INFO  : 'ps7_init' command is executed.
23:19:36 INFO  : 'ps7_post_config' command is executed.
23:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:36 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:36 INFO  : Memory regions updated for context APU
23:19:36 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:26:10 INFO  : Disconnected from the channel tcfchan#13.
23:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:11 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:26:11 INFO  : 'jtag frequency' command is executed.
23:26:11 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:11 INFO  : Context for 'APU' is selected.
23:26:11 INFO  : System reset is completed.
23:26:14 INFO  : 'after 3000' command is executed.
23:26:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:26:16 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:26:16 INFO  : Context for 'APU' is selected.
23:26:18 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:26:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:18 INFO  : Context for 'APU' is selected.
23:26:19 INFO  : 'ps7_init' command is executed.
23:26:19 INFO  : 'ps7_post_config' command is executed.
23:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:19 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:19 INFO  : Memory regions updated for context APU
23:26:19 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:35:35 INFO  : Disconnected from the channel tcfchan#14.
23:35:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:37 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:35:37 INFO  : 'jtag frequency' command is executed.
23:35:37 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:35:37 INFO  : Context for 'APU' is selected.
23:35:37 INFO  : System reset is completed.
23:35:40 INFO  : 'after 3000' command is executed.
23:35:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:35:41 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:35:41 INFO  : Context for 'APU' is selected.
23:35:43 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:35:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:43 INFO  : Context for 'APU' is selected.
23:35:44 INFO  : 'ps7_init' command is executed.
23:35:44 INFO  : 'ps7_post_config' command is executed.
23:35:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:44 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:45 INFO  : Memory regions updated for context APU
23:35:45 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:37:25 INFO  : Disconnected from the channel tcfchan#15.
23:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:26 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
23:37:26 INFO  : 'jtag frequency' command is executed.
23:37:26 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:37:26 INFO  : Context for 'APU' is selected.
23:37:26 INFO  : System reset is completed.
23:37:29 INFO  : 'after 3000' command is executed.
23:37:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:37:31 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:37:31 INFO  : Context for 'APU' is selected.
23:37:33 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:37:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:33 INFO  : Context for 'APU' is selected.
23:37:33 INFO  : 'ps7_init' command is executed.
23:37:33 INFO  : 'ps7_post_config' command is executed.
23:37:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:34 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:34 INFO  : Memory regions updated for context APU
23:37:34 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
23:50:25 INFO  : Disconnected from the channel tcfchan#16.
17:53:25 INFO  : Registering command handlers for SDK TCF services
17:53:32 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/temp_xsdb_launch_script.tcl
17:53:36 INFO  : XSCT server has started successfully.
17:53:53 INFO  : Successfully done setting XSCT server connection channel  
17:53:53 INFO  : Successfully done setting SDK workspace  
17:53:53 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper.hdf.
17:53:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:59:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1578612897000,  Project:1578349950000
17:59:27 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:59:29 INFO  : Copied contents of /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
17:59:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:59:40 INFO  : 
17:59:41 INFO  : Updating hardware inferred compiler options for vivado_2019_1_20200105.
17:59:41 INFO  : Clearing existing target manager status.
18:30:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:04 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:30:04 INFO  : 'jtag frequency' command is executed.
18:30:04 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:30:04 INFO  : Context for 'APU' is selected.
18:30:04 INFO  : System reset is completed.
18:30:07 INFO  : 'after 3000' command is executed.
18:30:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:30:09 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:30:09 INFO  : Context for 'APU' is selected.
18:30:09 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:30:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:09 INFO  : Context for 'APU' is selected.
18:30:09 INFO  : 'ps7_init' command is executed.
18:30:09 INFO  : 'ps7_post_config' command is executed.
18:30:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:10 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:10 INFO  : Memory regions updated for context APU
18:30:10 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:31:56 INFO  : Disconnected from the channel tcfchan#1.
18:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:57 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:31:57 INFO  : 'jtag frequency' command is executed.
18:31:57 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:31:57 INFO  : Context for 'APU' is selected.
18:31:57 INFO  : System reset is completed.
18:32:00 INFO  : 'after 3000' command is executed.
18:32:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:32:02 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:32:02 INFO  : Context for 'APU' is selected.
18:32:04 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:32:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:04 INFO  : Context for 'APU' is selected.
18:32:04 INFO  : 'ps7_init' command is executed.
18:32:04 INFO  : 'ps7_post_config' command is executed.
18:32:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:05 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:05 INFO  : Memory regions updated for context APU
18:32:05 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:32:36 INFO  : Disconnected from the channel tcfchan#2.
18:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:37 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:32:37 INFO  : 'jtag frequency' command is executed.
18:32:37 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:37 INFO  : Context for 'APU' is selected.
18:32:37 INFO  : System reset is completed.
18:32:40 INFO  : 'after 3000' command is executed.
18:32:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:32:41 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:32:42 INFO  : Context for 'APU' is selected.
18:32:42 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:32:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:42 INFO  : Context for 'APU' is selected.
18:32:42 INFO  : 'ps7_init' command is executed.
18:32:42 INFO  : 'ps7_post_config' command is executed.
18:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:43 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:43 INFO  : Memory regions updated for context APU
18:32:43 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:33:48 INFO  : Disconnected from the channel tcfchan#3.
18:33:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:50 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:33:50 INFO  : 'jtag frequency' command is executed.
18:33:50 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:33:50 INFO  : Context for 'APU' is selected.
18:33:50 INFO  : System reset is completed.
18:33:53 INFO  : 'after 3000' command is executed.
18:33:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:33:54 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:33:54 INFO  : Context for 'APU' is selected.
18:33:54 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:33:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:54 INFO  : Context for 'APU' is selected.
18:33:55 INFO  : 'ps7_init' command is executed.
18:33:55 INFO  : 'ps7_post_config' command is executed.
18:33:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:55 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:55 INFO  : Memory regions updated for context APU
18:33:55 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:35:25 INFO  : Disconnected from the channel tcfchan#4.
18:35:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:27 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:35:27 INFO  : 'jtag frequency' command is executed.
18:35:27 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:35:27 INFO  : Context for 'APU' is selected.
18:35:27 INFO  : System reset is completed.
18:35:30 INFO  : 'after 3000' command is executed.
18:35:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:35:31 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:35:31 INFO  : Context for 'APU' is selected.
18:35:31 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:35:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:31 INFO  : Context for 'APU' is selected.
18:35:32 INFO  : 'ps7_init' command is executed.
18:35:32 INFO  : 'ps7_post_config' command is executed.
18:35:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:33 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:33 INFO  : Memory regions updated for context APU
18:35:33 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:36:54 INFO  : Disconnected from the channel tcfchan#5.
18:36:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:55 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:36:55 INFO  : 'jtag frequency' command is executed.
18:36:55 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:36:55 INFO  : Context for 'APU' is selected.
18:36:55 INFO  : System reset is completed.
18:36:58 INFO  : 'after 3000' command is executed.
18:36:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:37:00 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:37:00 INFO  : Context for 'APU' is selected.
18:37:00 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:37:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:00 INFO  : Context for 'APU' is selected.
18:37:00 INFO  : 'ps7_init' command is executed.
18:37:00 INFO  : 'ps7_post_config' command is executed.
18:37:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:01 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:01 INFO  : Memory regions updated for context APU
18:37:01 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:38:31 INFO  : Disconnected from the channel tcfchan#6.
18:38:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:32 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:38:32 INFO  : 'jtag frequency' command is executed.
18:38:32 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:32 INFO  : Context for 'APU' is selected.
18:38:32 INFO  : System reset is completed.
18:38:35 INFO  : 'after 3000' command is executed.
18:38:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:38:36 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:38:36 INFO  : Context for 'APU' is selected.
18:38:36 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:38:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:36 INFO  : Context for 'APU' is selected.
18:38:37 INFO  : 'ps7_init' command is executed.
18:38:37 INFO  : 'ps7_post_config' command is executed.
18:38:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:38 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:38 INFO  : Memory regions updated for context APU
18:38:38 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:39:02 INFO  : Disconnected from the channel tcfchan#7.
18:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:03 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:39:03 INFO  : 'jtag frequency' command is executed.
18:39:03 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:39:03 INFO  : Context for 'APU' is selected.
18:39:03 INFO  : System reset is completed.
18:39:06 INFO  : 'after 3000' command is executed.
18:39:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:39:07 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:39:07 INFO  : Context for 'APU' is selected.
18:39:07 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:39:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:08 INFO  : Context for 'APU' is selected.
18:39:08 INFO  : 'ps7_init' command is executed.
18:39:08 INFO  : 'ps7_post_config' command is executed.
18:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:09 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:09 INFO  : Memory regions updated for context APU
18:39:09 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:40:10 INFO  : Disconnected from the channel tcfchan#8.
18:40:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:11 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:40:11 INFO  : 'jtag frequency' command is executed.
18:40:11 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:12 INFO  : Context for 'APU' is selected.
18:40:12 INFO  : System reset is completed.
18:40:15 INFO  : 'after 3000' command is executed.
18:40:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:40:16 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:40:16 INFO  : Context for 'APU' is selected.
18:40:16 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:40:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:16 INFO  : Context for 'APU' is selected.
18:40:17 INFO  : 'ps7_init' command is executed.
18:40:17 INFO  : 'ps7_post_config' command is executed.
18:40:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:17 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:17 INFO  : Memory regions updated for context APU
18:40:17 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:41:19 INFO  : Disconnected from the channel tcfchan#9.
18:41:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:20 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:41:20 INFO  : 'jtag frequency' command is executed.
18:41:20 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:41:20 INFO  : Context for 'APU' is selected.
18:41:21 INFO  : System reset is completed.
18:41:24 INFO  : 'after 3000' command is executed.
18:41:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:41:25 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:41:25 INFO  : Context for 'APU' is selected.
18:41:25 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:41:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:25 INFO  : Context for 'APU' is selected.
18:41:26 INFO  : 'ps7_init' command is executed.
18:41:26 INFO  : 'ps7_post_config' command is executed.
18:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:26 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:26 INFO  : Memory regions updated for context APU
18:41:26 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:41:55 INFO  : Disconnected from the channel tcfchan#10.
18:41:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:57 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:41:57 INFO  : 'jtag frequency' command is executed.
18:41:57 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:41:57 INFO  : Context for 'APU' is selected.
18:41:57 INFO  : System reset is completed.
18:42:00 INFO  : 'after 3000' command is executed.
18:42:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:42:01 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:42:01 INFO  : Context for 'APU' is selected.
18:42:01 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:42:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:01 INFO  : Context for 'APU' is selected.
18:42:02 INFO  : 'ps7_init' command is executed.
18:42:02 INFO  : 'ps7_post_config' command is executed.
18:42:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:03 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:03 INFO  : Memory regions updated for context APU
18:42:03 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:42:42 INFO  : Disconnected from the channel tcfchan#11.
18:42:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:44 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:42:44 INFO  : 'jtag frequency' command is executed.
18:42:44 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:44 INFO  : Context for 'APU' is selected.
18:42:44 INFO  : System reset is completed.
18:42:47 INFO  : 'after 3000' command is executed.
18:42:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:42:48 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:42:48 INFO  : Context for 'APU' is selected.
18:42:48 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:42:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:48 INFO  : Context for 'APU' is selected.
18:42:49 INFO  : 'ps7_init' command is executed.
18:42:49 INFO  : 'ps7_post_config' command is executed.
18:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:49 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:49 INFO  : Memory regions updated for context APU
18:42:49 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:44:32 INFO  : Disconnected from the channel tcfchan#12.
18:44:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:34 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:44:34 INFO  : 'jtag frequency' command is executed.
18:44:34 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:44:34 INFO  : Context for 'APU' is selected.
18:44:34 INFO  : System reset is completed.
18:44:37 INFO  : 'after 3000' command is executed.
18:44:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:44:38 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:44:38 INFO  : Context for 'APU' is selected.
18:44:38 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:44:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:38 INFO  : Context for 'APU' is selected.
18:44:39 INFO  : 'ps7_init' command is executed.
18:44:39 INFO  : 'ps7_post_config' command is executed.
18:44:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:40 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:40 INFO  : Memory regions updated for context APU
18:44:40 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:46:12 INFO  : Disconnected from the channel tcfchan#13.
18:46:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:13 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:46:13 INFO  : 'jtag frequency' command is executed.
18:46:13 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:13 INFO  : Context for 'APU' is selected.
18:46:13 INFO  : System reset is completed.
18:46:16 INFO  : 'after 3000' command is executed.
18:46:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:46:18 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:46:18 INFO  : Context for 'APU' is selected.
18:46:18 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:46:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:18 INFO  : Context for 'APU' is selected.
18:46:18 INFO  : 'ps7_init' command is executed.
18:46:18 INFO  : 'ps7_post_config' command is executed.
18:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:19 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:19 INFO  : Memory regions updated for context APU
18:46:19 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:47:10 INFO  : Disconnected from the channel tcfchan#14.
18:47:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:11 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:47:11 INFO  : 'jtag frequency' command is executed.
18:47:11 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:47:11 INFO  : Context for 'APU' is selected.
18:47:11 INFO  : System reset is completed.
18:47:14 INFO  : 'after 3000' command is executed.
18:47:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:47:15 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:47:15 INFO  : Context for 'APU' is selected.
18:47:15 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:47:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:15 INFO  : Context for 'APU' is selected.
18:47:16 INFO  : 'ps7_init' command is executed.
18:47:16 INFO  : 'ps7_post_config' command is executed.
18:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:17 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:17 INFO  : Memory regions updated for context APU
18:47:17 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:49:38 INFO  : Disconnected from the channel tcfchan#15.
18:49:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:39 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:49:39 INFO  : 'jtag frequency' command is executed.
18:49:39 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:49:39 INFO  : Context for 'APU' is selected.
18:49:39 INFO  : System reset is completed.
18:49:42 INFO  : 'after 3000' command is executed.
18:49:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:49:44 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:49:44 INFO  : Context for 'APU' is selected.
18:49:44 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:49:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:44 INFO  : Context for 'APU' is selected.
18:49:45 INFO  : 'ps7_init' command is executed.
18:49:45 INFO  : 'ps7_post_config' command is executed.
18:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:45 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:45 INFO  : Memory regions updated for context APU
18:49:45 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:50:16 INFO  : Disconnected from the channel tcfchan#16.
18:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:17 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:50:17 INFO  : 'jtag frequency' command is executed.
18:50:17 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:17 INFO  : Context for 'APU' is selected.
18:50:17 INFO  : System reset is completed.
18:50:20 INFO  : 'after 3000' command is executed.
18:50:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:50:22 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:50:22 INFO  : Context for 'APU' is selected.
18:50:22 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:50:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:22 INFO  : Context for 'APU' is selected.
18:50:23 INFO  : 'ps7_init' command is executed.
18:50:23 INFO  : 'ps7_post_config' command is executed.
18:50:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:23 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:23 INFO  : Memory regions updated for context APU
18:50:23 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:51:34 INFO  : Disconnected from the channel tcfchan#17.
18:51:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:35 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:51:35 INFO  : 'jtag frequency' command is executed.
18:51:35 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:51:36 INFO  : Context for 'APU' is selected.
18:51:36 INFO  : System reset is completed.
18:51:39 INFO  : 'after 3000' command is executed.
18:51:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:51:40 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:51:40 INFO  : Context for 'APU' is selected.
18:51:40 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:51:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:40 INFO  : Context for 'APU' is selected.
18:51:41 INFO  : 'ps7_init' command is executed.
18:51:41 INFO  : 'ps7_post_config' command is executed.
18:51:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:41 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:41 INFO  : Memory regions updated for context APU
18:51:41 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:56:08 INFO  : Disconnected from the channel tcfchan#18.
18:56:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:10 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:56:10 INFO  : 'jtag frequency' command is executed.
18:56:10 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:10 INFO  : Context for 'APU' is selected.
18:56:10 INFO  : System reset is completed.
18:56:13 INFO  : 'after 3000' command is executed.
18:56:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:56:14 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:56:14 INFO  : Context for 'APU' is selected.
18:56:14 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:56:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:14 INFO  : Context for 'APU' is selected.
18:56:15 INFO  : 'ps7_init' command is executed.
18:56:15 INFO  : 'ps7_post_config' command is executed.
18:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:16 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:16 INFO  : Memory regions updated for context APU
18:56:16 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
18:57:12 INFO  : Disconnected from the channel tcfchan#19.
18:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:13 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
18:57:13 INFO  : 'jtag frequency' command is executed.
18:57:13 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:13 INFO  : Context for 'APU' is selected.
18:57:13 INFO  : System reset is completed.
18:57:16 INFO  : 'after 3000' command is executed.
18:57:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
18:57:18 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:57:18 INFO  : Context for 'APU' is selected.
18:57:18 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:57:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:18 INFO  : Context for 'APU' is selected.
18:57:18 INFO  : 'ps7_init' command is executed.
18:57:18 INFO  : 'ps7_post_config' command is executed.
18:57:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:19 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:19 INFO  : Memory regions updated for context APU
18:57:19 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
19:11:18 INFO  : Disconnected from the channel tcfchan#20.
21:40:18 INFO  : Registering command handlers for SDK TCF services
21:40:25 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/temp_xsdb_launch_script.tcl
21:40:29 INFO  : XSCT server has started successfully.
21:40:29 INFO  : Successfully done setting XSCT server connection channel  
21:40:37 INFO  : Successfully done setting SDK workspace  
21:40:37 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper.hdf.
21:40:37 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:44:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:20 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:44:20 INFO  : 'jtag frequency' command is executed.
21:44:20 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:44:20 INFO  : Context for 'APU' is selected.
21:44:20 INFO  : System reset is completed.
21:44:23 INFO  : 'after 3000' command is executed.
21:44:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:44:24 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:44:24 INFO  : Context for 'APU' is selected.
21:44:25 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:44:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:25 INFO  : Context for 'APU' is selected.
21:44:25 INFO  : 'ps7_init' command is executed.
21:44:25 INFO  : 'ps7_post_config' command is executed.
21:44:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:26 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:26 INFO  : Memory regions updated for context APU
21:44:26 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:44:55 INFO  : Disconnected from the channel tcfchan#1.
21:44:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:56 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:44:56 INFO  : 'jtag frequency' command is executed.
21:44:56 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:44:56 INFO  : Context for 'APU' is selected.
21:44:56 INFO  : System reset is completed.
21:44:59 INFO  : 'after 3000' command is executed.
21:44:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:45:01 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:45:01 INFO  : Context for 'APU' is selected.
21:45:02 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:45:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:02 INFO  : Context for 'APU' is selected.
21:45:03 INFO  : 'ps7_init' command is executed.
21:45:03 INFO  : 'ps7_post_config' command is executed.
21:45:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:04 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:04 INFO  : Memory regions updated for context APU
21:45:04 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:45:22 INFO  : Disconnected from the channel tcfchan#2.
21:45:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:23 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:45:23 INFO  : 'jtag frequency' command is executed.
21:45:23 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:45:23 INFO  : Context for 'APU' is selected.
21:45:24 INFO  : System reset is completed.
21:45:27 INFO  : 'after 3000' command is executed.
21:45:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:45:28 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:45:28 INFO  : Context for 'APU' is selected.
21:45:30 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:45:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:30 INFO  : Context for 'APU' is selected.
21:45:31 INFO  : 'ps7_init' command is executed.
21:45:31 INFO  : 'ps7_post_config' command is executed.
21:45:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:31 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:31 INFO  : Memory regions updated for context APU
21:45:31 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:46:45 INFO  : Disconnected from the channel tcfchan#3.
21:46:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:46 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:46:46 INFO  : 'jtag frequency' command is executed.
21:46:46 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:46 INFO  : Context for 'APU' is selected.
21:46:46 INFO  : System reset is completed.
21:46:49 INFO  : 'after 3000' command is executed.
21:46:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:46:51 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:46:51 INFO  : Context for 'APU' is selected.
21:46:52 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:46:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:52 INFO  : Context for 'APU' is selected.
21:46:53 INFO  : 'ps7_init' command is executed.
21:46:53 INFO  : 'ps7_post_config' command is executed.
21:46:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:54 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:54 INFO  : Memory regions updated for context APU
21:46:54 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:48:16 INFO  : Disconnected from the channel tcfchan#4.
21:48:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:17 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:48:17 INFO  : 'jtag frequency' command is executed.
21:48:17 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:17 INFO  : Context for 'APU' is selected.
21:48:18 INFO  : System reset is completed.
21:48:21 INFO  : 'after 3000' command is executed.
21:48:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:48:22 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:48:22 INFO  : Context for 'APU' is selected.
21:48:24 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:48:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:24 INFO  : Context for 'APU' is selected.
21:48:24 INFO  : 'ps7_init' command is executed.
21:48:24 INFO  : 'ps7_post_config' command is executed.
21:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:25 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:25 INFO  : Memory regions updated for context APU
21:48:25 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:49:33 INFO  : Disconnected from the channel tcfchan#5.
21:49:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:34 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:49:34 INFO  : 'jtag frequency' command is executed.
21:49:34 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:49:34 INFO  : Context for 'APU' is selected.
21:49:35 INFO  : System reset is completed.
21:49:38 INFO  : 'after 3000' command is executed.
21:49:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:49:39 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:49:39 INFO  : Context for 'APU' is selected.
21:49:41 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:49:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:41 INFO  : Context for 'APU' is selected.
21:49:42 INFO  : 'ps7_init' command is executed.
21:49:42 INFO  : 'ps7_post_config' command is executed.
21:49:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:42 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:42 INFO  : Memory regions updated for context APU
21:49:42 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:50:30 INFO  : Disconnected from the channel tcfchan#6.
21:50:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:32 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:50:32 INFO  : 'jtag frequency' command is executed.
21:50:32 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:32 INFO  : Context for 'APU' is selected.
21:50:32 INFO  : System reset is completed.
21:50:35 INFO  : 'after 3000' command is executed.
21:50:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:50:36 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:50:36 INFO  : Context for 'APU' is selected.
21:50:38 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:50:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:38 INFO  : Context for 'APU' is selected.
21:50:39 INFO  : 'ps7_init' command is executed.
21:50:39 INFO  : 'ps7_post_config' command is executed.
21:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:40 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:40 INFO  : Memory regions updated for context APU
21:50:40 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:50:40 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:50:40 INFO  : 'jtag frequency' command is executed.
21:50:40 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:40 INFO  : Context for 'APU' is selected.
21:50:40 INFO  : System reset is completed.
21:50:43 INFO  : 'after 3000' command is executed.
21:50:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:50:45 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:50:45 INFO  : Context for 'APU' is selected.
21:50:45 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:50:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:45 INFO  : Context for 'APU' is selected.
21:50:45 INFO  : 'ps7_init' command is executed.
21:50:45 INFO  : 'ps7_post_config' command is executed.
21:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:46 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:46 INFO  : Memory regions updated for context APU
21:50:46 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:51:32 INFO  : Disconnected from the channel tcfchan#7.
21:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:33 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:51:33 INFO  : 'jtag frequency' command is executed.
21:51:33 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:33 INFO  : Context for 'APU' is selected.
21:51:34 INFO  : System reset is completed.
21:51:37 INFO  : 'after 3000' command is executed.
21:51:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:51:38 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:51:38 INFO  : Context for 'APU' is selected.
21:51:40 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:51:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:40 INFO  : Context for 'APU' is selected.
21:51:41 INFO  : 'ps7_init' command is executed.
21:51:41 INFO  : 'ps7_post_config' command is executed.
21:51:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:41 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:41 INFO  : Memory regions updated for context APU
21:51:41 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:52:49 INFO  : Disconnected from the channel tcfchan#8.
21:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:50 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:52:50 INFO  : 'jtag frequency' command is executed.
21:52:50 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:52:50 INFO  : Context for 'APU' is selected.
21:52:50 INFO  : System reset is completed.
21:52:53 INFO  : 'after 3000' command is executed.
21:52:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:52:55 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:52:55 INFO  : Context for 'APU' is selected.
21:52:57 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:52:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:57 INFO  : Context for 'APU' is selected.
21:52:57 INFO  : 'ps7_init' command is executed.
21:52:57 INFO  : 'ps7_post_config' command is executed.
21:52:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:58 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:58 INFO  : Memory regions updated for context APU
21:52:58 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:53:04 INFO  : Disconnected from the channel tcfchan#9.
21:53:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:05 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:53:05 INFO  : 'jtag frequency' command is executed.
21:53:05 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:05 INFO  : Context for 'APU' is selected.
21:53:05 INFO  : System reset is completed.
21:53:08 INFO  : 'after 3000' command is executed.
21:53:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:53:10 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:53:10 INFO  : Context for 'APU' is selected.
21:53:12 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:53:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:12 INFO  : Context for 'APU' is selected.
21:53:13 INFO  : 'ps7_init' command is executed.
21:53:13 INFO  : 'ps7_post_config' command is executed.
21:53:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:13 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:13 INFO  : Memory regions updated for context APU
21:53:13 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:53:33 INFO  : Disconnected from the channel tcfchan#10.
21:53:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:34 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:53:34 INFO  : 'jtag frequency' command is executed.
21:53:34 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:34 INFO  : Context for 'APU' is selected.
21:53:35 INFO  : System reset is completed.
21:53:38 INFO  : 'after 3000' command is executed.
21:53:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:53:39 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:53:39 INFO  : Context for 'APU' is selected.
21:53:41 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:53:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:41 INFO  : Context for 'APU' is selected.
21:53:42 INFO  : 'ps7_init' command is executed.
21:53:42 INFO  : 'ps7_post_config' command is executed.
21:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:42 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:42 INFO  : Memory regions updated for context APU
21:53:42 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:54:28 INFO  : Disconnected from the channel tcfchan#11.
21:54:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:29 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:54:29 INFO  : 'jtag frequency' command is executed.
21:54:29 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:29 INFO  : Context for 'APU' is selected.
21:54:29 INFO  : System reset is completed.
21:54:32 INFO  : 'after 3000' command is executed.
21:54:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:54:34 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:54:34 INFO  : Context for 'APU' is selected.
21:54:36 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:54:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:36 INFO  : Context for 'APU' is selected.
21:54:37 INFO  : 'ps7_init' command is executed.
21:54:37 INFO  : 'ps7_post_config' command is executed.
21:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:37 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:37 INFO  : Memory regions updated for context APU
21:54:37 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:55:16 INFO  : Disconnected from the channel tcfchan#12.
21:55:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:17 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:55:17 INFO  : 'jtag frequency' command is executed.
21:55:17 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:17 INFO  : Context for 'APU' is selected.
21:55:17 INFO  : System reset is completed.
21:55:20 INFO  : 'after 3000' command is executed.
21:55:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:55:22 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:55:22 INFO  : Context for 'APU' is selected.
21:55:24 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:55:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:24 INFO  : Context for 'APU' is selected.
21:55:25 INFO  : 'ps7_init' command is executed.
21:55:25 INFO  : 'ps7_post_config' command is executed.
21:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:25 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:25 INFO  : Memory regions updated for context APU
21:55:25 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:56:02 INFO  : Disconnected from the channel tcfchan#13.
21:56:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:03 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:56:03 INFO  : 'jtag frequency' command is executed.
21:56:03 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:03 INFO  : Context for 'APU' is selected.
21:56:03 INFO  : System reset is completed.
21:56:06 INFO  : 'after 3000' command is executed.
21:56:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:56:07 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:56:08 INFO  : Context for 'APU' is selected.
21:56:09 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:56:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:09 INFO  : Context for 'APU' is selected.
21:56:10 INFO  : 'ps7_init' command is executed.
21:56:10 INFO  : 'ps7_post_config' command is executed.
21:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:11 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:11 INFO  : Memory regions updated for context APU
21:56:11 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:56:57 INFO  : Disconnected from the channel tcfchan#14.
21:56:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:58 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:56:58 INFO  : 'jtag frequency' command is executed.
21:56:58 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:58 INFO  : Context for 'APU' is selected.
21:56:59 INFO  : System reset is completed.
21:57:02 INFO  : 'after 3000' command is executed.
21:57:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:57:03 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:57:03 INFO  : Context for 'APU' is selected.
21:57:05 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:57:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:05 INFO  : Context for 'APU' is selected.
21:57:06 INFO  : 'ps7_init' command is executed.
21:57:06 INFO  : 'ps7_post_config' command is executed.
21:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:06 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:06 INFO  : Memory regions updated for context APU
21:57:06 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:57:23 INFO  : Disconnected from the channel tcfchan#15.
21:57:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:24 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:57:24 INFO  : 'jtag frequency' command is executed.
21:57:24 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:24 INFO  : Context for 'APU' is selected.
21:57:25 INFO  : System reset is completed.
21:57:28 INFO  : 'after 3000' command is executed.
21:57:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:57:29 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:57:29 INFO  : Context for 'APU' is selected.
21:57:31 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:57:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:31 INFO  : Context for 'APU' is selected.
21:57:32 INFO  : 'ps7_init' command is executed.
21:57:32 INFO  : 'ps7_post_config' command is executed.
21:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:33 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:33 INFO  : Memory regions updated for context APU
21:57:33 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:58:33 INFO  : Disconnected from the channel tcfchan#16.
21:58:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:34 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:58:34 INFO  : 'jtag frequency' command is executed.
21:58:34 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:34 INFO  : Context for 'APU' is selected.
21:58:35 INFO  : System reset is completed.
21:58:38 INFO  : 'after 3000' command is executed.
21:58:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:58:39 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:58:39 INFO  : Context for 'APU' is selected.
21:58:41 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:58:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:41 INFO  : Context for 'APU' is selected.
21:58:42 INFO  : 'ps7_init' command is executed.
21:58:42 INFO  : 'ps7_post_config' command is executed.
21:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:42 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:43 INFO  : Memory regions updated for context APU
21:58:43 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
21:59:22 INFO  : Disconnected from the channel tcfchan#17.
21:59:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:23 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
21:59:23 INFO  : 'jtag frequency' command is executed.
21:59:23 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:23 INFO  : Context for 'APU' is selected.
21:59:24 INFO  : System reset is completed.
21:59:27 INFO  : 'after 3000' command is executed.
21:59:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
21:59:28 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:59:28 INFO  : Context for 'APU' is selected.
21:59:30 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:59:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:30 INFO  : Context for 'APU' is selected.
21:59:31 INFO  : 'ps7_init' command is executed.
21:59:31 INFO  : 'ps7_post_config' command is executed.
21:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:31 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:31 INFO  : Memory regions updated for context APU
21:59:31 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:00:00 INFO  : Disconnected from the channel tcfchan#18.
22:00:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:02 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:00:02 INFO  : 'jtag frequency' command is executed.
22:00:02 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:02 INFO  : Context for 'APU' is selected.
22:00:02 INFO  : System reset is completed.
22:00:05 INFO  : 'after 3000' command is executed.
22:00:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:00:06 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:00:06 INFO  : Context for 'APU' is selected.
22:00:08 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:00:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:08 INFO  : Context for 'APU' is selected.
22:00:09 INFO  : 'ps7_init' command is executed.
22:00:09 INFO  : 'ps7_post_config' command is executed.
22:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:10 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:10 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:10 INFO  : Memory regions updated for context APU
22:00:10 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:01:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:01:14 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:01:27 INFO  : Disconnected from the channel tcfchan#19.
22:01:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:29 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:01:29 INFO  : 'jtag frequency' command is executed.
22:01:29 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:29 INFO  : Context for 'APU' is selected.
22:01:29 INFO  : System reset is completed.
22:01:32 INFO  : 'after 3000' command is executed.
22:01:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:01:33 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:01:33 INFO  : Context for 'APU' is selected.
22:01:35 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:01:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:35 INFO  : Context for 'APU' is selected.
22:01:36 INFO  : 'ps7_init' command is executed.
22:01:36 INFO  : 'ps7_post_config' command is executed.
22:01:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:37 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:37 INFO  : Memory regions updated for context APU
22:01:37 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:01:48 INFO  : Disconnected from the channel tcfchan#20.
22:02:08 INFO  : Registering command handlers for SDK TCF services
22:02:10 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/temp_xsdb_launch_script.tcl
22:02:13 INFO  : XSCT server has started successfully.
22:02:13 INFO  : Successfully done setting XSCT server connection channel  
22:02:13 INFO  : Successfully done setting SDK workspace  
22:02:13 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper.hdf.
22:02:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:02:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:31 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:02:31 INFO  : 'jtag frequency' command is executed.
22:02:31 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:31 INFO  : Context for 'APU' is selected.
22:02:31 INFO  : System reset is completed.
22:02:34 INFO  : 'after 3000' command is executed.
22:02:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:02:36 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:02:36 INFO  : Context for 'APU' is selected.
22:02:36 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:02:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:36 INFO  : Context for 'APU' is selected.
22:02:37 INFO  : 'ps7_init' command is executed.
22:02:37 INFO  : 'ps7_post_config' command is executed.
22:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:37 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:37 INFO  : Memory regions updated for context APU
22:02:37 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:02:52 INFO  : Disconnected from the channel tcfchan#1.
22:02:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:53 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:02:53 INFO  : 'jtag frequency' command is executed.
22:02:53 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:53 INFO  : Context for 'APU' is selected.
22:02:54 INFO  : System reset is completed.
22:02:57 INFO  : 'after 3000' command is executed.
22:02:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:02:58 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:02:58 INFO  : Context for 'APU' is selected.
22:03:00 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:03:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:00 INFO  : Context for 'APU' is selected.
22:03:00 INFO  : 'ps7_init' command is executed.
22:03:00 INFO  : 'ps7_post_config' command is executed.
22:03:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:01 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:01 INFO  : Memory regions updated for context APU
22:03:01 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:03:55 INFO  : Disconnected from the channel tcfchan#2.
22:03:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:56 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:03:56 INFO  : 'jtag frequency' command is executed.
22:03:56 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:56 INFO  : Context for 'APU' is selected.
22:03:56 INFO  : System reset is completed.
22:03:59 INFO  : 'after 3000' command is executed.
22:03:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:04:01 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:04:01 INFO  : Context for 'APU' is selected.
22:04:02 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:04:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:02 INFO  : Context for 'APU' is selected.
22:04:03 INFO  : 'ps7_init' command is executed.
22:04:03 INFO  : 'ps7_post_config' command is executed.
22:04:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:04 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:04 INFO  : Memory regions updated for context APU
22:04:04 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:04:33 INFO  : Disconnected from the channel tcfchan#3.
22:04:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:35 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:04:35 INFO  : 'jtag frequency' command is executed.
22:04:35 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:35 INFO  : Context for 'APU' is selected.
22:04:35 INFO  : System reset is completed.
22:04:38 INFO  : 'after 3000' command is executed.
22:04:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:04:39 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:04:39 INFO  : Context for 'APU' is selected.
22:04:41 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:04:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:41 INFO  : Context for 'APU' is selected.
22:04:42 INFO  : 'ps7_init' command is executed.
22:04:42 INFO  : 'ps7_post_config' command is executed.
22:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:42 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:42 INFO  : Memory regions updated for context APU
22:04:42 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:05:05 INFO  : Disconnected from the channel tcfchan#4.
22:05:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:06 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:05:06 INFO  : 'jtag frequency' command is executed.
22:05:06 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:06 INFO  : Context for 'APU' is selected.
22:05:06 INFO  : System reset is completed.
22:05:09 INFO  : 'after 3000' command is executed.
22:05:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:05:11 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:05:11 INFO  : Context for 'APU' is selected.
22:05:12 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:05:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:13 INFO  : Context for 'APU' is selected.
22:05:13 INFO  : 'ps7_init' command is executed.
22:05:13 INFO  : 'ps7_post_config' command is executed.
22:05:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:14 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:14 INFO  : Memory regions updated for context APU
22:05:14 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:05:39 INFO  : Disconnected from the channel tcfchan#5.
22:05:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:40 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
22:05:40 INFO  : 'jtag frequency' command is executed.
22:05:40 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:41 INFO  : Context for 'APU' is selected.
22:05:41 INFO  : System reset is completed.
22:05:44 INFO  : 'after 3000' command is executed.
22:05:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:05:45 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:05:45 INFO  : Context for 'APU' is selected.
22:05:47 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:05:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:47 INFO  : Context for 'APU' is selected.
22:05:48 INFO  : 'ps7_init' command is executed.
22:05:48 INFO  : 'ps7_post_config' command is executed.
22:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:48 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:48 INFO  : Memory regions updated for context APU
22:05:48 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
22:42:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:42:15 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
22:43:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:43:51 ERROR : fpga initialization failed
22:44:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
22:44:04 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:13:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:13:20 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
23:22:05 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/nicolas/vivado/vivado/FPGA_xilinx/sortie/BOOT.bin
23:22:05 INFO  : Creating new bif file /home/nicolas/vivado/vivado/FPGA_xilinx/sortie/output.bif
23:22:07 INFO  : Bootgen command execution is done.
23:27:09 INFO  : Invoking Bootgen: bootgen -image vivado_2019_1_20200105.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/bootimage/BOOT.bin
23:27:09 INFO  : Creating new bif file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/bootimage/vivado_2019_1_20200105.bif
23:27:11 INFO  : Bootgen command execution is done.
23:33:22 INFO  : Invoking Bootgen: bootgen -image vivado_2019_1_20200105.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/BOOT.bin
23:33:22 INFO  : Overwriting existing bif file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/bootimage/vivado_2019_1_20200105.bif
23:33:24 INFO  : Bootgen command execution is done.
23:43:21 INFO  : Invoking Bootgen: bootgen -image vivado_2019_1_20200105.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/bootimage/BOOT.bin -w on
23:43:23 INFO  : Bootgen command execution is done.
23:54:12 INFO  : No changes in MSS file content so not generating sources.
00:24:13 INFO  : No changes in MSS file content so not generating sources.
00:25:42 INFO  : Invoking Bootgen: bootgen -image vivado_2019_1_20200105.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/bootimage/BOOT.bin -w on
00:25:42 INFO  : Overwriting existing bif file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/bootimage/vivado_2019_1_20200105.bif
00:25:44 INFO  : Bootgen command execution is done.
00:26:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
00:40:08 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/FPGA_xilinx/projetZybo/Leds.runs/impl_2/design_1_wrapper.bit"
00:47:20 INFO  : Disconnected from the channel tcfchan#6.
16:13:15 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/temp_xsdb_launch_script.tcl
16:13:19 INFO  : XSCT server has started successfully.
16:13:27 INFO  : Successfully done setting XSCT server connection channel  
16:13:27 INFO  : Successfully done setting SDK workspace  
16:13:40 INFO  : Registering command handlers for SDK TCF services
16:13:40 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper.hdf.
16:13:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:20:33 INFO  : Invoking Bootgen: bootgen -image vivado_2019_1_20200105.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/bootimage/BOOT.bin -w on
16:20:33 INFO  : Overwriting existing bif file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/bootimage/vivado_2019_1_20200105.bif
16:20:35 INFO  : Bootgen command execution is done.
16:22:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:26 INFO  : Jtag cable 'Digilent Zybo 210279A42A72A' is selected.
16:22:26 INFO  : 'jtag frequency' command is executed.
16:22:26 INFO  : Sourcing of '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:22:26 INFO  : Context for 'APU' is selected.
16:22:26 INFO  : System reset is completed.
16:22:29 INFO  : 'after 3000' command is executed.
16:22:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
16:22:31 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:22:31 INFO  : Context for 'APU' is selected.
16:22:31 INFO  : Hardware design information is loaded from '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:22:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:31 INFO  : Context for 'APU' is selected.
16:22:32 INFO  : 'ps7_init' command is executed.
16:22:32 INFO  : 'ps7_post_config' command is executed.
16:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:32 INFO  : The application '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1
fpga -file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
loadhw -hw /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42A72A"} -index 0
dow /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/Debug/vivado_2019_1_20200105.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:32 INFO  : Memory regions updated for context APU
16:22:32 INFO  : Launch script is exported to file '/home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
16:32:20 INFO  : Disconnected from the channel tcfchan#1.
16:35:12 INFO  : Registering command handlers for SDK TCF services
16:35:14 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/temp_xsdb_launch_script.tcl
16:35:17 INFO  : XSCT server has started successfully.
16:35:17 INFO  : Successfully done setting XSCT server connection channel  
16:35:17 INFO  : Successfully done setting SDK workspace  
16:35:17 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper.hdf.
16:35:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:38:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
16:39:30 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:42:15 INFO  : Invoking Bootgen: bootgen -image vivado_2019_1_20200105.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/bootimage/BOOT.bin -w on
16:42:15 INFO  : Overwriting existing bif file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/bootimage/vivado_2019_1_20200105.bif
16:42:17 INFO  : Bootgen command execution is done.
16:42:54 INFO  : Invoking Bootgen: bootgen -image vivado_2019_1_20200105.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/bootimage/BOOT.bin -w on
16:42:54 INFO  : Overwriting existing bif file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/bootimage/vivado_2019_1_20200105.bif
16:42:56 INFO  : Bootgen command execution is done.
16:45:29 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/BOOT.bin -w on
16:45:29 INFO  : Creating new bif file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/output.bif
16:45:31 INFO  : Bootgen command execution is done.
23:19:54 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/BOOT.bin
23:19:54 INFO  : Creating new bif file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/output.bif
23:19:56 INFO  : Bootgen command execution is done.
23:28:11 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/BOOT.bin -w on
23:28:11 INFO  : Overwriting existing bif file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/output.bif
23:28:13 INFO  : Bootgen command execution is done.
23:34:32 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/BOOT.bin -w on
23:34:34 INFO  : Bootgen command execution is done.
23:40:25 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/BOOT.bin -w on
23:40:27 INFO  : Bootgen command execution is done.
23:43:39 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/BOOT.bin -w on
23:43:41 INFO  : Bootgen command execution is done.
23:44:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42A72A" && level==0} -index 1' command is executed.
23:44:20 INFO  : FPGA configured successfully with bitstream "/home/nicolas/vivado/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:46:37 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/BOOT.bin -w on
23:46:39 INFO  : Bootgen command execution is done.
23:49:09 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/BOOT.bin -w on
23:49:11 INFO  : Bootgen command execution is done.
23:49:55 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/BOOT.bin -w on
23:49:57 INFO  : Bootgen command execution is done.
23:53:15 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/BOOT.bin -w on
23:53:17 INFO  : Bootgen command execution is done.
23:54:51 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/BOOT.bin -w on
23:54:53 INFO  : Bootgen command execution is done.
00:03:58 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/BOOT.bin -w on
00:03:58 INFO  : Overwriting existing bif file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/output.bif
00:04:00 INFO  : Bootgen command execution is done.
16:57:10 INFO  : Registering command handlers for SDK TCF services
16:57:17 INFO  : Launching XSCT server: xsct -n -interactive /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/temp_xsdb_launch_script.tcl
16:57:22 INFO  : XSCT server has started successfully.
16:57:22 INFO  : Successfully done setting XSCT server connection channel  
16:57:32 INFO  : Successfully done setting SDK workspace  
16:57:32 INFO  : Processing command line option -hwspec /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/design_1_wrapper.hdf.
16:57:39 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:59:29 INFO  : No changes in MSS file content so not generating sources.
17:01:44 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/BOOT.bin -w on
17:01:44 INFO  : Overwriting existing bif file /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/output.bif
17:01:46 INFO  : Bootgen command execution is done.
17:08:56 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/BOOT.bin -w on
17:08:58 INFO  : Bootgen command execution is done.
17:09:28 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/BOOT.bin -w on
17:09:30 INFO  : Bootgen command execution is done.
17:22:50 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o /home/nicolas/vivado/vivado2019_1/project_1_vivado_2019_1/project_1_vivado_2019_1.sdk/vivado_2019_1_20200105/BOOT.bin -w on
17:22:52 INFO  : Bootgen command execution is done.
