# Generated by Yosys 0.18+10 (git sha1 1246ddb77, gcc 11.2.1 -fPIC -Os)

.model full_adder
.inputs a b ci
.outputs s co
.names $false
.names $true
1
.names $undef
.subckt LUT3 A[0]=a A[1]=b A[2]=ci Y=s
.subckt LUT3 A[0]=a A[1]=b A[2]=ci Y=co
.end
