{
  "cmd": {
    "before_test": [
      ["bash", "-c", "cd c; make clean; make"],
      ["bash", "-c", "cd asm; make clean; make"]
    ]
  },
  "tests": [
    {
      "mem": "test/c/memdata/fibonacci.mem",
      "clk": 1000000,
      "assert": {
        "ignore_regs": [
          "at",
          "v1",
          "a0",
          "a1",
          "a2",
          "a3",
          "t0",
          "t1",
          "t2",
          "t3",
          "t4",
          "t5",
          "t6",
          "t7",
          "s0",
          "s1",
          "s2",
          "s3",
          "s4",
          "s5",
          "s6",
          "s7",
          "t8",
          "t9",
          "k0",
          "k1",
          "gp",
          "sp",
          "fp",
          "ra"
        ],
        "registers": {
          "v0": "0x00000037"
        }
      }
    },
    {
      "mem": "test/asm/memdata/addi.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "t0": "0x00000010",
          "t1": "0x00000002",
          "t2": "0x00000012",
          "t3": "0x00000012"
        }
      }
    },
    {
      "mem": "test/asm/memdata/add.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "t0": "0x00000010",
          "t1": "0x00000002",
          "t2": "0x00000012",
          "t3": "0x00000012"
        }
      }
    },
    {
      "mem": "test/asm/memdata/sub.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "t0": "0x00000010",
          "t1": "0x00000002",
          "t2": "0x0000000e",
          "t3": "0x0000000e"
        }
      }
    },
    {
      "mem": "test/asm/memdata/ori.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "t0": "0x00000090",
          "t1": "0x000000b3"
        }
      }
    },
    {
      "mem": "test/asm/memdata/or.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "t0": "0x00000090",
          "t1": "0x00000033",
          "t2": "0x000000b3"
        }
      }
    },
    {
      "mem": "test/asm/memdata/andi.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "t0": "0x00000090",
          "t1": "0x00000010"
        }
      }
    },
    {
      "mem": "test/asm/memdata/nor.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "t0": "0x00000090",
          "t1": "0x00000033",
          "t2": "0xffffff4c"
        }
      }
    },
    {
      "mem": "test/asm/memdata/xor.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "t0": "0x00000090",
          "t1": "0x00000033",
          "t2": "0x000000a3"
        }
      }
    },
    {
      "mem": "test/asm/memdata/xori.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "t0": "0x00000090",
          "t1": "0x000000a3"
        }
      }
    },
    {
      "mem": "test/asm/memdata/j.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "v0": "0x00000020"
        }
      }
    },
    {
      "mem": "test/asm/memdata/jr.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": ["t0"],
        "registers": {
          "v0": "0x00000020"
        }
      }
    },
    {
      "mem": "test/asm/memdata/jal.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": ["ra"],
        "registers": {
          "t0": "0x00000010",
          "t1": "0x00000010",
          "v0": "0x00000020",
          "v1": "0x00000020"
        }
      }
    },
    {
      "mem": "test/asm/memdata/beq.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "t0": "0x000000f1",
          "t1": "0x000000f1",
          "t2": "0x000000f0",
          "v0": "0x00000020",
          "v1": "0x00000020"
        }
      }
    },
    {
      "mem": "test/asm/memdata/bne.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "t0": "0x000000f1",
          "t1": "0x000000f0",
          "t2": "0x000000f1",
          "v0": "0x00000020",
          "v1": "0x00000020"
        }
      }
    },
    {
      "mem": "test/asm/memdata/ble_less.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": ["at"],
        "registers": {
          "t0": "0x000000f0",
          "t1": "0x000000f1",
          "t2": "0x000000ef",
          "v0": "0x00000020",
          "v1": "0x00000020"
        }
      }
    },
    {
      "mem": "test/asm/memdata/ble_eq.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": ["at"],
        "registers": {
          "t0": "0x000000f1",
          "t1": "0x000000f1",
          "t2": "0x000000ef",
          "v0": "0x00000020",
          "v1": "0x00000020"
        }
      }
    },
    {
      "mem": "test/asm/memdata/blez_zero.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": ["at"],
        "registers": {
          "t0": "0x00000000",
          "t1": "0x00000001",
          "v0": "0x00000020",
          "v1": "0x00000020"
        }
      }
    },
    {
      "mem": "test/asm/memdata/blez_neg.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": ["at"],
        "registers": {
          "t0": "0xffff8000",
          "t1": "0x00000001",
          "v0": "0x00000020",
          "v1": "0x00000020"
        }
      }
    },
    {
      "mem": "test/asm/memdata/blt1.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": ["at"],
        "registers": {
          "t0": "0x000000f0",
          "t1": "0x000000f1",
          "t2": "0x000000ef",
          "v0": "0x00000020",
          "v1": "0x00000020"
        }
      }
    },
    {
      "mem": "test/asm/memdata/blt2.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": ["at"],
        "registers": {
          "t0": "0x000000f0",
          "t1": "0x000000f1",
          "t2": "0x000000f0",
          "v0": "0x00000020",
          "v1": "0x00000020"
        }
      }
    },
    {
      "mem": "test/asm/memdata/bltz_neg.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": ["at"],
        "registers": {
          "t0": "0xffff8000",
          "t1": "0x00000001",
          "v0": "0x00000020",
          "v1": "0x00000020"
        }
      }
    },
    {
      "mem": "test/asm/memdata/bltz_zero.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": ["at"],
        "registers": {
          "t0": "0xffff8000",
          "t1": "0x00000000",
          "v0": "0x00000020",
          "v1": "0x00000020"
        }
      }
    },
    {
      "mem": "test/asm/memdata/bge_greater.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": ["at"],
        "registers": {
          "t0": "0x000000f1",
          "t1": "0x000000f0",
          "t2": "0x000000f2",
          "v0": "0x00000020",
          "v1": "0x00000020"
        }
      }
    },
    {
      "mem": "test/asm/memdata/bge_eq.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": ["at"],
        "registers": {
          "t0": "0x000000f1",
          "t1": "0x000000f1",
          "t2": "0x000000f2",
          "v0": "0x00000020",
          "v1": "0x00000020"
        }
      }
    },
    {
      "mem": "test/asm/memdata/bgt1.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": ["at"],
        "registers": {
          "t0": "0x000000f1",
          "t1": "0x000000f0",
          "t2": "0x000000f2",
          "v0": "0x00000020",
          "v1": "0x00000020"
        }
      }
    },
    {
      "mem": "test/asm/memdata/bgt2.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": ["at"],
        "registers": {
          "t0": "0x000000f1",
          "t1": "0x000000f0",
          "t2": "0x000000f1",
          "v0": "0x00000020",
          "v1": "0x00000020"
        }
      }
    },
    {
      "mem": "test/asm/memdata/load.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": ["t0"],
        "registers": {
          "t1": "0x11223344",
          "t2": "0x55667788",
          "t3": "0x00001122",
          "t4": "0x00003344",
          "t5": "0x00000011",
          "t6": "0x00000022",
          "t7": "0x00000033",
          "t8": "0x00000044",
          "k0": "0xffffff99",
          "k1": "0xffff8899"
        }
      }
    },
    {
      "mem": "test/asm/memdata/store.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": ["t0"],
        "registers": {
          "t1": "0x00000011",
          "t2": "0x00000022",
          "t3": "0x00000033",
          "t4": "0x00000044",
          "t5": "0x00005566",
          "t6": "0x00007788",
          "k0": "0x11223344",
          "k1": "0x55667788"
        }
      }
    },
    {
      "mem": "test/asm/memdata/lui.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "t0": "0x00100000",
          "t1": "0xffff0000"
        }
      }
    },
    {
      "mem": "test/asm/memdata/mult.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "t0": "0x00550000",
          "t1": "0x00000400",
          "t2": "0x00000001",
          "t3": "0x54000000"
        }
      }
    },
    {
      "mem": "test/asm/memdata/div.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "t0": "0x00550000",
          "t1": "0x00000033",
          "t2": "0x00000022",
          "t3": "0x0001aaaa"
        }
      }
    },
    {
      "mem": "test/asm/memdata/sll.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "t0": "0x0000000d",
          "t1": "0x00000034"
        }
      }
    },
    {
      "mem": "test/asm/memdata/srl.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "t0": "0x0000000d",
          "t1": "0x00000003"
        }
      }
    },
    {
      "mem": "test/asm/memdata/sllv.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "t0": "0x0000000d",
          "t1": "0x00000002",
          "t2": "0x00000034"
        }
      }
    },
    {
      "mem": "test/asm/memdata/srlv.mem",
      "clk": 100000,
      "assert": {
        "ignore_regs": [],
        "registers": {
          "t0": "0x0000000d",
          "t1": "0x00000002",
          "t2": "0x00000003"
        }
      }
    }
  ]
}
