`timescale 1ns / 1ps
//*************************************************************************
//   > 文件名: regfile.v
//   > 描述  ：寄存器堆模块，同步写，异步读
//   > 作者  : LOONGSON
//   > 日期  : 2016-04-14
//*************************************************************************
module regfile(
    input             clk,
    input      [3: 0]wen,
    input      [1: 0]ren, 
    input      [4 :0] raddr1,
    input      [4 :0] raddr2,
    input      [4 :0] waddr,
    input      [31:0] wdata,
    output reg [31:0] rdata1,
    output reg [31:0] rdata2,
    input      [4 :0] test_addr,
    output reg [31:0] test_data
    );
    reg [31:0] rf[31:0];
    // three ported register file
    // read two ports combinationally
    // write third port on rising edge of clock
    // register 0 hardwired to 0

    always @(posedge clk)
    begin
        if (wen[0]) 
        begin
            rf[waddr][7:0] <= wdata[7:0];
        end
        if(wen[1])
        begin
            rf[waddr][15:8] <= wdata[15:8];
        end
       if(wen[2])
       begin
             rf[waddr][23:16] <= wdata[23:16];
       end
       if(wen[3])
       begin
             rf[waddr][31:24] <= wdata[31:24];
       end
    end
     
    //读端口1
    always @(*)
       begin
           if(ren[0])
           begin
               case (raddr1)
                   5'd1 : rdata1[15:0] <= rf[1 ][15:0];
                   5'd2 : rdata1[15:0] <= rf[2 ][15:0];
                   5'd3 : rdata1[15:0] <= rf[3 ][15:0];
                   5'd4 : rdata1[15:0] <= rf[4 ][15:0];
                   5'd5 : rdata1[15:0] <= rf[5 ][15:0];
                   5'd6 : rdata1[15:0] <= rf[6 ][15:0];
                   5'd7 : rdata1[15:0] <= rf[7 ][15:0];
                   5'd8 : rdata1[15:0] <= rf[8 ][15:0];
                   5'd9 : rdata1[15:0] <= rf[9 ][15:0];
                   5'd10: rdata1[15:0] <= rf[10][15:0];
                   5'd11: rdata1[15:0] <= rf[11][15:0];
                   5'd12: rdata1[15:0] <= rf[12][15:0];
                   5'd13: rdata1[15:0] <= rf[13][15:0];
                   5'd14: rdata1[15:0] <= rf[14][15:0];
                   5'd15: rdata1[15:0] <= rf[15][15:0];
                   5'd16: rdata1[15:0] <= rf[16][15:0];
                   5'd17: rdata1[15:0] <= rf[17][15:0];
                   5'd18: rdata1[15:0] <= rf[18][15:0];
                   5'd19: rdata1[15:0] <= rf[19][15:0];
                   5'd20: rdata1[15:0] <= rf[20][15:0];
                   5'd21: rdata1[15:0] <= rf[21][15:0];
                   5'd22: rdata1[15:0] <= rf[22][15:0];
                   5'd23: rdata1[15:0] <= rf[23][15:0];
                   5'd24: rdata1[15:0] <= rf[24][15:0];
                   5'd25: rdata1[15:0] <= rf[25][15:0];
                   5'd26: rdata1[15:0] <= rf[26][15:0];
                   5'd27: rdata1[15:0] <= rf[27][15:0];
                   5'd28: rdata1[15:0] <= rf[28][15:0];
                   5'd29: rdata1[15:0] <= rf[29][15:0];
                   5'd30: rdata1[15:0] <= rf[30][15:0];
                   5'd31: rdata1[15:0] <= rf[31][15:0];
                   default : rdata1[15:0] <= 16'd0;
               endcase
           end
           else if(ren[1])
           begin
               case (raddr1)
                   5'd1 : rdata1[31:16] <= rf[1 ][31:16];
                   5'd2 : rdata1[31:16] <= rf[2 ][31:16];
                   5'd3 : rdata1[31:16] <= rf[3 ][31:16];
                   5'd4 : rdata1[31:16] <= rf[4 ][31:16];
                   5'd5 : rdata1[31:16] <= rf[5 ][31:16];
                   5'd6 : rdata1[31:16] <= rf[6 ][31:16];
                   5'd7 : rdata1[31:16] <= rf[7 ][31:16];
                   5'd8 : rdata1[31:16] <= rf[8 ][31:16];
                   5'd9 : rdata1[31:16] <= rf[9 ][31:16];
                   5'd10: rdata1[31:16] <= rf[10][31:16];
                   5'd11: rdata1[31:16] <= rf[11][31:16];
                   5'd12: rdata1[31:16] <= rf[12][31:16];
                   5'd13: rdata1[31:16] <= rf[13][31:16];
                   5'd14: rdata1[31:16] <= rf[14][31:16];
                   5'd15: rdata1[31:16] <= rf[15][31:16];
                   5'd16: rdata1[31:16] <= rf[16][31:16];
                   5'd17: rdata1[31:16] <= rf[17][31:16];
                   5'd18: rdata1[31:16] <= rf[18][31:16];
                   5'd19: rdata1[31:16] <= rf[19][31:16];
                   5'd20: rdata1[31:16] <= rf[20][31:16];
                   5'd21: rdata1[31:16] <= rf[21][31:16];
                   5'd22: rdata1[31:16] <= rf[22][31:16];
                   5'd23: rdata1[31:16] <= rf[23][31:16];
                   5'd24: rdata1[31:16] <= rf[24][31:16];
                   5'd25: rdata1[31:16] <= rf[25][31:16];
                   5'd26: rdata1[31:16] <= rf[26][31:16];
                   5'd27: rdata1[31:16] <= rf[27][31:16];
                   5'd28: rdata1[31:16] <= rf[28][31:16];
                   5'd29: rdata1[31:16] <= rf[29][31:16];
                   5'd30: rdata1[31:16] <= rf[30][31:16];
                   5'd31: rdata1[31:16] <= rf[31][31:16];
                   default : rdata1[31:16] <= 16'd0;
               endcase            
           end
       end
       //读端口2
       always @(*)
       begin
           if(ren[0])
           begin
                   case (raddr2)
                       5'd1 : rdata2[15:0] <= rf[1 ][15:0];
                       5'd2 : rdata2[15:0] <= rf[2 ][15:0];
                       5'd3 : rdata2[15:0] <= rf[3 ][15:0];
                       5'd4 : rdata2[15:0] <= rf[4 ][15:0];
                       5'd5 : rdata2[15:0] <= rf[5 ][15:0];
                       5'd6 : rdata2[15:0] <= rf[6 ][15:0];
                       5'd7 : rdata2[15:0] <= rf[7 ][15:0];
                       5'd8 : rdata2[15:0] <= rf[8 ][15:0];
                       5'd9 : rdata2[15:0] <= rf[9 ][15:0];
                       5'd10: rdata2[15:0] <= rf[10][15:0];
                       5'd11: rdata2[15:0] <= rf[11][15:0];
                       5'd12: rdata2[15:0] <= rf[12][15:0];
                       5'd13: rdata2[15:0] <= rf[13][15:0];
                       5'd14: rdata2[15:0] <= rf[14][15:0];
                       5'd15: rdata2[15:0] <= rf[15][15:0];
                       5'd16: rdata2[15:0] <= rf[16][15:0];
                       5'd17: rdata2[15:0] <= rf[17][15:0];
                       5'd18: rdata2[15:0] <= rf[18][15:0];
                       5'd19: rdata2[15:0] <= rf[19][15:0];
                       5'd20: rdata2[15:0] <= rf[20][15:0];
                       5'd21: rdata2[15:0] <= rf[21][15:0];
                       5'd22: rdata2[15:0] <= rf[22][15:0];
                       5'd23: rdata2[15:0] <= rf[23][15:0];
                       5'd24: rdata2[15:0] <= rf[24][15:0];
                       5'd25: rdata2[15:0] <= rf[25][15:0];
                       5'd26: rdata2[15:0] <= rf[26][15:0];
                       5'd27: rdata2[15:0] <= rf[27][15:0];
                       5'd28: rdata2[15:0] <= rf[28][15:0];
                       5'd29: rdata2[15:0] <= rf[29][15:0];
                       5'd30: rdata2[15:0] <= rf[30][15:0];
                       5'd31: rdata2[15:0] <= rf[31][15:0];
                       default : rdata2[15:0] <= 16'd0;
                   endcase
           end
           else if(ren[1])
           begin
               case (raddr2)
                       5'd1 : rdata2[31:16] <= rf[1 ][31:16];
                       5'd2 : rdata2[31:16] <= rf[2 ][31:16];
                       5'd3 : rdata2[31:16] <= rf[3 ][31:16];
                       5'd4 : rdata2[31:16] <= rf[4 ][31:16];
                       5'd5 : rdata2[31:16] <= rf[5 ][31:16];
                       5'd6 : rdata2[31:16] <= rf[6 ][31:16];
                       5'd7 : rdata2[31:16] <= rf[7 ][31:16];
                       5'd8 : rdata2[31:16] <= rf[8 ][31:16];
                       5'd9 : rdata2[31:16] <= rf[9 ][31:16];
                       5'd10: rdata2[31:16] <= rf[10][31:16];
                       5'd11: rdata2[31:16] <= rf[11][31:16];
                       5'd12: rdata2[31:16] <= rf[12][31:16];
                       5'd13: rdata2[31:16] <= rf[13][31:16];
                       5'd14: rdata2[31:16] <= rf[14][31:16];
                       5'd15: rdata2[31:16] <= rf[15][31:16];
                       5'd16: rdata2[31:16] <= rf[16][31:16];
                       5'd17: rdata2[31:16] <= rf[17][31:16];
                       5'd18: rdata2[31:16] <= rf[18][31:16];
                       5'd19: rdata2[31:16] <= rf[19][31:16];
                       5'd20: rdata2[31:16] <= rf[20][31:16];
                       5'd21: rdata2[31:16] <= rf[21][31:16];
                       5'd22: rdata2[31:16] <= rf[22][31:16];
                       5'd23: rdata2[31:16] <= rf[23][31:16];
                       5'd24: rdata2[31:16] <= rf[24][31:16];
                       5'd25: rdata2[31:16] <= rf[25][31:16];
                       5'd26: rdata2[31:16] <= rf[26][31:16];
                       5'd27: rdata2[31:16] <= rf[27][31:16];
                       5'd28: rdata2[31:16] <= rf[28][31:16];
                       5'd29: rdata2[31:16] <= rf[29][31:16];
                       5'd30: rdata2[31:16] <= rf[30][31:16];
                       5'd31: rdata2[31:16] <= rf[31][31:16];
                       default : rdata2[31:16] <= 16'd0;
               endcase
           end
       end
     //调试端口，读出寄存器值显示在触摸屏上
    always @(*)
    begin
        case (test_addr)
            5'd1 : test_data <= rf[1 ];
            5'd2 : test_data <= rf[2 ];
            5'd3 : test_data <= rf[3 ];
            5'd4 : test_data <= rf[4 ];
            5'd5 : test_data <= rf[5 ];
            5'd6 : test_data <= rf[6 ];
            5'd7 : test_data <= rf[7 ];
            5'd8 : test_data <= rf[8 ];
            5'd9 : test_data <= rf[9 ];
            5'd10: test_data <= rf[10];
            5'd11: test_data <= rf[11];
            5'd12: test_data <= rf[12];
            5'd13: test_data <= rf[13];
            5'd14: test_data <= rf[14];
            5'd15: test_data <= rf[15];
            5'd16: test_data <= rf[16];
            5'd17: test_data <= rf[17];
            5'd18: test_data <= rf[18];
            5'd19: test_data <= rf[19];
            5'd20: test_data <= rf[20];
            5'd21: test_data <= rf[21];
            5'd22: test_data <= rf[22];
            5'd23: test_data <= rf[23];
            5'd24: test_data <= rf[24];
            5'd25: test_data <= rf[25];
            5'd26: test_data <= rf[26];
            5'd27: test_data <= rf[27];
            5'd28: test_data <= rf[28];
            5'd29: test_data <= rf[29];
            5'd30: test_data <= rf[30];
            5'd31: test_data <= rf[31];
            default : test_data <= 32'd0;
        endcase
    end
endmodule

