[INF:CM0023] Creating log file ../../build/regression/PartSelectElab/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1:1: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@test".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PartSelectElab/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PartSelectElab/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PartSelectElab/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@test), id:33
|vpiElaborated:1
|vpiName:work@test
|uhdmallModules:
\_module: work@test (work@test), id:34 dut.sv:1:1: , endln:8:10, parent:work@test, parID:33
  |vpiFullName:work@test
  |vpiDefName:work@test
  |vpiNet:
  \_logic_net: (work@test.state), id:37, line:1:24, endln:1:29, parent:work@test, parID:34
    |vpiName:state
    |vpiFullName:work@test.state
    |vpiNetType:48
    |vpiParent:
    \_module: work@test (work@test), id:34 dut.sv:1:1: , endln:8:10, parent:work@test, parID:33
  |vpiNet:
  \_logic_net: (work@test.clk), id:39, line:1:37, endln:1:40, parent:work@test, parID:34
    |vpiName:clk
    |vpiFullName:work@test.clk
    |vpiParent:
    \_module: work@test (work@test), id:34 dut.sv:1:1: , endln:8:10, parent:work@test, parID:33
  |vpiNet:
  \_logic_net: (work@test.data), id:41, line:2:12, endln:2:16, parent:work@test, parID:34
    |vpiName:data
    |vpiFullName:work@test.data
    |vpiNetType:48
    |vpiParent:
    \_module: work@test (work@test), id:34 dut.sv:1:1: , endln:8:10, parent:work@test, parID:33
  |vpiParent:
  \_design: (work@test), id:33
  |vpiPort:
  \_port: (state), id:35, line:1:24, endln:1:29, parent:work@test, parID:34
    |vpiName:state
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:38
      |vpiActual:
      \_logic_net: (work@test.state), id:37, line:1:24, endln:1:29, parent:work@test, parID:34
    |vpiParent:
    \_module: work@test (work@test), id:34 dut.sv:1:1: , endln:8:10, parent:work@test, parID:33
  |vpiPort:
  \_port: (clk), id:36, line:1:37, endln:1:40, parent:work@test, parID:34
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:40
      |vpiActual:
      \_logic_net: (work@test.clk), id:39, line:1:37, endln:1:40, parent:work@test, parID:34
    |vpiParent:
    \_module: work@test (work@test), id:34 dut.sv:1:1: , endln:8:10, parent:work@test, parID:33
  |vpiProcess:
  \_always: , id:0, line:4:1, endln:6:4, parent:work@test, parID:34
    |vpiStmt:
    \_event_control: , id:1, line:4:8, endln:4:22, parID:0
      |vpiParent:
      \_always: , id:0, line:4:1, endln:6:4, parent:work@test, parID:34
      |vpiCondition:
      \_operation: , id:2, line:4:10, endln:4:21, parID:1
        |vpiParent:
        \_event_control: , id:1, line:4:8, endln:4:22, parID:0
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@test.clk), id:3, line:4:18, endln:4:21, parID:2
          |vpiParent:
          \_operation: , id:2, line:4:10, endln:4:21, parID:1
          |vpiName:clk
          |vpiFullName:work@test.clk
          |vpiActual:
          \_logic_net: (work@test.clk), id:21, line:1:37, endln:1:40, parent:work@test, parID:42
            |vpiName:clk
            |vpiFullName:work@test.clk
            |vpiParent:
            \_module: work@test (work@test), id:42 dut.sv:1:1: , endln:8:10
      |vpiStmt:
      \_begin: (work@test), id:4, line:4:23, endln:6:4, parID:1
        |vpiFullName:work@test
        |vpiParent:
        \_event_control: , id:1, line:4:8, endln:4:22, parID:0
        |vpiStmt:
        \_assignment: , id:15, line:5:3, endln:5:29, parent:work@test, parID:4
          |vpiParent:
          \_begin: (work@test), id:4, line:4:23, endln:6:4, parID:1
          |vpiOpType:82
          |vpiRhs:
          \_operation: , id:13, line:5:16, endln:5:29, parent:work@test, parID:4
            |vpiParent:
            \_begin: (work@test), id:4, line:4:23, endln:6:4, parID:1
            |vpiOpType:24
            |vpiOperand:
            \_part_select: , id:11, line:5:21, endln:5:24, parent:work@test.data, parID:12
              |vpiParent:
              \_ref_obj: data (work@test.data), id:12, parID:13
                |vpiParent:
                \_operation: , id:13, line:5:16, endln:5:29, parent:work@test, parID:4
                |vpiName:data
                |vpiFullName:work@test.data
                |vpiDefName:data
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_constant: , id:9, line:5:21, endln:5:22
                |vpiDecompile:7
                |vpiSize:64
                |UINT:7
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , id:10, line:5:23, endln:5:24
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_constant: , id:14, line:5:28, endln:5:29, parID:13
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiParent:
              \_operation: , id:13, line:5:16, endln:5:29, parent:work@test, parID:4
              |vpiConstType:9
          |vpiLhs:
          \_part_select: , id:7, line:5:3, endln:5:12, parent:work@test.data, parID:8
            |vpiParent:
            \_ref_obj: data (work@test.data), id:8, parID:15
              |vpiParent:
              \_assignment: , id:15, line:5:3, endln:5:29, parent:work@test, parID:4
              |vpiName:data
              |vpiFullName:work@test.data
              |vpiDefName:data
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , id:5, line:5:8, endln:5:9
              |vpiDecompile:7
              |vpiSize:64
              |UINT:7
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , id:6, line:5:10, endln:5:11
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
    |vpiParent:
    \_module: work@test (work@test), id:34 dut.sv:1:1: , endln:8:10, parent:work@test, parID:33
    |vpiAlwaysType:1
|uhdmtopModules:
\_module: work@test (work@test), id:42 dut.sv:1:1: , endln:8:10
  |vpiName:work@test
  |vpiDefName:work@test
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@test.state), id:20, line:1:24, endln:1:29, parent:work@test, parID:42
    |vpiTypespec:
    \_logic_typespec: , id:19, line:1:20, endln:1:23
    |vpiName:state
    |vpiFullName:work@test.state
    |vpiNetType:48
    |vpiParent:
    \_module: work@test (work@test), id:42 dut.sv:1:1: , endln:8:10
  |vpiNet:
  \_logic_net: (work@test.clk), id:21, line:1:37, endln:1:40, parent:work@test, parID:42
  |vpiNet:
  \_logic_net: (work@test.data), id:30, line:2:12, endln:2:16, parent:work@test, parID:42
    |vpiTypespec:
    \_logic_typespec: , id:26, line:2:1, endln:2:4
      |vpiRange:
      \_range: , id:22, line:2:6, endln:2:10
        |vpiLeftRange:
        \_constant: , id:23, line:2:6, endln:2:8, parID:22
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiParent:
          \_range: , id:22, line:2:6, endln:2:10
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:25, line:2:9, endln:2:10, parID:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:22, line:2:6, endln:2:10
          |vpiConstType:9
    |vpiName:data
    |vpiFullName:work@test.data
    |vpiNetType:48
    |vpiParent:
    \_module: work@test (work@test), id:42 dut.sv:1:1: , endln:8:10
  |vpiTopModule:1
  |vpiPort:
  \_port: (state), id:43, line:1:24, endln:1:29, parent:work@test, parID:42
    |vpiName:state
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@test.state), id:44, line:1:24, endln:1:29, parent:state, parID:43
      |vpiParent:
      \_port: (state), id:43, line:1:24, endln:1:29, parent:work@test, parID:42
      |vpiName:state
      |vpiFullName:work@test.state
      |vpiActual:
      \_logic_net: (work@test.state), id:20, line:1:24, endln:1:29, parent:work@test, parID:42
    |vpiTypedef:
    \_logic_typespec: , id:17, line:1:20, endln:1:23
    |vpiInstance:
    \_module: work@test (work@test), id:42 dut.sv:1:1: , endln:8:10
    |vpiParent:
    \_module: work@test (work@test), id:42 dut.sv:1:1: , endln:8:10
  |vpiPort:
  \_port: (clk), id:45, line:1:37, endln:1:40, parent:work@test, parID:42
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@test.clk), id:46, line:1:37, endln:1:40, parent:clk, parID:45
      |vpiParent:
      \_port: (clk), id:45, line:1:37, endln:1:40, parent:work@test, parID:42
      |vpiName:clk
      |vpiFullName:work@test.clk
      |vpiActual:
      \_logic_net: (work@test.clk), id:21, line:1:37, endln:1:40, parent:work@test, parID:42
    |vpiInstance:
    \_module: work@test (work@test), id:42 dut.sv:1:1: , endln:8:10
    |vpiParent:
    \_module: work@test (work@test), id:42 dut.sv:1:1: , endln:8:10
  |vpiProcess:
  \_always: , id:47, line:4:1, endln:6:4, parent:work@test, parID:42
    |vpiStmt:
    \_event_control: , id:48, line:4:8, endln:4:22, parID:47
      |vpiParent:
      \_always: , id:47, line:4:1, endln:6:4, parent:work@test, parID:42
      |vpiCondition:
      \_operation: , id:49, line:4:10, endln:4:21, parID:48
        |vpiParent:
        \_event_control: , id:48, line:4:8, endln:4:22, parID:47
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@test.clk), id:50, line:4:18, endln:4:21, parID:49
          |vpiParent:
          \_operation: , id:49, line:4:10, endln:4:21, parID:48
          |vpiName:clk
          |vpiFullName:work@test.clk
          |vpiActual:
          \_logic_net: (work@test.clk), id:21, line:1:37, endln:1:40, parent:work@test, parID:42
      |vpiStmt:
      \_begin: (work@test), id:51, line:4:23, endln:6:4, parID:48
        |vpiFullName:work@test
        |vpiParent:
        \_event_control: , id:48, line:4:8, endln:4:22, parID:47
        |vpiStmt:
        \_assignment: , id:52, line:5:3, endln:5:29, parent:work@test, parID:51
          |vpiParent:
          \_begin: (work@test), id:51, line:4:23, endln:6:4, parID:48
          |vpiOpType:82
          |vpiRhs:
          \_operation: , id:53, line:5:16, endln:5:29, parID:52
            |vpiParent:
            \_assignment: , id:52, line:5:3, endln:5:29, parent:work@test, parID:51
            |vpiOpType:24
            |vpiOperand:
            \_part_select: , id:54, line:5:21, endln:5:24, parent:work@test.data, parID:55
              |vpiParent:
              \_ref_obj: data (work@test.data), id:55, parID:53
                |vpiParent:
                \_operation: , id:53, line:5:16, endln:5:29, parID:52
                |vpiName:data
                |vpiFullName:work@test.data
                |vpiDefName:data
                |vpiActual:
                \_logic_net: (work@test.data), id:30, line:2:12, endln:2:16, parent:work@test, parID:42
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_constant: , id:9, line:5:21, endln:5:22
              |vpiRightRange:
              \_constant: , id:10, line:5:23, endln:5:24
            |vpiOperand:
            \_constant: , id:14, line:5:28, endln:5:29, parID:13
          |vpiLhs:
          \_part_select: , id:56, line:5:3, endln:5:12, parent:work@test.data, parID:57
            |vpiParent:
            \_ref_obj: data (work@test.data), id:57, parID:52
              |vpiParent:
              \_assignment: , id:52, line:5:3, endln:5:29, parent:work@test, parID:51
              |vpiName:data
              |vpiFullName:work@test.data
              |vpiDefName:data
              |vpiActual:
              \_logic_net: (work@test.data), id:30, line:2:12, endln:2:16, parent:work@test, parID:42
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , id:5, line:5:8, endln:5:9
            |vpiRightRange:
            \_constant: , id:6, line:5:10, endln:5:11
    |vpiParent:
    \_module: work@test (work@test), id:42 dut.sv:1:1: , endln:8:10
    |vpiAlwaysType:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PartSelectElab/dut.sv | ${SURELOG_DIR}/build/regression/PartSelectElab/roundtrip/dut_000.sv | 3 | 8 | 

