<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: %0 Pages: 1 -->
<svg width="791pt" height="260pt"
 viewBox="0.00 0.00 791.15 260.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 256)">
<title>%0</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-256 787.1549,-256 787.1549,4 -4,4"/>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_i2c_config.vhd -->
<g id="node1" class="node">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_i2c_config.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="192.4639,-252 42.2569,-252 42.2569,-248 38.2569,-248 38.2569,-244 42.2569,-244 42.2569,-224 38.2569,-224 38.2569,-220 42.2569,-220 42.2569,-216 192.4639,-216 192.4639,-252"/>
<polyline fill="none" stroke="#069302" points="42.2569,-248 46.2569,-248 46.2569,-244 42.2569,-244 "/>
<polyline fill="none" stroke="#069302" points="42.2569,-224 46.2569,-224 46.2569,-220 42.2569,-220 "/>
<text text-anchor="middle" x="117.3604" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">codec_i2c_config.vhd</text>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_i2c_ctrl.vhd -->
<g id="node2" class="node">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_i2c_ctrl.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="153.2762,-36 21.4446,-36 21.4446,-32 17.4446,-32 17.4446,-28 21.4446,-28 21.4446,-8 17.4446,-8 17.4446,-4 21.4446,-4 21.4446,0 153.2762,0 153.2762,-36"/>
<polyline fill="none" stroke="#069302" points="21.4446,-32 25.4446,-32 25.4446,-28 21.4446,-28 "/>
<polyline fill="none" stroke="#069302" points="21.4446,-8 25.4446,-8 25.4446,-4 21.4446,-4 "/>
<text text-anchor="middle" x="87.3604" y="-13.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">codec_i2c_ctrl.vhd</text>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_i2c_top_struct.vhd -->
<g id="node3" class="node">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_i2c_top_struct.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="174.5814,-108 .1394,-108 .1394,-104 -3.8606,-104 -3.8606,-100 .1394,-100 .1394,-80 -3.8606,-80 -3.8606,-76 .1394,-76 .1394,-72 174.5814,-72 174.5814,-108"/>
<polyline fill="none" stroke="#069302" points=".1394,-104 4.1394,-104 4.1394,-100 .1394,-100 "/>
<polyline fill="none" stroke="#069302" points=".1394,-80 4.1394,-80 4.1394,-76 .1394,-76 "/>
<text text-anchor="middle" x="87.3604" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">codec_i2c_top_struct.vhd</text>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_i2c_top_struct.vhd&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_i2c_ctrl.vhd -->
<g id="edge1" class="edge">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_i2c_top_struct.vhd&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_i2c_ctrl.vhd</title>
<path fill="none" stroke="#000000" d="M87.3604,-71.8314C87.3604,-64.131 87.3604,-54.9743 87.3604,-46.4166"/>
<polygon fill="#000000" stroke="#000000" points="90.8605,-46.4132 87.3604,-36.4133 83.8605,-46.4133 90.8605,-46.4132"/>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_if.vhd -->
<g id="node4" class="node">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_if.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="287.4447,-108 193.2761,-108 193.2761,-104 189.2761,-104 189.2761,-100 193.2761,-100 193.2761,-80 189.2761,-80 189.2761,-76 193.2761,-76 193.2761,-72 287.4447,-72 287.4447,-108"/>
<polyline fill="none" stroke="#069302" points="193.2761,-104 197.2761,-104 197.2761,-100 193.2761,-100 "/>
<polyline fill="none" stroke="#069302" points="193.2761,-80 197.2761,-80 197.2761,-76 193.2761,-76 "/>
<text text-anchor="middle" x="240.3604" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">codec_if.vhd</text>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_top.vhd -->
<g id="node5" class="node">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_top.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="327.9024,-180 220.8184,-180 220.8184,-176 216.8184,-176 216.8184,-172 220.8184,-172 220.8184,-152 216.8184,-152 216.8184,-148 220.8184,-148 220.8184,-144 327.9024,-144 327.9024,-180"/>
<polyline fill="none" stroke="#069302" points="220.8184,-176 224.8184,-176 224.8184,-172 220.8184,-172 "/>
<polyline fill="none" stroke="#069302" points="220.8184,-152 224.8184,-152 224.8184,-148 220.8184,-148 "/>
<text text-anchor="middle" x="274.3604" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">codec_top.vhd</text>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_top.vhd&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_i2c_top_struct.vhd -->
<g id="edge3" class="edge">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_top.vhd&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_i2c_top_struct.vhd</title>
<path fill="none" stroke="#000000" d="M227.1724,-143.8314C201.8288,-134.0734 170.4119,-121.977 143.783,-111.7242"/>
<polygon fill="#000000" stroke="#000000" points="144.7989,-108.3649 134.2091,-108.038 142.2836,-114.8974 144.7989,-108.3649"/>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_top.vhd&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_if.vhd -->
<g id="edge4" class="edge">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_top.vhd&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_if.vhd</title>
<path fill="none" stroke="#000000" d="M265.7808,-143.8314C262.0246,-135.8771 257.5347,-126.369 253.3806,-117.5723"/>
<polygon fill="#000000" stroke="#000000" points="256.4905,-115.9612 249.0556,-108.4133 250.1608,-118.9503 256.4905,-115.9612"/>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/ime_vga_audio_pll.vhd -->
<g id="node11" class="node">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/ime_vga_audio_pll.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="465.0119,-108 305.7089,-108 305.7089,-104 301.7089,-104 301.7089,-100 305.7089,-100 305.7089,-80 301.7089,-80 301.7089,-76 305.7089,-76 305.7089,-72 465.0119,-72 465.0119,-108"/>
<polyline fill="none" stroke="#069302" points="305.7089,-104 309.7089,-104 309.7089,-100 305.7089,-100 "/>
<polyline fill="none" stroke="#069302" points="305.7089,-80 309.7089,-80 309.7089,-76 305.7089,-76 "/>
<text text-anchor="middle" x="385.3604" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ime_vga_audio_pll.vhd</text>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_top.vhd&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/ime_vga_audio_pll.vhd -->
<g id="edge2" class="edge">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_top.vhd&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/ime_vga_audio_pll.vhd</title>
<path fill="none" stroke="#000000" d="M302.3704,-143.8314C316.4365,-134.7074 333.6544,-123.539 348.7537,-113.7449"/>
<polygon fill="#000000" stroke="#000000" points="350.8744,-116.5412 357.3594,-108.1628 347.0651,-110.6684 350.8744,-116.5412"/>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_top_tb.vhd -->
<g id="node6" class="node">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_top_tb.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="337.8592,-252 210.8616,-252 210.8616,-248 206.8616,-248 206.8616,-244 210.8616,-244 210.8616,-224 206.8616,-224 206.8616,-220 210.8616,-220 210.8616,-216 337.8592,-216 337.8592,-252"/>
<polyline fill="none" stroke="#069302" points="210.8616,-248 214.8616,-248 214.8616,-244 210.8616,-244 "/>
<polyline fill="none" stroke="#069302" points="210.8616,-224 214.8616,-224 214.8616,-220 210.8616,-220 "/>
<text text-anchor="middle" x="274.3604" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">codec_top_tb.vhd</text>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_top_tb.vhd&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_top.vhd -->
<g id="edge5" class="edge">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_top_tb.vhd&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_top.vhd</title>
<path fill="none" stroke="#000000" d="M274.3604,-215.8314C274.3604,-208.131 274.3604,-198.9743 274.3604,-190.4166"/>
<polygon fill="#000000" stroke="#000000" points="277.8605,-190.4132 274.3604,-180.4133 270.8605,-190.4133 277.8605,-190.4132"/>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/esl_fir_filter.vhdl -->
<g id="node7" class="node">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/esl_fir_filter.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="481.9727,-252 364.7481,-252 364.7481,-248 360.7481,-248 360.7481,-244 364.7481,-244 364.7481,-224 360.7481,-224 360.7481,-220 364.7481,-220 364.7481,-216 481.9727,-216 481.9727,-252"/>
<polyline fill="none" stroke="#069302" points="364.7481,-248 368.7481,-248 368.7481,-244 364.7481,-244 "/>
<polyline fill="none" stroke="#069302" points="364.7481,-224 368.7481,-224 368.7481,-220 364.7481,-220 "/>
<text text-anchor="middle" x="423.3604" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">esl_fir_filter.vhdl</text>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/esl_fir_filter.vhdl&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_top.vhd -->
<g id="edge7" class="edge">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/esl_fir_filter.vhdl&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/codec_top.vhd</title>
<path fill="none" stroke="#000000" d="M385.7614,-215.8314C366.0107,-206.2874 341.6307,-194.5065 320.7187,-184.4013"/>
<polygon fill="#000000" stroke="#000000" points="322.2157,-181.2376 311.689,-180.038 319.1701,-187.5403 322.2157,-181.2376"/>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_filter.vhdl -->
<g id="node8" class="node">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_filter.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="578.3019,-180 486.4189,-180 486.4189,-176 482.4189,-176 482.4189,-172 486.4189,-172 486.4189,-152 482.4189,-152 482.4189,-148 486.4189,-148 486.4189,-144 578.3019,-144 578.3019,-180"/>
<polyline fill="none" stroke="#069302" points="486.4189,-176 490.4189,-176 490.4189,-172 486.4189,-172 "/>
<polyline fill="none" stroke="#069302" points="486.4189,-152 490.4189,-152 490.4189,-148 486.4189,-148 "/>
<text text-anchor="middle" x="532.3604" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fir_filter.vhdl</text>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/esl_fir_filter.vhdl&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_filter.vhdl -->
<g id="edge8" class="edge">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/esl_fir_filter.vhdl&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_filter.vhdl</title>
<path fill="none" stroke="#000000" d="M450.8657,-215.8314C464.6784,-206.7074 481.586,-195.539 496.4133,-185.7449"/>
<polygon fill="#000000" stroke="#000000" points="498.449,-188.5949 504.8639,-180.1628 494.5908,-182.7541 498.449,-188.5949"/>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_types.vhdl -->
<g id="node10" class="node">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_types.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="581.8201,-108 482.9007,-108 482.9007,-104 478.9007,-104 478.9007,-100 482.9007,-100 482.9007,-80 478.9007,-80 478.9007,-76 482.9007,-76 482.9007,-72 581.8201,-72 581.8201,-108"/>
<polyline fill="none" stroke="#069302" points="482.9007,-104 486.9007,-104 486.9007,-100 482.9007,-100 "/>
<polyline fill="none" stroke="#069302" points="482.9007,-80 486.9007,-80 486.9007,-76 482.9007,-76 "/>
<text text-anchor="middle" x="532.3604" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fir_types.vhdl</text>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/esl_fir_filter.vhdl&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_types.vhdl -->
<g id="edge6" class="edge">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/esl_fir_filter.vhdl&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_types.vhdl</title>
<path fill="none" stroke="#000000" d="M407.0297,-215.8637C391.8959,-196.7585 373.8786,-166.3952 389.3604,-144 394.5898,-136.4355 436.0805,-121.2311 473.0314,-108.878"/>
<polygon fill="#000000" stroke="#000000" points="474.4075,-112.1093 482.7995,-105.6421 472.2062,-105.4644 474.4075,-112.1093"/>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/uart.vhdl -->
<g id="node13" class="node">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/uart.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="468.0399,-180 398.6809,-180 398.6809,-176 394.6809,-176 394.6809,-172 398.6809,-172 398.6809,-152 394.6809,-152 394.6809,-148 398.6809,-148 398.6809,-144 468.0399,-144 468.0399,-180"/>
<polyline fill="none" stroke="#069302" points="398.6809,-176 402.6809,-176 402.6809,-172 398.6809,-172 "/>
<polyline fill="none" stroke="#069302" points="398.6809,-152 402.6809,-152 402.6809,-148 398.6809,-148 "/>
<text text-anchor="middle" x="433.3604" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">uart.vhdl</text>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/esl_fir_filter.vhdl&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/uart.vhdl -->
<g id="edge9" class="edge">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/esl_fir_filter.vhdl&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/uart.vhdl</title>
<path fill="none" stroke="#000000" d="M425.8838,-215.8314C426.9533,-208.131 428.2251,-198.9743 429.4136,-190.4166"/>
<polygon fill="#000000" stroke="#000000" points="432.894,-190.7997 430.803,-180.4133 425.9605,-189.8367 432.894,-190.7997"/>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_filter.vhdl&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_types.vhdl -->
<g id="edge10" class="edge">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_filter.vhdl&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_types.vhdl</title>
<path fill="none" stroke="#000000" d="M532.3604,-143.8314C532.3604,-136.131 532.3604,-126.9743 532.3604,-118.4166"/>
<polygon fill="#000000" stroke="#000000" points="535.8605,-118.4132 532.3604,-108.4133 528.8605,-118.4133 535.8605,-118.4132"/>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_filter_tb.vhdl -->
<g id="node9" class="node">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_filter_tb.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="635.7566,-252 524.9642,-252 524.9642,-248 520.9642,-248 520.9642,-244 524.9642,-244 524.9642,-224 520.9642,-224 520.9642,-220 524.9642,-220 524.9642,-216 635.7566,-216 635.7566,-252"/>
<polyline fill="none" stroke="#069302" points="524.9642,-248 528.9642,-248 528.9642,-244 524.9642,-244 "/>
<polyline fill="none" stroke="#069302" points="524.9642,-224 528.9642,-224 528.9642,-220 524.9642,-220 "/>
<text text-anchor="middle" x="580.3604" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fir_filter_tb.vhdl</text>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_filter_tb.vhdl&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_filter.vhdl -->
<g id="edge12" class="edge">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_filter_tb.vhdl&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_filter.vhdl</title>
<path fill="none" stroke="#000000" d="M568.248,-215.8314C562.8323,-207.7079 556.3362,-197.9637 550.3683,-189.0118"/>
<polygon fill="#000000" stroke="#000000" points="553.0951,-186.7923 544.6359,-180.4133 547.2708,-190.6753 553.0951,-186.7923"/>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_filter_tb.vhdl&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_types.vhdl -->
<g id="edge11" class="edge">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_filter_tb.vhdl&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_types.vhdl</title>
<path fill="none" stroke="#000000" d="M586.472,-215.9775C591.7713,-197.2335 597.1838,-167.4115 587.3604,-144 582.7552,-133.0247 574.7107,-123.1573 566.1727,-114.9529"/>
<polygon fill="#000000" stroke="#000000" points="568.4007,-112.2497 558.6167,-108.1849 563.7303,-117.464 568.4007,-112.2497"/>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/ime_vga_audio_pll_0002.v -->
<g id="node12" class="node">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/ime_vga_audio_pll_0002.v</title>
<polygon fill="#d3d3d3" stroke="#069302" points="476.8603,-36 293.8605,-36 293.8605,-32 289.8605,-32 289.8605,-28 293.8605,-28 293.8605,-8 289.8605,-8 289.8605,-4 293.8605,-4 293.8605,0 476.8603,0 476.8603,-36"/>
<polyline fill="none" stroke="#069302" points="293.8605,-32 297.8605,-32 297.8605,-28 293.8605,-28 "/>
<polyline fill="none" stroke="#069302" points="293.8605,-8 297.8605,-8 297.8605,-4 293.8605,-4 "/>
<text text-anchor="middle" x="385.3604" y="-13.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ime_vga_audio_pll_0002.v</text>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/ime_vga_audio_pll.vhd&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/ime_vga_audio_pll_0002.v -->
<g id="edge13" class="edge">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/ime_vga_audio_pll.vhd&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/ime_vga_audio_pll_0002.v</title>
<path fill="none" stroke="#000000" d="M385.3604,-71.8314C385.3604,-64.131 385.3604,-54.9743 385.3604,-46.4166"/>
<polygon fill="#000000" stroke="#000000" points="388.8605,-46.4132 385.3604,-36.4133 381.8605,-46.4133 388.8605,-46.4132"/>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/uart.vhdl&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_types.vhdl -->
<g id="edge14" class="edge">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/uart.vhdl&#45;&gt;/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/vhdl/fir_types.vhdl</title>
<path fill="none" stroke="#000000" d="M458.3423,-143.8314C470.6532,-134.8779 485.6711,-123.9558 498.9541,-114.2955"/>
<polygon fill="#000000" stroke="#000000" points="501.3577,-116.8752 507.3865,-108.1628 497.2405,-111.214 501.3577,-116.8752"/>
</g>
<!-- /media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/uart_nios_qsys/uart_nios/uart_nios_inst.vhd -->
<g id="node14" class="node">
<title>/media/psf/Home/Documents/FHNW/7_HS_25/esL1/esl1_fpga_fir/esl1_fpga_fir/quartus_proj/uart_nios_qsys/uart_nios/uart_nios_inst.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="782.95,-252 653.7708,-252 653.7708,-248 649.7708,-248 649.7708,-244 653.7708,-244 653.7708,-224 649.7708,-224 649.7708,-220 653.7708,-220 653.7708,-216 782.95,-216 782.95,-252"/>
<polyline fill="none" stroke="#069302" points="653.7708,-248 657.7708,-248 657.7708,-244 653.7708,-244 "/>
<polyline fill="none" stroke="#069302" points="653.7708,-224 657.7708,-224 657.7708,-220 653.7708,-220 "/>
<text text-anchor="middle" x="718.3604" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">uart_nios_inst.vhd</text>
</g>
</g>
</svg>
