// Seed: 3468067243
module module_0 (
    output tri id_0,
    input tri id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    output supply1 id_6
);
  assign id_0 = id_4 - 1 == id_5 + (id_1);
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input tri void id_0,
    output tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    output tri id_5,
    input uwire id_6,
    input tri1 id_7,
    output tri0 id_8,
    output wire id_9,
    input wor id_10,
    input wor id_11,
    input supply0 id_12
);
  wire id_14;
  or (id_5, id_3, id_12, id_2, id_0);
  module_0(
      id_8, id_10, id_6, id_7, id_3, id_11, id_5
  );
endmodule
