,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/alexforencich/verilog-axi.git,2018-07-30 01:36:26+00:00,Verilog AXI components for FPGA implementation,391,alexforencich/verilog-axi,142810315,Verilog,verilog-axi,558,1246,2024-04-11 10:41:38+00:00,[],https://api.github.com/licenses/mit
1,https://github.com/lnis-uofu/OpenFPGA.git,2018-06-14 22:49:34+00:00,An Open-source FPGA IP Generator,145,lnis-uofu/OpenFPGA,137416811,Verilog,OpenFPGA,85149,734,2024-04-12 07:25:54+00:00,"['fpga', 'fpga-soc']",https://api.github.com/licenses/mit
2,https://github.com/danielholanda/LeFlow.git,2018-06-11 20:46:27+00:00,Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks,101,danielholanda/LeFlow,136979128,Verilog,LeFlow,143857,567,2024-04-02 18:58:51+00:00,[],
3,https://github.com/QShen3/CNN-FPGA.git,2018-06-18 10:33:52+00:00,使用Verilog实现的CNN模块，可以方便的在FPGA项目中使用,104,QShen3/CNN-FPGA,137738911,Verilog,CNN-FPGA,12,443,2024-04-12 02:22:52+00:00,[],https://api.github.com/licenses/mit
4,https://github.com/bluespec/Piccolo.git,2018-05-29 20:35:53+00:00,"RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)",46,bluespec/Piccolo,135350124,Verilog,Piccolo,12489,294,2024-04-09 04:50:11+00:00,[],https://api.github.com/licenses/apache-2.0
5,https://github.com/The-OpenROAD-Project/RePlAce.git,2018-07-11 14:11:38+00:00,RePlAce global placement tool,75,The-OpenROAD-Project/RePlAce,140584745,Verilog,RePlAce,97379,197,2024-04-10 07:01:03+00:00,[],https://api.github.com/licenses/bsd-3-clause
6,https://github.com/sumanth-kalluri/cnn_hardware_acclerator_for_fpga.git,2018-07-06 12:08:08+00:00,This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs,45,sumanth-kalluri/cnn_hardware_acclerator_for_fpga,139979994,Verilog,cnn_hardware_acclerator_for_fpga,33,142,2024-04-07 09:31:19+00:00,[],None
7,https://github.com/lsils/benchmarks.git,2018-07-25 15:35:45+00:00,EPFL logic synthesis benchmarks,37,lsils/benchmarks,142320126,Verilog,benchmarks,113893,137,2024-03-26 20:59:06+00:00,[],https://api.github.com/licenses/mit
8,https://github.com/MiSTer-devel/Genesis_MiSTer.git,2018-06-02 13:29:46+00:00,Sega Genesis for MiSTer,61,MiSTer-devel/Genesis_MiSTer,135820056,Verilog,Genesis_MiSTer,106834,122,2024-04-05 23:39:54+00:00,[],https://api.github.com/licenses/gpl-3.0
9,https://github.com/vidor-libraries/VidorFPGA.git,2018-07-27 11:27:33+00:00,repository for Vidor FPGA IP blocks and projects,34,vidor-libraries/VidorFPGA,142568915,Verilog,VidorFPGA,72,88,2024-04-05 10:54:51+00:00,[],
10,https://github.com/scarv/xcrypto.git,2018-07-30 08:06:34+00:00,XCrypto: a cryptographic ISE for RISC-V,10,scarv/xcrypto,142844950,Verilog,xcrypto,2133,86,2024-01-16 16:30:15+00:00,"['risc-v', 'riscv', 'verilog', 'formal-verification', 'yosys', 'icarus-verilog', 'hardware', 'hardware-acceleration', 'cryptography', 'instruction-set-architecture', 'open-source', 'mit-license', 'crypto', 'cpu', 'ise', 'research-project', 'xcrypto']",https://api.github.com/licenses/mit
11,https://github.com/lnis-uofu/LSOracle.git,2018-06-14 22:50:19+00:00,IDEA project source files ,41,lnis-uofu/LSOracle,137416864,Verilog,LSOracle,573309,85,2024-01-15 02:17:53+00:00,['logic-synthesis'],https://api.github.com/licenses/mit
12,https://github.com/ilaydayaman/CNN_for_SLR.git,2018-06-30 22:58:59+00:00,A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.,30,ilaydayaman/CNN_for_SLR,139285952,Verilog,CNN_for_SLR,22548,81,2024-04-11 03:24:40+00:00,"['cnn', 'slr', 'vivado', 'fpga', 'verilog']",https://api.github.com/licenses/bsd-2-clause
13,https://github.com/papcjy/mnist_fpga.git,2018-07-05 00:58:24+00:00,using xilinx xc6slx45 to implement mnist net,31,papcjy/mnist_fpga,139778074,Verilog,mnist_fpga,12331,80,2023-11-15 13:45:55+00:00,[],None
14,https://github.com/mattvenn/fpga-sdft.git,2018-06-05 16:31:58+00:00,"sliding DFT for FPGA, targetting Lattice ICE40 1k",15,mattvenn/fpga-sdft,136205751,Verilog,fpga-sdft,187,68,2024-03-23 14:34:05+00:00,"['fpga', 'verilog', 'icestorm', 'fft', 'sdft', 'yosys', 'fourier']",None
15,https://github.com/WillGreen/timetoexplore.git,2018-06-13 19:29:58+00:00,Source code to accompany https://timetoexplore.net,26,WillGreen/timetoexplore,137261528,Verilog,timetoexplore,187,61,2023-07-21 02:57:30+00:00,[],https://api.github.com/licenses/mit
16,https://github.com/hell03end/verilog-uart.git,2018-06-03 19:00:45+00:00,Simple 8-bit UART realization on Verilog HDL.,14,hell03end/verilog-uart,135932086,Verilog,verilog-uart,1429,57,2024-02-21 12:18:43+00:00,"['verilog', 'hdl', 'quartus', 'uart', 'fpga']",https://api.github.com/licenses/mit
17,https://github.com/chenhaoc/cnnhwpe.git,2018-05-31 03:01:02+00:00,,13,chenhaoc/cnnhwpe,135524249,Verilog,cnnhwpe,5420,57,2023-12-29 06:18:08+00:00,[],None
18,https://github.com/defparam/BAR-Tender.git,2018-06-28 03:53:43+00:00,An FPGA I/O Device which services physical memory reads/writes via UMDF2 driver,9,defparam/BAR-Tender,138963812,Verilog,BAR-Tender,16517,51,2024-03-04 23:16:09+00:00,"['fpga', 'pcie', 'kernel', 'hacking', 'hw', 'acceleration']",https://api.github.com/licenses/mit
19,https://github.com/huaweicloud/huaweicloud-fpga.git,2018-07-05 06:14:37+00:00,The official repository of the HUAWEI CLOUD FPGA Development Kit based on HUAWEI CLOUD FPGA Accelerated Cloud Server.,25,huaweicloud/huaweicloud-fpga,139802991,Verilog,huaweicloud-fpga,86850,49,2024-03-19 03:23:38+00:00,[],
20,https://github.com/sifive/block-nvdla-sifive.git,2018-07-06 01:18:21+00:00,,27,sifive/block-nvdla-sifive,139917356,Verilog,block-nvdla-sifive,2243,40,2023-05-15 01:23:18+00:00,[],None
21,https://github.com/Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition.git,2018-06-16 06:27:47+00:00,This is the repository for the IEEE version of the book,26,Practical-UVM-Step-By-Step/Practical-UVM-IEEE-Edition,137558919,Verilog,Practical-UVM-IEEE-Edition,22003,40,2024-04-06 02:43:29+00:00,[],None
22,https://github.com/ZipCPU/fftdemo.git,2018-07-19 19:57:38+00:00,A demonstration showing how several components can be compsed to build a simulated spectrogram,9,ZipCPU/fftdemo,141625023,Verilog,fftdemo,661,35,2024-03-05 23:20:46+00:00,[],None
23,https://github.com/Darkborderman/schoolWorks.git,2018-06-02 13:58:34+00:00,"Repository of NCKU class slides,exams, and homeworks",22,Darkborderman/schoolWorks,135822174,Verilog,schoolWorks,3664808,35,2023-12-05 10:52:02+00:00,"['ncku', 'nckuassignment']",https://api.github.com/licenses/bsd-2-clause
24,https://github.com/vedic-partap/Computer-Organization-and-Architecture-LAB.git,2018-07-25 01:26:39+00:00,"Solution to COA LAB Assgn, IIT Kharagpur",9,vedic-partap/Computer-Organization-and-Architecture-LAB,142230901,Verilog,Computer-Organization-and-Architecture-LAB,1869,34,2024-02-21 19:36:56+00:00,"['coa', 'hardware-designs', 'verilog-project', 'verilog', 'cpu', 'mips-assembly']",None
25,https://github.com/hydronics2/HDMI-to-FPGA-to-APA102-Pixels.git,2018-06-14 05:58:04+00:00,"Final Project written in Lucid (verilog) for the Mojo FPGA development board. Reads pixels from HDMI and sends pixel data to 22,000 APA102 LEDs over SPI.",7,hydronics2/HDMI-to-FPGA-to-APA102-Pixels,137312752,Verilog,HDMI-to-FPGA-to-APA102-Pixels,4148,34,2024-01-17 07:00:02+00:00,[],None
26,https://github.com/pcie-bench/pciebench-netfpga.git,2018-07-27 06:52:22+00:00, pcie-bench code for NetFPGA/VCU709 cards ,13,pcie-bench/pciebench-netfpga,142539352,Verilog,pciebench-netfpga,196,31,2024-04-07 08:21:09+00:00,[],
27,https://github.com/rgwan/bapi-rv32i.git,2018-06-17 03:06:35+00:00,A extremely size-optimized RV32I soft processor for FPGA.,5,rgwan/bapi-rv32i,137625174,Verilog,bapi-rv32i,3,26,2023-04-13 16:52:16+00:00,[],None
28,https://github.com/Buddhimah/System-Bus-Design-Verilog.git,2018-06-14 16:50:12+00:00,This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification ,17,Buddhimah/System-Bus-Design-Verilog,137385139,Verilog,System-Bus-Design-Verilog,11,26,2024-03-08 09:03:49+00:00,[],None
29,https://github.com/aoeldemann/fluent10g.git,2018-06-05 15:20:33+00:00,Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet,5,aoeldemann/fluent10g,136197078,Verilog,fluent10g,275,25,2024-01-25 06:47:10+00:00,"['network-test', 'network', 'networking', 'fpga', 'measurement', 'network-tester']",https://api.github.com/licenses/mit
30,https://github.com/lawrie/tinyfpga_examples.git,2018-08-01 20:02:25+00:00,Verilog example programs for TinyFPGA,8,lawrie/tinyfpga_examples,143203040,Verilog,tinyfpga_examples,24,24,2024-03-22 14:33:10+00:00,[],None
31,https://github.com/alinxalinx/AX301.git,2018-05-25 14:29:58+00:00,AX301,19,alinxalinx/AX301,134867051,Verilog,AX301,205679,23,2024-03-17 02:55:24+00:00,[],None
32,https://github.com/chasep255/Nexys-4-DDR-Ethernet-Mac.git,2018-07-14 20:32:40+00:00,Ethernet MAC for the Digilent Nexys 4 DDR FPGA.,6,chasep255/Nexys-4-DDR-Ethernet-Mac,140976142,Verilog,Nexys-4-DDR-Ethernet-Mac,83,23,2024-04-01 19:52:59+00:00,[],https://api.github.com/licenses/gpl-3.0
33,https://github.com/HeerAmbavi/RSAonVerilog.git,2018-08-01 08:27:23+00:00,Implementation of RSA algorithm on FPGA using Verilog,5,HeerAmbavi/RSAonVerilog,143126743,Verilog,RSAonVerilog,863,22,2024-02-26 08:50:35+00:00,[],None
34,https://github.com/ChenJianyunp/FPGA-Snappy-Decompressor.git,2018-07-05 10:08:57+00:00,A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.,5,ChenJianyunp/FPGA-Snappy-Decompressor,139831595,Verilog,FPGA-Snappy-Decompressor,252,20,2024-03-11 07:30:26+00:00,"['ibm-capi', 'hardware-decompressor']",https://api.github.com/licenses/apache-2.0
35,https://github.com/matrix-io/matrix-voice-fpga.git,2018-07-19 15:08:01+00:00,HDL code for the MATRIX Voice's Spartan 6 FPGA http://voice.matrix.one,15,matrix-io/matrix-voice-fpga,141596082,Verilog,matrix-voice-fpga,4912,19,2024-02-19 05:44:43+00:00,[],https://api.github.com/licenses/gpl-3.0
36,https://github.com/alice820621/SystemVerilog-Implementation-of-DDR3-Controller.git,2018-07-06 23:15:17+00:00,"The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a predefined DDR3 memory. Successful design verification is achieved via a specialized test bench and connected to provided AHB by a SystemVerilog interface.",7,alice820621/SystemVerilog-Implementation-of-DDR3-Controller,140037388,Verilog,SystemVerilog-Implementation-of-DDR3-Controller,183,19,2024-04-05 07:44:01+00:00,[],None
37,https://github.com/zxc479773533/HUST-Verilog-Labs.git,2018-06-08 07:38:48+00:00,HUST Verilog Labs 2018 and Digital logic labs 2018,3,zxc479773533/HUST-Verilog-Labs,136584400,Verilog,HUST-Verilog-Labs,2266,18,2024-03-27 15:47:54+00:00,[],https://api.github.com/licenses/mit
38,https://github.com/fpgasystems/groundhog.git,2018-06-10 11:04:19+00:00,Groundhog - Serial ATA Host Bus Adapter,9,fpgasystems/groundhog,136801486,Verilog,groundhog,1496,17,2023-11-17 01:27:16+00:00,[],None
39,https://github.com/EnigmaCurry/SAP.git,2018-06-16 15:50:56+00:00,"A very simple computer written in Verilog, with a Python test bench",6,EnigmaCurry/SAP,137592045,Verilog,SAP,44,17,2024-02-18 05:24:17+00:00,"['verilog', 'sap-1', 'ben-eater', 'fpga']",
40,https://github.com/emard/galaksija.git,2018-06-11 22:25:30+00:00,Galaksija computer for FPGA,2,emard/galaksija,136987476,Verilog,galaksija,137,15,2022-11-08 12:55:26+00:00,[],None
41,https://github.com/parimalp/Advanced-Embedded-System-Design-Flow-on-Zynq.git,2018-07-16 23:24:43+00:00,,35,parimalp/Advanced-Embedded-System-Design-Flow-on-Zynq,141205337,Verilog,Advanced-Embedded-System-Design-Flow-on-Zynq,4852,15,2024-03-17 15:10:10+00:00,[],None
42,https://github.com/ReinForce-II/anlogic_eg4s_sdram_controller.git,2018-06-19 08:28:05+00:00,,4,ReinForce-II/anlogic_eg4s_sdram_controller,137862496,Verilog,anlogic_eg4s_sdram_controller,5,15,2024-03-12 16:05:03+00:00,[],None
43,https://github.com/nvdla/vp_awsfpga.git,2018-06-11 21:21:13+00:00,Virtual Platform for AWS FPGA support,6,nvdla/vp_awsfpga,136982312,Verilog,vp_awsfpga,215,14,2023-11-24 08:44:32+00:00,[],
44,https://github.com/aionnetwork/aion_epic_fpgaminer.git,2018-07-25 15:20:58+00:00,FPGA referrence implementation for aion equihash 2109,18,aionnetwork/aion_epic_fpgaminer,142318344,Verilog,aion_epic_fpgaminer,2087,14,2024-01-22 15:31:28+00:00,[],None
45,https://github.com/jpt13653903/FUI-Audio-DAC.git,2018-07-14 07:55:43+00:00,FPGA-Based USB-Input Audio Digital to Analogue Converter,5,jpt13653903/FUI-Audio-DAC,140927679,Verilog,FUI-Audio-DAC,21244,13,2024-03-19 07:54:30+00:00,"['open-hardware', 'usb-audio']",https://api.github.com/licenses/gpl-3.0
46,https://github.com/JonnyLe/mipsCPU.git,2018-07-18 00:51:24+00:00,利用verilog硬件描述语言实现mips五级流水线CPU设计，并实现20条基本指令和其他高级指令，,3,JonnyLe/mipsCPU,141361672,Verilog,mipsCPU,986,13,2023-12-23 14:04:40+00:00,[],https://api.github.com/licenses/apache-2.0
47,https://github.com/Hara-Laboratory/subrisc.git,2018-06-19 08:41:51+00:00,SubRISC: Simple Instruction-Set Computer for IoT edge devices,1,Hara-Laboratory/subrisc,137864111,Verilog,subrisc,70,13,2022-12-26 21:58:36+00:00,[],None
48,https://github.com/xkw168/Digital-recognition.git,2018-06-11 10:03:20+00:00,digital recognition base on FPGA,3,xkw168/Digital-recognition,136908314,Verilog,Digital-recognition,34562,11,2023-05-12 08:13:59+00:00,[],None
49,https://github.com/apertus-open-source-cinema/axiom-micro-gateware.git,2018-06-29 08:17:25+00:00,"gateware for the main fpga, including a hispi decoder and image processing",2,apertus-open-source-cinema/axiom-micro-gateware,139121748,Verilog,axiom-micro-gateware,15592,11,2023-02-17 12:15:45+00:00,"['migen', 'fpga', 'image-processing', 'axiom', 'apertus', 'hispi', 'image-sensor']",https://api.github.com/licenses/gpl-3.0
50,https://github.com/mediaic/VLSI_Lab1.git,2018-07-02 08:58:35+00:00,RTL + Synthesis + APR,1,mediaic/VLSI_Lab1,139417489,Verilog,VLSI_Lab1,6876,11,2024-02-03 10:56:35+00:00,[],None
51,https://github.com/j40903272/CA2017.git,2018-07-31 10:11:11+00:00,NTU CSIE Computer Architecture,0,j40903272/CA2017,142997451,Verilog,CA2017,662,10,2023-09-03 09:06:35+00:00,[],None
52,https://github.com/SYZYGYfpga/xem7320-syzygy-samples.git,2018-07-18 21:10:12+00:00,HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.,2,SYZYGYfpga/xem7320-syzygy-samples,141490569,Verilog,xem7320-syzygy-samples,65,10,2024-03-12 10:09:07+00:00,[],https://api.github.com/licenses/mit
53,https://github.com/guoyijiang/VerilogModule-IIC_Master.git,2018-06-29 17:12:44+00:00,"this repository is a project about iic master, created by gyj in second half of 2017",5,guoyijiang/VerilogModule-IIC_Master,139176233,Verilog,VerilogModule-IIC_Master,6,10,2023-11-07 02:09:14+00:00,[],None
54,https://github.com/stratoes/FPGA-edge_detect.git,2018-06-15 03:29:03+00:00,Nexys 4 DDR Artix-7,5,stratoes/FPGA-edge_detect,137436868,Verilog,FPGA-edge_detect,9,10,2022-01-03 13:21:54+00:00,[],None
55,https://github.com/alice820621/Verilog-Implementation-of-Facial-Comparison-Image-Matching-with-2-D-256-point-DCT-and-Correlation.git,2018-07-06 18:36:50+00:00,"(Capstone Masters Project) Image Matching utilizing fast 1-D 256-point discrete cosine transform (DCT) running at 100MHz. The 256-point DCT has 16 layers with 128 operations each. Images are processed through the Verilog device in 1-D, transposed using a Python script, and processed through the Verilog device again as 2-D. The result is a correlation between two images via Python.",2,alice820621/Verilog-Implementation-of-Facial-Comparison-Image-Matching-with-2-D-256-point-DCT-and-Correlation,140018865,Verilog,Verilog-Implementation-of-Facial-Comparison-Image-Matching-with-2-D-256-point-DCT-and-Correlation,128,10,2024-03-12 00:43:59+00:00,[],None
56,https://github.com/ChrisZonghaoLi/cnn_conv_accelerator.git,2018-05-27 22:06:26+00:00,A Fix-pointed Rudimentary CNN Convolution Accelerator,3,ChrisZonghaoLi/cnn_conv_accelerator,135085004,Verilog,cnn_conv_accelerator,4677,10,2024-04-03 12:11:36+00:00,[],None
57,https://github.com/thejokerlol/AXI_Slave_Interface.git,2018-05-30 11:24:08+00:00,A Slave interface for DRAM,2,thejokerlol/AXI_Slave_Interface,135432522,Verilog,AXI_Slave_Interface,15294,9,2024-02-08 07:24:34+00:00,[],None
58,https://github.com/ricerodriguez/ttu-lab1-code-examples.git,2018-06-17 15:23:35+00:00,Example code for Project Lab 1,4,ricerodriguez/ttu-lab1-code-examples,137665149,Verilog,ttu-lab1-code-examples,32,8,2023-02-07 20:08:17+00:00,[],None
59,https://github.com/olofk/de0_nano.git,2018-06-30 07:16:10+00:00,,4,olofk/de0_nano,139228007,Verilog,de0_nano,27,8,2024-03-02 10:27:50+00:00,[],None
60,https://github.com/go4retro/Nu8500.git,2018-06-18 05:13:57+00:00,65(c)02 to 8502 converter,4,go4retro/Nu8500,137712472,Verilog,Nu8500,260,8,2022-03-14 18:55:30+00:00,[],None
61,https://github.com/YangYunLong1988/w5500.git,2018-07-08 05:17:17+00:00,,1,YangYunLong1988/w5500,140139606,Verilog,w5500,12,7,2024-02-03 02:03:59+00:00,[],None
62,https://github.com/Toodyao/8086-CPU.git,2018-06-28 03:59:41+00:00,A simple 8086-CPU simulator using Verilog and Quartus II,1,Toodyao/8086-CPU,138964247,Verilog,8086-CPU,115,7,2024-03-03 02:34:52+00:00,[],None
63,https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Kintex7.git,2018-06-21 04:06:08+00:00,,4,BeeBeansTechnologies/SiTCP_Netlist_for_Kintex7,138117681,Verilog,SiTCP_Netlist_for_Kintex7,950,7,2024-01-16 08:27:00+00:00,[],
64,https://github.com/forschumi/LROTS.git,2018-07-19 13:20:25+00:00,A Novel Low-cost FPGA-based Real-time Object Tracking System,2,forschumi/LROTS,141582589,Verilog,LROTS,4322,7,2024-03-07 05:14:45+00:00,[],https://api.github.com/licenses/gpl-3.0
65,https://github.com/victoresque/DSD.git,2018-06-15 19:19:42+00:00,"Digital System Design (DSD, 2018 Spring) @ National Taiwan University",1,victoresque/DSD,137523983,Verilog,DSD,25482,7,2024-01-27 10:46:31+00:00,[],None
66,https://github.com/k0nze/ultrazed_acp_example.git,2018-06-13 09:48:41+00:00,Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC,3,k0nze/ultrazed_acp_example,137195936,Verilog,ultrazed_acp_example,58,7,2023-12-28 09:36:27+00:00,[],None
67,https://github.com/rahulagnisys/ahb_vip.git,2018-06-17 05:34:27+00:00,,1,rahulagnisys/ahb_vip,137631489,Verilog,ahb_vip,2549,7,2024-01-31 08:38:12+00:00,[],None
68,https://github.com/juanmard/screen-pacman.git,2018-07-26 18:30:33+00:00,Clon game of Pac-Man with free tools on a FPGA.,1,juanmard/screen-pacman,142479373,Verilog,screen-pacman,14935,7,2023-09-30 15:44:17+00:00,[],None
69,https://github.com/ram-srivathsa/BTB.git,2018-06-12 05:28:23+00:00,Implementation of Branch Target Buffer in Bluespec,0,ram-srivathsa/BTB,137021402,Verilog,BTB,61,7,2024-02-12 12:50:42+00:00,[],None
70,https://github.com/pbzweihander/Microprocessor.git,2018-05-29 12:11:32+00:00,"Microprocessor implemented with Verilog, for Logic Design Lab Final Project.",0,pbzweihander/Microprocessor,135290766,Verilog,Microprocessor,19,6,2024-01-14 14:30:16+00:00,[],None
71,https://github.com/alice820621/Verilog-Implementation-of-a-32-point-IFFT-Circuit.git,2018-07-06 22:56:43+00:00,"A FIFO structure is implemented to hold input and output data. There are 32 pairs of real and imaginary inputs, consisting of 4-bit integer and 24-bit decimal values each. The 32-point IFFT has 5 layers with 32 butterflies each. The device operates with a speed of 200MHz.",0,alice820621/Verilog-Implementation-of-a-32-point-IFFT-Circuit,140036478,Verilog,Verilog-Implementation-of-a-32-point-IFFT-Circuit,36,6,2023-12-02 11:18:41+00:00,[],None
72,https://github.com/AndyTQ/Snake-FPGA.git,2018-07-16 18:12:13+00:00,A remastered Nokia-style SNAKE on the Altera DE1-SoC board. This project is implemented using Verilog HDL through Intel Quartus Prime. The youtube demo video will be up before the year 2100.,2,AndyTQ/Snake-FPGA,141175658,Verilog,Snake-FPGA,8821,6,2022-07-31 11:48:40+00:00,"['fpga', 'verilog']",https://api.github.com/licenses/mit
73,https://github.com/desaster/verilog-6502-ledblink.git,2018-07-11 12:32:28+00:00,A template/sample project for using a 6502 core in a SoC type fashion.,1,desaster/verilog-6502-ledblink,140572461,Verilog,verilog-6502-ledblink,16,6,2024-01-06 23:30:11+00:00,[],https://api.github.com/licenses/mit
74,https://github.com/BilyZ98/singlecycleCPU.git,2018-06-20 08:22:55+00:00,单周期CPU，造福后人,0,BilyZ98/singlecycleCPU,138002150,Verilog,singlecycleCPU,18275,6,2023-08-25 06:59:00+00:00,[],None
75,https://github.com/OniDaito/FPGAMetaBalls.git,2018-06-24 20:48:28+00:00,Metaballs on an FPGA,1,OniDaito/FPGAMetaBalls,138514313,Verilog,FPGAMetaBalls,188,5,2022-05-28 22:44:55+00:00,[],None
76,https://github.com/joshjiejie/HitGraph.git,2018-07-15 21:47:06+00:00,Graph processing acceleration ,5,joshjiejie/HitGraph,141060642,Verilog,HitGraph,20,5,2020-12-08 11:25:20+00:00,[],None
77,https://github.com/huanghongxun/MIPS-CPU.git,2018-06-12 09:00:00+00:00,,3,huanghongxun/MIPS-CPU,137045072,Verilog,MIPS-CPU,159,5,2023-01-28 15:09:01+00:00,[],https://api.github.com/licenses/apache-2.0
78,https://github.com/alice820621/Verilog-Implementation-of-a-64-bit-Signed-Binary-Multiplier-Divider-Circuit.git,2018-07-06 22:27:17+00:00,"There are no explicit arithmetic operators used in the design (i.e: +,-). The design is built upon instantiation of a 2-bit adder to achieve 32-bit operation. The 64-bit sequential multiplier and divider share the 32-bit adder when in use.",1,alice820621/Verilog-Implementation-of-a-64-bit-Signed-Binary-Multiplier-Divider-Circuit,140034980,Verilog,Verilog-Implementation-of-a-64-bit-Signed-Binary-Multiplier-Divider-Circuit,22,5,2022-10-27 23:45:50+00:00,[],None
79,https://github.com/go4retro/Fake6523.git,2018-06-27 03:02:30+00:00,MOS 6523 TPI (Tri Port Interface) CPLD replacement,2,go4retro/Fake6523,138822630,Verilog,Fake6523,1601,5,2021-07-16 08:01:38+00:00,[],None
80,https://github.com/qiaosiyi/progASICp4SWITCH.git,2018-07-03 14:13:25+00:00,progASICp4SWITCH,6,qiaosiyi/progASICp4SWITCH,139593419,Verilog,progASICp4SWITCH,127,5,2022-07-21 00:06:40+00:00,[],None
81,https://github.com/coldnew-examples/DE2-115-Led-Blink.git,2018-06-04 02:58:44+00:00,Simple LED blink example for DE2-115,0,coldnew-examples/DE2-115-Led-Blink,135963372,Verilog,DE2-115-Led-Blink,4,5,2024-03-29 15:08:36+00:00,"['de2-115', 'verilog', 'quartus']",None
82,https://github.com/alexandresoaresilva/QAM.git,2018-07-20 04:11:15+00:00,"16-QAM implemented on Xilinx Basys3, running at 100 MHz, sending the preamble of the U.S. const.",2,alexandresoaresilva/QAM,141662410,Verilog,QAM,25160,5,2024-03-10 02:00:10+00:00,[],None
83,https://github.com/sykwer/ut_computer_architecture.git,2018-06-24 18:05:13+00:00,CPU by verilog and Assembler by C++,0,sykwer/ut_computer_architecture,138504411,Verilog,ut_computer_architecture,13,4,2024-03-11 14:46:32+00:00,[],None
84,https://github.com/darthsider/8-bit-RISC-CPU.git,2018-07-05 12:50:37+00:00,A simple 8-bit RISC processor in verilog,5,darthsider/8-bit-RISC-CPU,139848936,Verilog,8-bit-RISC-CPU,86,4,2024-01-14 14:24:27+00:00,[],None
85,https://github.com/aneels3/AES-128.git,2018-07-05 18:39:10+00:00,Single pipeline AES 128 bit encryption using S-box as Look up table.,3,aneels3/AES-128,139887636,Verilog,AES-128,32,4,2023-06-12 16:05:27+00:00,"['hdl', 'projects', 'cryptography', 'aes', 'aes-encryption']",None
86,https://github.com/hongzicong/MultipleCycleCPU-Verilog.git,2018-06-15 01:06:30+00:00,,1,hongzicong/MultipleCycleCPU-Verilog,137424833,Verilog,MultipleCycleCPU-Verilog,140,4,2018-12-23 05:02:39+00:00,[],None
87,https://github.com/ekuznetsov139/fpga.git,2018-05-25 10:09:54+00:00,Test FPGA designs,0,ekuznetsov139/fpga,134839690,Verilog,fpga,111,4,2023-07-10 19:34:11+00:00,[],None
88,https://github.com/lucasmsa/cl2.git,2018-06-08 14:07:44+00:00,"࿋ Realização feita em grupo: -Lucas Moreira, Renan Goes, Sanny Alves",0,lucasmsa/cl2,136627069,Verilog,cl2,3906,4,2023-02-08 23:53:01+00:00,[],None
89,https://github.com/OscarLGH/ZCU104-verilog-beginner.git,2018-07-19 17:54:22+00:00,A simple verilog program for Xilinx ZCU104 beginners.,1,OscarLGH/ZCU104-verilog-beginner,141613737,Verilog,ZCU104-verilog-beginner,1,4,2024-02-26 13:03:21+00:00,[],None
90,https://github.com/periata/cpus.git,2018-06-05 10:33:36+00:00,,0,periata/cpus,136161380,Verilog,cpus,2774,4,2021-11-05 10:22:20+00:00,[],None
91,https://github.com/SonyaKochemasova/an-fpga-implementation-of-low-latency-noc-based-mpsoc.git,2018-05-27 11:49:47+00:00,,1,SonyaKochemasova/an-fpga-implementation-of-low-latency-noc-based-mpsoc,135041541,Verilog,an-fpga-implementation-of-low-latency-noc-based-mpsoc,12997,4,2023-04-17 07:09:02+00:00,[],None
92,https://github.com/congeal/verilog_parser.git,2018-07-26 04:55:04+00:00,Verilog Parser using Lark,1,congeal/verilog_parser,142390412,Verilog,verilog_parser,23,4,2024-04-10 07:48:51+00:00,[],None
93,https://github.com/osafune/clfg_component.git,2018-05-25 11:40:27+00:00,Simple CameraLink frame-grabber,2,osafune/clfg_component,134848504,Verilog,clfg_component,16,4,2022-04-28 15:26:23+00:00,[],None
94,https://github.com/TUT-ASI/Machine_Learning_Fault_Code_Coverage.git,2018-06-08 07:24:12+00:00,"Tara, Rene and Sia are working on this machine learning to find a metric to determine the relationship between fault coverage of an assertion and code coverage of an assertion",0,TUT-ASI/Machine_Learning_Fault_Code_Coverage,136582613,Verilog,Machine_Learning_Fault_Code_Coverage,8664,4,2023-04-21 05:12:59+00:00,[],None
95,https://github.com/Digilent/Cmod-S7-25-OOB.git,2018-06-01 22:54:06+00:00,,5,Digilent/Cmod-S7-25-OOB,135770146,Verilog,Cmod-S7-25-OOB,13,4,2023-12-19 15:52:57+00:00,[],None
96,https://github.com/angmouzakitis/student_xohw18-187.git,2018-06-25 19:00:59+00:00,"This open NoC Firewall framework is joint work with M.D.Grammatikakis, V.Piperaki and A.Mouzakitis, in context of Xilinx Open Hardware 2018 at TEI of Crete http://aise.cs.teicrete.gr/en/ This work was selected as one of the competition finalists: http://www.openhw.eu/2018-finalists.html (The complete framework has also been used to develop SystemC and hardware testbenches for a co-simulation framework proposed by TEI of Crete, see more details in aki and A.Mouzakitis, in context of Xilinx Open Hardware 2018 at TEI of Crete http://aise.cs.teicrete.gr/en/ This work was selected as one of the competition finalists: https://sourceforge.net/projects/sc-cosim)",1,angmouzakitis/student_xohw18-187,138637787,Verilog,student_xohw18-187,62652,4,2020-11-12 08:05:43+00:00,[],https://api.github.com/licenses/gpl-2.0
97,https://github.com/smonson78/st-shifter-verilog.git,2018-06-30 09:39:59+00:00,,0,smonson78/st-shifter-verilog,139237345,Verilog,st-shifter-verilog,10,4,2021-12-21 20:03:02+00:00,[],None
98,https://github.com/truhlikfredy/neopixel-hw-controller-hardware.git,2018-08-02 20:54:27+00:00,Hardware verilog peripheral to drive neopixel LEDs using hw implementation of the protocol,0,truhlikfredy/neopixel-hw-controller-hardware,143344034,Verilog,neopixel-hw-controller-hardware,667,4,2022-08-25 22:31:16+00:00,[],https://api.github.com/licenses/mit
99,https://github.com/atrosinenko/composite-video-generator.git,2018-07-02 15:37:32+00:00,Example of composite video generation with Chisel (B/W for now),0,atrosinenko/composite-video-generator,139462185,Verilog,composite-video-generator,93,4,2023-02-26 13:32:09+00:00,"['fpga', 'chisel3', 'scala']",None
100,https://github.com/amahzoon/PolyCleaner.git,2018-07-23 13:54:44+00:00,,0,amahzoon/PolyCleaner,142021455,Verilog,PolyCleaner,40157,4,2023-11-27 05:39:42+00:00,[],None
101,https://github.com/kentang-mit/MIPS32_PipelineCPU.git,2018-05-26 14:32:36+00:00,A MIPS32 CPU project with five-stage pipeline.(EI332 Course Project 3),1,kentang-mit/MIPS32_PipelineCPU,134968740,Verilog,MIPS32_PipelineCPU,375,3,2024-01-12 15:57:57+00:00,[],None
102,https://github.com/kammce/Motherboard.git,2018-07-21 00:54:06+00:00,,6,kammce/Motherboard,141770060,Verilog,Motherboard,77,3,2022-12-08 23:51:40+00:00,[],https://api.github.com/licenses/mit
103,https://github.com/pradyuishere/TPU.git,2018-06-19 11:44:06+00:00,,1,pradyuishere/TPU,137883923,Verilog,TPU,59,3,2022-02-22 13:14:36+00:00,[],None
104,https://github.com/rliston/life-soup.git,2018-07-26 16:40:12+00:00,life soup search using Xilinx eval kit,1,rliston/life-soup,142467893,Verilog,life-soup,845,3,2020-09-27 19:11:33+00:00,[],None
105,https://github.com/mattvenn/ADS7883-pmod.git,2018-07-28 08:52:08+00:00,pmod breakout for 2 x ADS7883 ADC,0,mattvenn/ADS7883-pmod,142662130,Verilog,ADS7883-pmod,459,3,2022-03-17 00:21:16+00:00,[],None
106,https://github.com/Reenforcements/FPGAComputer.git,2018-05-26 14:10:44+00:00,An FPGA computer I'm building as my research project for the Undergraduate Summer Scholarship at Miami University.,0,Reenforcements/FPGAComputer,134966966,Verilog,FPGAComputer,386183,3,2024-02-26 10:35:02+00:00,[],None
107,https://github.com/cheimu/FPGA-Based-Streaming-Image-Recognition-System.git,2018-06-04 01:07:13+00:00,,0,cheimu/FPGA-Based-Streaming-Image-Recognition-System,135953861,Verilog,FPGA-Based-Streaming-Image-Recognition-System,56467,3,2022-04-23 11:42:15+00:00,[],None
108,https://github.com/626zdysdq/MultiCPU.git,2018-06-28 01:19:42+00:00,多周期CPU设计,1,626zdysdq/MultiCPU,138950334,Verilog,MultiCPU,7542,3,2023-08-29 03:49:04+00:00,[],None
109,https://github.com/hangryusprime/BIST.git,2018-06-26 12:49:29+00:00,,0,hangryusprime/BIST,138737357,Verilog,BIST,2,3,2022-05-05 05:38:18+00:00,"['verilog', 'bist', 'built-in-self-test']",None
110,https://github.com/keatenstokke/DICE.git,2018-07-02 22:49:59+00:00,Converting the DICe software from C++ to Verilog-based HDL to accelerate image correlation and analysis via FPGA.,2,keatenstokke/DICE,139502445,Verilog,DICE,216311,3,2024-01-16 08:30:45+00:00,[],None
111,https://github.com/ctf-challenges/defconctf-2018.git,2018-06-27 03:04:56+00:00,,1,ctf-challenges/defconctf-2018,138822878,Verilog,defconctf-2018,64164,3,2019-09-26 09:42:33+00:00,[],None
112,https://github.com/Uunicon/CPU54_MIPS.git,2018-06-03 13:46:56+00:00,Computer Organization,0,Uunicon/CPU54_MIPS,135907965,Verilog,CPU54_MIPS,220,3,2020-06-30 07:05:31+00:00,[],None
113,https://github.com/roo16kie/SoC_project_verilog.git,2018-06-06 03:03:18+00:00,To combine FFT and MAC to a system on a chip .,0,roo16kie/SoC_project_verilog,136264160,Verilog,SoC_project_verilog,1252,3,2023-12-09 13:48:32+00:00,[],https://api.github.com/licenses/mit
114,https://github.com/HarborYuan/MIPS-PipePlus.git,2018-06-09 02:37:10+00:00,It's a MIPS pipeline CPU with Interrupts and exceptions.,1,HarborYuan/MIPS-PipePlus,136684498,Verilog,MIPS-PipePlus,11,3,2021-01-20 07:36:33+00:00,[],https://api.github.com/licenses/mit
115,https://github.com/JiaminMa/AMBA_study.git,2018-07-15 02:20:15+00:00,,0,JiaminMa/AMBA_study,140992088,Verilog,AMBA_study,3853,3,2023-05-23 06:32:09+00:00,[],None
116,https://github.com/0xf3cd/CPU54.git,2018-06-29 14:21:55+00:00,MIPS架构CPU，IMEM模块使用ip核,0,0xf3cd/CPU54,139158355,Verilog,CPU54,2820,3,2023-05-24 04:39:22+00:00,['mips'],None
117,https://github.com/RahulMarathe94/FreeRTOS-Closed-Loop-PID-Controller-Nexsys-4-DDR-Microblaze.git,2018-05-30 15:16:05+00:00,,0,RahulMarathe94/FreeRTOS-Closed-Loop-PID-Controller-Nexsys-4-DDR-Microblaze,135461313,Verilog,FreeRTOS-Closed-Loop-PID-Controller-Nexsys-4-DDR-Microblaze,92,3,2023-04-19 12:29:42+00:00,[],None
118,https://github.com/prateek22sri/Glowing-led.git,2018-07-26 21:14:52+00:00,Implementation of Pulse Wave Modulation in verilog on Pynq-Z1 board (Zynq 7020 chip),0,prateek22sri/Glowing-led,142494766,Verilog,Glowing-led,6,3,2022-04-04 19:38:59+00:00,"['hdl', 'pwm', 'verilog', 'pynq-z1', 'vivado']",None
119,https://github.com/alexanderepstein/ARM-LP.git,2018-06-04 16:51:29+00:00,ARM Like Processor written in Verilog,0,alexanderepstein/ARM-LP,136056083,Verilog,ARM-LP,116,3,2022-10-26 10:27:46+00:00,[],https://api.github.com/licenses/mit
120,https://github.com/kgkougkoulias/A-Floating-point-FPGA-Overlay-Architecture-for-Xilinx-FPGAs.git,2018-07-13 19:22:21+00:00,,0,kgkougkoulias/A-Floating-point-FPGA-Overlay-Architecture-for-Xilinx-FPGAs,140885118,Verilog,A-Floating-point-FPGA-Overlay-Architecture-for-Xilinx-FPGAs,916,3,2019-07-17 01:28:27+00:00,[],None
121,https://github.com/BlazeCode2/ABRUTECH_processor_automatic.git,2018-07-21 05:14:11+00:00,FPGA based custom matrix manipulation processor implementation. This is the automatic version,3,BlazeCode2/ABRUTECH_processor_automatic,141783229,Verilog,ABRUTECH_processor_automatic,40937,3,2023-04-25 08:09:00+00:00,[],None
122,https://github.com/RW9UAO/spectrum-xilinx-sram1Mb.git,2018-06-22 08:22:55+00:00,zx spectrum128 fpga xilinx,2,RW9UAO/spectrum-xilinx-sram1Mb,138276059,Verilog,spectrum-xilinx-sram1Mb,18139,3,2023-11-17 15:39:21+00:00,[],None
123,https://github.com/DeepPurohit/Verilog_Projects.git,2018-07-23 09:37:45+00:00,Repo for my Verilog Projects,0,DeepPurohit/Verilog_Projects,141993368,Verilog,Verilog_Projects,33,3,2024-01-14 10:18:41+00:00,"['verilog-hdl', 'verilog-project', 'verilog']",None
124,https://github.com/fred6502/Apple-II-Gate-Level-Xilinx-ISE-14.7-Schematic-Entry.git,2018-06-07 20:59:13+00:00,Creating a functional gate level Apple II from Apple II schematic. Using Xilinx 14.7 Schematic Entry. Making small test benches of module. Also manually entering 74series chips(gate level schemtic).,0,fred6502/Apple-II-Gate-Level-Xilinx-ISE-14.7-Schematic-Entry,136530416,Verilog,Apple-II-Gate-Level-Xilinx-ISE-14.7-Schematic-Entry,72,3,2022-10-26 07:30:21+00:00,[],None
125,https://github.com/zjxxyy/microuart.git,2018-07-15 04:38:58+00:00,apb-uart,2,zjxxyy/microuart,140998581,Verilog,microuart,258,2,2023-07-22 02:29:24+00:00,[],https://api.github.com/licenses/gpl-3.0
126,https://github.com/nganinho/Camera-OV7670.git,2018-07-10 08:19:40+00:00,Camera interface with FPGA board,1,nganinho/Camera-OV7670,140400391,Verilog,Camera-OV7670,18,2,2020-01-01 07:56:07+00:00,[],None
127,https://github.com/nedzib/Binary-counter-MOJO-V3-VHDL.git,2018-06-20 14:30:11+00:00,,0,nedzib/Binary-counter-MOJO-V3-VHDL,138044348,Verilog,Binary-counter-MOJO-V3-VHDL,16,2,2022-08-20 18:52:40+00:00,[],https://api.github.com/licenses/mit
128,https://github.com/willh99/ASIC-VLSI.git,2018-07-13 14:53:23+00:00,Verilog and Synthesis Files from ASIC VLSI projects,1,willh99/ASIC-VLSI,140859851,Verilog,ASIC-VLSI,5930,2,2022-06-23 19:21:17+00:00,[],None
129,https://github.com/HSA-on-FPGA/Tapasco.git,2018-05-29 12:49:35+00:00,,0,HSA-on-FPGA/Tapasco,135295301,Verilog,Tapasco,1471,2,2023-01-28 19:11:09+00:00,[],https://api.github.com/licenses/lgpl-3.0
130,https://github.com/zjxxyy/APB-examples.git,2018-07-15 15:35:52+00:00,APB,3,zjxxyy/APB-examples,141038711,Verilog,APB-examples,436,2,2023-04-22 09:05:47+00:00,[],https://api.github.com/licenses/gpl-3.0
131,https://github.com/ja7namako/eeic2018riscv.git,2018-08-02 11:35:59+00:00,Make RISCV CPU with EEIC2018,0,ja7namako/eeic2018riscv,143286506,Verilog,eeic2018riscv,8,2,2018-12-15 20:37:00+00:00,[],https://api.github.com/licenses/mit
132,https://github.com/isurunuwanthilaka/Image-Down-Sampling-Custom-Processor.git,2018-06-22 19:16:32+00:00,This implementation is for down sampling a image using sparton 6 FPGA. This is a custom processor with custom ISA.,1,isurunuwanthilaka/Image-Down-Sampling-Custom-Processor,138339849,Verilog,Image-Down-Sampling-Custom-Processor,1366,2,2022-07-04 13:47:16+00:00,"['fpga', 'processor', 'down', 'sample']",None
133,https://github.com/hangryusprime/ARM_sample.git,2018-06-26 12:09:32+00:00,,1,hangryusprime/ARM_sample,138732703,Verilog,ARM_sample,9,2,2022-07-28 14:13:56+00:00,"['arm', 'verilog']",None
134,https://github.com/chyyuu/openmips.git,2018-07-10 14:17:54+00:00,,0,chyyuu/openmips,140442971,Verilog,openmips,26,2,2018-07-11 06:57:00+00:00,[],None
135,https://github.com/Hunterhuan/pipeline_cpu.git,2018-06-13 15:53:35+00:00,a program to realize a pipline_cpu by verilog,0,Hunterhuan/pipeline_cpu,137237927,Verilog,pipeline_cpu,18321,2,2022-08-05 03:10:59+00:00,[],None
136,https://github.com/siddharth7997/vlsi.git,2018-07-24 10:02:51+00:00,,1,siddharth7997/vlsi,142140233,Verilog,vlsi,211,2,2018-09-11 10:12:10+00:00,[],None
137,https://github.com/Misaka11/JiZu.git,2018-07-20 08:30:18+00:00,大二计组的代码,0,Misaka11/JiZu,141685677,Verilog,JiZu,1946,2,2021-01-28 14:55:26+00:00,[],None
138,https://github.com/rattboi/ice-spi.git,2018-05-26 05:54:17+00:00,Test repo for developing SPI interface on ice40 iceStick (for use in future projects),0,rattboi/ice-spi,134933583,Verilog,ice-spi,3,2,2020-04-08 06:14:26+00:00,[],None
139,https://github.com/AndreaTosti/MMU.git,2018-07-01 13:59:53+00:00,MMU simulata in Verilog,2,AndreaTosti/MMU,139333699,Verilog,MMU,638,2,2022-07-25 05:58:22+00:00,[],None
140,https://github.com/armleo/sdram_controller.git,2018-07-05 07:10:33+00:00,"SDR SDRAM Controller with Avalon-MM bus; [Bugged, deprecated]",1,armleo/sdram_controller,139809328,Verilog,sdram_controller,1421,2,2023-03-02 11:22:17+00:00,"['sdram', 'verilog', 'fpga', 'sdram-controller']",None
141,https://github.com/farbius/resize.git,2018-05-31 08:13:21+00:00,,0,farbius/resize,135553364,Verilog,resize,177,2,2023-04-13 09:40:35+00:00,[],None
142,https://github.com/qiaoyifan/mips.git,2018-06-02 14:35:29+00:00,计组实验程序，实现20条指令的极简mipsCPU,0,qiaoyifan/mips,135825054,Verilog,mips,40,2,2021-12-25 02:05:10+00:00,[],None
143,https://github.com/specialpointcentral/MIPS-cpu.git,2018-07-06 14:06:39+00:00,,0,specialpointcentral/MIPS-cpu,139992822,Verilog,MIPS-cpu,14,2,2019-04-04 11:25:54+00:00,[],None
144,https://github.com/leungyukshing/CPU.git,2018-07-25 11:57:04+00:00,计组CPU实验代码,0,leungyukshing/CPU,142293496,Verilog,CPU,3566,2,2023-12-05 07:26:16+00:00,[],None
145,https://github.com/davidh-/sp18_fpga_labs.git,2018-06-07 17:34:00+00:00,"FPGA lab code for EECS151/251A, Spring 2018",1,davidh-/sp18_fpga_labs,136510661,Verilog,sp18_fpga_labs,13425,2,2023-08-19 11:59:01+00:00,[],None
146,https://github.com/eeportillo/Snake-Game-using-Nexys4.git,2018-06-25 23:29:56+00:00,"Using Nexys4 FPGA board, implemented a Snake game using keyboard, VGA, and PWM modules.",0,eeportillo/Snake-Game-using-Nexys4,138660386,Verilog,Snake-Game-using-Nexys4,634,2,2022-11-08 18:06:54+00:00,[],None
147,https://github.com/kawasin73/computer-architecture-3s.git,2018-06-04 14:42:01+00:00,東京大学工学部電子情報学科のコンピュータアーキテクチャの課題。CPUとアセンブラを作ります。,0,kawasin73/computer-architecture-3s,136039216,Verilog,computer-architecture-3s,729,2,2020-04-18 07:11:15+00:00,"['university-of-tokyo', 'computer-science']",None
148,https://github.com/kiliczsh/CSE4117-Microprocessors.git,2018-07-07 18:08:03+00:00,,0,kiliczsh/CSE4117-Microprocessors,140106958,Verilog,CSE4117-Microprocessors,160,2,2024-01-28 04:07:14+00:00,[],None
149,https://github.com/patrick22414/convplex.git,2018-06-03 15:24:00+00:00,Verilog implementation of a convolution complex.,2,patrick22414/convplex,135915923,Verilog,convplex,41146,2,2021-05-13 22:37:47+00:00,[],https://api.github.com/licenses/bsd-3-clause
150,https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_GMII.git,2018-06-21 04:31:14+00:00,,2,BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_GMII,138119339,Verilog,SiTCP_Sample_Code_for_KC705_GMII,807,2,2023-01-03 14:45:05+00:00,[],
151,https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Artix7.git,2018-06-21 01:19:09+00:00,,0,BeeBeansTechnologies/SiTCP_Netlist_for_Artix7,138103352,Verilog,SiTCP_Netlist_for_Artix7,952,2,2024-01-16 08:12:40+00:00,[],
152,https://github.com/hangryusprime/AES_securescan.git,2018-06-26 13:00:10+00:00,,2,hangryusprime/AES_securescan,138738664,Verilog,AES_securescan,19,2,2022-02-20 17:33:27+00:00,"['verilog', 'aes', 'testing', 'securescan']",None
153,https://github.com/prateek22sri/Blinking-leds.git,2018-07-26 21:31:30+00:00,blinking led and simple pulse wave modulation on Pynq-Z1 board,1,prateek22sri/Blinking-leds,142496060,Verilog,Blinking-leds,5,2,2022-04-04 19:39:49+00:00,"['verilog', 'hdl', 'vivado', 'pynq-z1']",None
154,https://github.com/ahmedosama9777/Serial-Peripheral-Interface.git,2018-06-05 13:11:40+00:00,Master/Slave communication protocol,0,ahmedosama9777/Serial-Peripheral-Interface,136179444,Verilog,Serial-Peripheral-Interface,19,2,2022-09-28 02:34:52+00:00,[],None
155,https://github.com/roo16kie/MUX_verilog.git,2018-05-25 12:46:26+00:00,Using verilog to implement Mux_2_to_1 and Mux_4_to_1 . Verifying them by testbench .,1,roo16kie/MUX_verilog,134855126,Verilog,MUX_verilog,69,2,2021-05-21 13:40:50+00:00,[],https://api.github.com/licenses/mit
156,https://github.com/DevanshRajoria/Verilog-Arbiter.git,2018-06-18 02:39:52+00:00,"An arbiter is bus control. The arbiter lets only one unit to control the bus at a time. Example : When there are multiple CPU which wants the control of bus, the arbiter lets them but only one CPU at a time.",0,DevanshRajoria/Verilog-Arbiter,137703492,Verilog,Verilog-Arbiter,7,2,2021-09-08 13:50:19+00:00,[],https://api.github.com/licenses/apache-2.0
157,https://github.com/hal00alex/VerilogReview.git,2018-07-26 15:35:35+00:00,Simple Verilog Programs Designed to Refresh my memory in case of job/role changes,0,hal00alex/VerilogReview,142460685,Verilog,VerilogReview,5,2,2023-03-05 05:08:44+00:00,[],https://api.github.com/licenses/mit
158,https://github.com/motagiyash/3x1-Router-Verilog.git,2018-07-15 09:15:51+00:00,,1,motagiyash/3x1-Router-Verilog,141013595,Verilog,3x1-Router-Verilog,8,2,2022-03-15 19:24:41+00:00,[],None
159,https://github.com/miamirobin/2018Spring_CVSD.git,2018-07-17 11:31:00+00:00,The programming assignment of Computer-aided Vlsi System Design at NTUEE,0,miamirobin/2018Spring_CVSD,141280135,Verilog,2018Spring_CVSD,13349,2,2023-09-01 07:09:56+00:00,[],None
160,https://github.com/piotr-wiszowaty/atari_bus_recorder.git,2018-07-08 10:13:31+00:00,,0,piotr-wiszowaty/atari_bus_recorder,140157152,Verilog,atari_bus_recorder,65,2,2021-06-03 16:09:01+00:00,"['atari', 'verilog']",https://api.github.com/licenses/gpl-3.0
161,https://github.com/zc-zhai/FPGA-Lab.git,2018-07-09 11:15:34+00:00,Some development examples in FPGA.,0,zc-zhai/FPGA-Lab,140274608,Verilog,FPGA-Lab,2532,2,2020-05-14 09:55:15+00:00,[],None
162,https://github.com/hadisfr/Binary-Search-verilog.git,2018-07-09 10:34:11+00:00,a project for Digital Logic Design Lab S96 at University of Tehran - mirror of https://gitlab.com/hadi_sfr/Binary-Search-verilog,0,hadisfr/Binary-Search-verilog,140270396,Verilog,Binary-Search-verilog,477,2,2023-01-28 20:13:20+00:00,"['verilog', 'binary-search', 'fpga']",None
163,https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_SGMII.git,2018-06-21 04:33:04+00:00,,0,BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_SGMII,138119453,Verilog,SiTCP_Sample_Code_for_KC705_SGMII,2360,2,2023-04-02 03:16:23+00:00,[],
164,https://github.com/sedhossein/verilog-bcd-counter-jk-flip-flop.git,2018-05-29 10:55:10+00:00,this source is  Commercial bcd counter that built with Jk flip-flop in verilog ,0,sedhossein/verilog-bcd-counter-jk-flip-flop,135282606,Verilog,verilog-bcd-counter-jk-flip-flop,253,2,2022-12-13 02:45:44+00:00,"['verilog', 'flip-flop', 'bcd', 'counter', 'logic']",None
165,https://github.com/karanam1997/Dnnweaver-Zed-board-.git,2018-07-12 13:45:02+00:00,This is an adaptation of DNNweaver,2,karanam1997/Dnnweaver-Zed-board-,140718822,Verilog,Dnnweaver-Zed-board-,553,2,2024-03-26 03:46:21+00:00,[],None
166,https://github.com/lim142857/-SNAKE-in-Verilog.git,2018-07-22 19:24:08+00:00,famous game “snake” written in Verilog,0,lim142857/-SNAKE-in-Verilog,141924340,Verilog,-SNAKE-in-Verilog,109,2,2020-05-17 03:22:19+00:00,[],None
167,https://github.com/zhangshuai-neu/ea-mpu_riscv.git,2018-08-01 11:15:10+00:00,Develop ea-mpu based on risc-v core(open-source),1,zhangshuai-neu/ea-mpu_riscv,143145651,Verilog,ea-mpu_riscv,109588,2,2018-09-01 11:11:04+00:00,[],None
168,https://github.com/PhilipChalkiopoulos/DE1_SOC_PedestrianDetection.git,2018-06-08 11:33:44+00:00,"FPGA Design for pedestrian detection system, implemented on Terasic De1-SoC development board and D8M Camera Kit",0,PhilipChalkiopoulos/DE1_SOC_PedestrianDetection,136610640,Verilog,DE1_SOC_PedestrianDetection,174075,2,2020-12-08 05:57:03+00:00,[],https://api.github.com/licenses/gpl-3.0
169,https://github.com/lujialiang/ntsc-mojo.git,2018-06-26 09:13:04+00:00,NTSC Shield for the Mojo V3,3,lujialiang/ntsc-mojo,138713719,Verilog,ntsc-mojo,32,2,2023-08-17 21:03:53+00:00,[],https://api.github.com/licenses/mit
170,https://github.com/ericwu13/dcnn_fpga.git,2018-05-26 17:06:38+00:00,Speech recognition on FGPA using DCNN,0,ericwu13/dcnn_fpga,134980077,Verilog,dcnn_fpga,59108,2,2020-01-03 02:39:57+00:00,[],None
171,https://github.com/NancyAr/Serial-Peripheral-Interface.git,2018-06-02 20:16:19+00:00,Master/Slave communication protocol,2,NancyAr/Serial-Peripheral-Interface,135849273,Verilog,Serial-Peripheral-Interface,19,2,2022-09-28 02:54:19+00:00,[],None
172,https://github.com/OscarLGH/Oscar-RVO3-Processor.git,2018-07-19 18:34:31+00:00,Oscar RISC-V Out Of Order Processor,1,OscarLGH/Oscar-RVO3-Processor,141617598,Verilog,Oscar-RVO3-Processor,25,2,2022-08-19 08:52:30+00:00,[],None
173,https://github.com/tomarus/midirouter.git,2018-07-24 20:15:01+00:00,CMOD-A7 FPGA MIDI Merger/Router/Switch.,0,tomarus/midirouter,142208290,Verilog,midirouter,37882,2,2023-10-11 20:04:23+00:00,"['midi', 'fpga', 'verilog']",
174,https://github.com/arnab100395/IIR--filter.git,2018-06-18 20:22:39+00:00,ASIC Implementation of fixed and floating point versions of a 6th order IIR filter.,0,arnab100395/IIR--filter,137802459,Verilog,IIR--filter,2977,2,2022-04-16 22:05:42+00:00,[],None
175,https://github.com/drandyhaas/dist_board.git,2018-05-31 18:42:04+00:00,A distribution board for mq signals and hvs for a module,4,drandyhaas/dist_board,135622446,Verilog,dist_board,34362,2,2021-11-10 19:37:29+00:00,[],https://api.github.com/licenses/mit
176,https://github.com/Chana030102/PDP8_FP.git,2018-05-25 20:08:56+00:00,Implementing the PDP-8 with IEEE 754 Floating Point operations,0,Chana030102/PDP8_FP,134900228,Verilog,PDP8_FP,1123,2,2024-04-09 13:08:12+00:00,[],None
177,https://github.com/HuakunShen/verilog-ping-pong-project.git,2018-07-17 03:03:52+00:00,,1,HuakunShen/verilog-ping-pong-project,141223748,Verilog,verilog-ping-pong-project,14361,1,2022-10-07 15:57:19+00:00,[],None
178,https://github.com/chen-hao-chao/Matrix-Multiplication.git,2018-07-12 03:30:36+00:00,MM machine,0,chen-hao-chao/Matrix-Multiplication,140656399,Verilog,Matrix-Multiplication,98,1,2019-09-08 03:27:55+00:00,"['matrix', 'multiplier']",None
179,https://github.com/berkayyildi/VerySimpleCPU.git,2018-07-30 20:53:05+00:00,VerySimpleCPU,0,berkayyildi/VerySimpleCPU,142927055,Verilog,VerySimpleCPU,2,1,2018-12-20 19:01:48+00:00,[],None
180,https://github.com/duchungk7/Verilog-Design-for-FPGA.git,2018-07-26 02:04:29+00:00,Tự Học Lập Trình Verilog Cơ Bản Đến Nâng Cao,0,duchungk7/Verilog-Design-for-FPGA,142375356,Verilog,Verilog-Design-for-FPGA,36,1,2020-12-30 04:33:51+00:00,[],None
181,https://github.com/riscv-and-rust-and-decaf/riscv32i-cpu.git,2018-07-04 13:19:50+00:00,,2,riscv-and-rust-and-decaf/riscv32i-cpu,139724900,Verilog,riscv32i-cpu,211,1,2021-08-02 09:39:50+00:00,[],None
182,https://github.com/ymaquarium/ComputerArchitecture.git,2018-06-13 02:39:39+00:00,,1,ymaquarium/ComputerArchitecture,137152990,Verilog,ComputerArchitecture,30,1,2018-07-12 02:27:37+00:00,"['verilog-hdl', 'perl5', 'architecture']",None
183,https://github.com/lnexenl/32-bit-MIPS-CPU.git,2018-07-03 13:12:59+00:00,,0,lnexenl/32-bit-MIPS-CPU,139585527,Verilog,32-bit-MIPS-CPU,921,1,2021-10-19 06:55:16+00:00,[],None
184,https://github.com/JoshuaQYH/SingleOrMulti-Cycle_CPU.git,2018-07-01 04:03:27+00:00,使用vivado和verilogHDL实现的CPU,0,JoshuaQYH/SingleOrMulti-Cycle_CPU,139299103,Verilog,SingleOrMulti-Cycle_CPU,6543,1,2019-08-19 05:31:22+00:00,[],https://api.github.com/licenses/mit
185,https://github.com/0x544D/MIPS_Processors.git,2018-07-08 09:56:21+00:00,"Implementation of the three datapath concepts: singlecycle, multicycle and pipeline. Processors were implemented alongside ""Computer Organisation and Design"" lecture of TU Berlin. Processor designs are based on book contents of ""Computer Organisation and Design"" by D. Patterson and J. Hennessy",0,0x544D/MIPS_Processors,140156097,Verilog,MIPS_Processors,6392,1,2022-01-03 00:44:00+00:00,[],None
186,https://github.com/tejasatreya/FSK-Mod-Demod.git,2018-07-24 07:08:36+00:00,Transmitting and receiving a bit stream using Frequency Shift Keying.,0,tejasatreya/FSK-Mod-Demod,142119011,Verilog,FSK-Mod-Demod,434,1,2019-05-06 09:23:24+00:00,[],None
187,https://github.com/xuanwo11/LBP_face.git,2018-07-10 17:08:31+00:00,Face detection based on SVM & LBP,0,xuanwo11/LBP_face,140464302,Verilog,LBP_face,37244,1,2021-04-15 14:13:38+00:00,[],https://api.github.com/licenses/apache-2.0
188,https://github.com/Nevertorlate/Digital-logic-Homework.git,2018-07-25 13:34:30+00:00,No description,0,Nevertorlate/Digital-logic-Homework,142304568,Verilog,Digital-logic-Homework,71,1,2022-11-19 09:47:04+00:00,[],None
189,https://github.com/grkem1/WarGame.git,2018-08-02 13:40:52+00:00,A simple FPGA game,0,grkem1/WarGame,143300009,Verilog,WarGame,342,1,2018-12-03 11:06:52+00:00,[],None
190,https://github.com/SaraSaffari/CA_P4.git,2018-05-29 19:56:40+00:00,,1,SaraSaffari/CA_P4,135346363,Verilog,CA_P4,22,1,2018-06-09 19:41:12+00:00,[],None
191,https://github.com/forschumi/BachelorThesis.git,2018-07-19 12:44:35+00:00,"My Bachelor Thesis ""Design and Implementation on Navigation Calculating Circuit of Rotor Aircraft Flight Control Chip""",0,forschumi/BachelorThesis,141578247,Verilog,BachelorThesis,11890,1,2021-11-28 15:41:14+00:00,[],https://api.github.com/licenses/gpl-3.0
192,https://github.com/RossiLuca/DualVth.git,2018-07-22 11:36:00+00:00,DualVth script - low power contest Synthesis and optimization of digital circuit course,0,RossiLuca/DualVth,141890466,Verilog,DualVth,46,1,2018-12-13 23:05:36+00:00,[],None
193,https://github.com/gnalexandridis/FIFO_HUA-MCA-2016-2017.git,2018-06-16 16:47:19+00:00,This is a simple FIFO queue implementation in Verilog for the Modern Computer Architectures course (2016-2017) of Harokopio University.,0,gnalexandridis/FIFO_HUA-MCA-2016-2017,137595793,Verilog,FIFO_HUA-MCA-2016-2017,591,1,2022-10-13 11:26:51+00:00,"['fifo-queue', 'gtkwave', 'verilog']",None
194,https://github.com/hangryusprime/PicoBlaze_sample.git,2018-06-26 12:22:03+00:00,,0,hangryusprime/PicoBlaze_sample,138734100,Verilog,PicoBlaze_sample,43,1,2018-12-14 00:00:27+00:00,"['verilog', 'picoblaze']",None
195,https://github.com/rodrigofrancisquini/processador.git,2018-07-31 15:51:19+00:00,,0,rodrigofrancisquini/processador,143035770,Verilog,processador,680,1,2020-08-26 16:10:56+00:00,[],None
196,https://github.com/Sunmxt/FPGA2048Game.git,2018-06-06 17:04:12+00:00,The 2048 Game Implement in FPGA,0,Sunmxt/FPGA2048Game,136360418,Verilog,FPGA2048Game,13,1,2019-12-05 03:16:34+00:00,[],None
197,https://github.com/alexvonduar/lattice_embedded_vision.git,2018-06-21 18:31:01+00:00,Demo code and reference documents for Lattice Embedded Vision Development Kit,1,alexvonduar/lattice_embedded_vision,138208056,Verilog,lattice_embedded_vision,73198,1,2018-12-21 22:12:31+00:00,[],https://api.github.com/licenses/mit
198,https://github.com/dharni24/Palindrome-detector.git,2018-07-26 16:34:18+00:00,A simple palindrome detector circuit whose HDL code is attached here.,0,dharni24/Palindrome-detector,142467286,Verilog,Palindrome-detector,1,1,2022-07-19 20:58:03+00:00,[],None
199,https://github.com/CreeperLin/fpganes.git,2018-07-20 07:03:37+00:00,NES on FPGA template project,6,CreeperLin/fpganes,141676077,Verilog,fpganes,1068,1,2018-12-29 15:40:49+00:00,[],None
200,https://github.com/robertying/cpu.git,2018-07-12 02:45:29+00:00,MIPS 32 CPU,1,robertying/cpu,140651978,Verilog,cpu,1673,1,2023-01-28 07:53:49+00:00,"['mips', 'cpu', 'verilog']",None
201,https://github.com/Fuhongshuai/fuhs_CPU_MIPS.git,2018-07-01 02:49:36+00:00,CPU_OPENMIPS指令编写,0,Fuhongshuai/fuhs_CPU_MIPS,139295630,Verilog,fuhs_CPU_MIPS,11,1,2018-07-01 03:17:57+00:00,[],None
202,https://github.com/VibraniumQ/4-storey-Elevator-Controller.git,2018-06-15 07:20:31+00:00,Elevator Control,0,VibraniumQ/4-storey-Elevator-Controller,137454634,Verilog,4-storey-Elevator-Controller,3084,1,2023-03-07 17:48:46+00:00,[],https://api.github.com/licenses/gpl-3.0
203,https://github.com/pubuduudara/4bit-ALU.git,2018-05-30 14:43:52+00:00,4bit arithmetic and logic unit implementation using verilog,0,pubuduudara/4bit-ALU,135456850,Verilog,4bit-ALU,336,1,2020-07-07 03:59:44+00:00,[],None
204,https://github.com/uniqueufo/Pipeline_MIPS_CPU.git,2018-06-09 02:44:57+00:00,A Verliog project that achieve a Pipeline_MIPS_CPU which supports 50 MIPS instructions!,0,uniqueufo/Pipeline_MIPS_CPU,136684942,Verilog,Pipeline_MIPS_CPU,90,1,2022-05-06 15:59:54+00:00,[],https://api.github.com/licenses/mit
205,https://github.com/RadhikaChawla/TurboEncoder.git,2018-06-06 14:49:14+00:00,,0,RadhikaChawla/TurboEncoder,136343442,Verilog,TurboEncoder,2,1,2020-05-15 01:50:23+00:00,[],None
206,https://github.com/hi631/VTL_on_FPGA.git,2018-07-03 14:10:04+00:00,,0,hi631/VTL_on_FPGA,139592988,Verilog,VTL_on_FPGA,539,1,2022-05-26 02:14:25+00:00,[],None
207,https://github.com/Verdvana/Stopwatch.git,2018-07-14 14:07:07+00:00,基于FPGA的带暂停和清零的秒表，显示在数码管上,2,Verdvana/Stopwatch,140950950,Verilog,Stopwatch,8328,1,2023-04-12 16:14:58+00:00,[],None
208,https://github.com/liDavidM21/DinoProject.git,2018-07-20 20:17:31+00:00,The final project for CSC258,0,liDavidM21/DinoProject,141754044,Verilog,DinoProject,35821,1,2018-12-05 18:42:01+00:00,[],None
209,https://github.com/nitikshamodi/Electronic-Voting-Machine.git,2018-07-21 10:52:19+00:00,A verilog based project. EVM with a verification system.,0,nitikshamodi/Electronic-Voting-Machine,141804109,Verilog,Electronic-Voting-Machine,7,1,2021-11-10 13:28:15+00:00,[],None
210,https://github.com/jackmaxg/TCSPC_UROP.git,2018-05-28 16:43:53+00:00,Time Correlated Single Photon Counting Module,0,jackmaxg/TCSPC_UROP,135186481,Verilog,TCSPC_UROP,8060,1,2023-08-07 12:02:25+00:00,[],None
211,https://github.com/scampeggio/Smart-meter---Innovate-FPGA-Contest-EMEA-2018.git,2018-06-21 23:09:54+00:00,A smart management system to optimize renewable energy distribution ,0,scampeggio/Smart-meter---Innovate-FPGA-Contest-EMEA-2018,138230876,Verilog,Smart-meter---Innovate-FPGA-Contest-EMEA-2018,89007,1,2018-12-19 15:17:56+00:00,[],None
212,https://github.com/SuhailB/Dr.Bobda_LAB.git,2018-06-13 18:17:56+00:00,,1,SuhailB/Dr.Bobda_LAB,137254145,Verilog,Dr.Bobda_LAB,317969,1,2018-08-13 19:04:42+00:00,[],None
213,https://github.com/RyQcan/MIPS32_bank_queue.git,2018-07-14 01:28:02+00:00,基于MIPS CPU的银行排队器的汇编代码实现,0,RyQcan/MIPS32_bank_queue,140906385,Verilog,MIPS32_bank_queue,4766,1,2023-04-02 12:47:01+00:00,[],None
214,https://github.com/sancus-tee/soteria-core.git,2018-05-30 18:21:25+00:00,Offline Software Protection within Low-cost Embedded Devices,0,sancus-tee/soteria-core,135481609,Verilog,soteria-core,13910,1,2020-02-08 14:50:23+00:00,[],None
215,https://github.com/wyxwyx46941930/ECOP.git,2018-06-01 11:52:03+00:00,计算机组成原理实验课,0,wyxwyx46941930/ECOP,135711612,Verilog,ECOP,13864,1,2022-05-18 09:35:11+00:00,[],None
216,https://github.com/brycexu/DigitalDesign.git,2018-06-30 02:08:28+00:00,,0,brycexu/DigitalDesign,139211902,Verilog,DigitalDesign,18,1,2018-10-05 14:13:31+00:00,[],None
217,https://github.com/roo16kie/Sort_verilog.git,2018-05-25 15:05:14+00:00,Using verilog to implement positive number sorting problem by 3 different way .  ,0,roo16kie/Sort_verilog,134871193,Verilog,Sort_verilog,6,1,2018-12-13 22:52:39+00:00,[],https://api.github.com/licenses/mit
218,https://github.com/soccermitchy/icedmx.git,2018-05-26 03:16:23+00:00,iCEstick-based USB to DMX interface.,0,soccermitchy/icedmx,134925232,Verilog,icedmx,159,1,2023-06-19 04:32:31+00:00,"['verilog', 'dmx', 'lighting', 'icestick', 'platformio', 'icestorm']",https://api.github.com/licenses/mit
219,https://github.com/IrisLi17/MIPS_CPU.git,2018-07-04 05:58:19+00:00,,2,IrisLi17/MIPS_CPU,139675010,Verilog,MIPS_CPU,17392,1,2022-05-23 12:49:23+00:00,[],None
220,https://github.com/Gongzq5/SYSU-Computer-Organization-And-Design.git,2018-06-07 17:19:21+00:00,计组以及计组实验的一些代码,0,Gongzq5/SYSU-Computer-Organization-And-Design,136509221,Verilog,SYSU-Computer-Organization-And-Design,4380,1,2019-08-27 03:02:34+00:00,[],None
221,https://github.com/haris860/FPGA.git,2018-07-28 00:50:40+00:00,JPEG Huffman Decoder,1,haris860/FPGA,142635242,Verilog,FPGA,2546,1,2023-11-20 08:38:12+00:00,[],None
222,https://github.com/XinluHuang/Digital-frequency-meter.git,2018-07-23 12:50:37+00:00,数字频率计Digital frequency meter FPGA Verilog,2,XinluHuang/Digital-frequency-meter,142013716,Verilog,Digital-frequency-meter,1769,1,2024-04-05 04:00:25+00:00,[],None
223,https://github.com/gabrielsm0405/SD-Project-2.git,2018-05-25 10:20:53+00:00,Projeto de somador e subtrator controlado remotamente,1,gabrielsm0405/SD-Project-2,134840807,Verilog,SD-Project-2,14507,1,2018-08-25 13:34:38+00:00,[],None
224,https://github.com/msadegh97/EdgeDetection.git,2018-06-06 18:38:05+00:00,Image Edge Detection based on FPGA ,1,msadegh97/EdgeDetection,136371172,Verilog,EdgeDetection,7,1,2020-03-16 10:27:00+00:00,[],https://api.github.com/licenses/mit
225,https://github.com/Hunterhuan/single_period_cpu.git,2018-06-06 09:04:40+00:00,a program to realize a single_period_cpu by verilog,0,Hunterhuan/single_period_cpu,136302371,Verilog,single_period_cpu,18169,1,2021-05-17 23:50:01+00:00,[],None
226,https://github.com/guoyijiang/VerilogModule-DDS.git,2018-06-30 01:47:01+00:00,"this repository is a project about dds(Direct Digital Synthesizer), created by gyj in first half of 2017",1,guoyijiang/VerilogModule-DDS,139210837,Verilog,VerilogModule-DDS,507,1,2024-01-12 02:00:33+00:00,[],None
227,https://github.com/targasonic/FPGA_Verilog.git,2018-07-27 03:24:23+00:00,Verilog modules,0,targasonic/FPGA_Verilog,142522705,Verilog,FPGA_Verilog,66,1,2019-02-12 18:21:09+00:00,[],None
228,https://github.com/junzhengca/space-enemies.git,2018-07-31 15:39:35+00:00,"Rip off of space invaders coded in Verilog with VGA output support, intended for DE2-115 FPGA board. Final project for CSCB58.",0,junzhengca/space-enemies,143034363,Verilog,space-enemies,310,1,2022-07-10 14:41:48+00:00,"['verilog', 'hardware', 'de2-115', 'assignment', 'project']",None
229,https://github.com/Ksld154/Computer-Organization.git,2018-06-17 19:11:28+00:00, 2018 Spring - Computer Organization homework,1,Ksld154/Computer-Organization,137680030,Verilog,Computer-Organization,14772,1,2019-05-12 10:28:27+00:00,[],None
230,https://github.com/krishnasree45/Computer-Organization-lab-codes.git,2018-06-20 10:38:39+00:00,"This consists of the codes for carry lookahead adder, floating point multiplication, floating point addition, leftshift, and memory with cache, and wallace tree multiplier",0,krishnasree45/Computer-Organization-lab-codes,138018227,Verilog,Computer-Organization-lab-codes,1388,1,2019-06-03 09:22:15+00:00,[],None
231,https://github.com/mert137/An-FPGA-Based-Oscilloscope.git,2018-06-07 00:07:14+00:00,This hobby project is designed as an FPGA based oscilloscope for the purpose of running on my Intel Altera's DE1-SoC board.,0,mert137/An-FPGA-Based-Oscilloscope,136398979,Verilog,An-FPGA-Based-Oscilloscope,176,1,2022-08-24 16:05:55+00:00,[],https://api.github.com/licenses/mit
232,https://github.com/Roboy/roboy_darkroom_tracker.git,2018-07-04 14:02:51+00:00,custom pcb for darkroom tracking,0,Roboy/roboy_darkroom_tracker,139729848,Verilog,roboy_darkroom_tracker,6,1,2021-09-22 06:36:02+00:00,[],https://api.github.com/licenses/bsd-3-clause
233,https://github.com/JoshuaDiaz/CV-with-FPGA.git,2018-07-10 21:21:55+00:00,Using an inexpensive camera interfaced with an FPGA to detect basic colors and shapes.,1,JoshuaDiaz/CV-with-FPGA,140488479,Verilog,CV-with-FPGA,18809,1,2024-03-28 08:44:25+00:00,[],None
234,https://github.com/GurenMarkV/Embedded-Systems-Design.git,2018-05-29 20:09:23+00:00,Projects,0,GurenMarkV/Embedded-Systems-Design,135347609,Verilog,Embedded-Systems-Design,16297,1,2022-05-20 06:47:17+00:00,[],None
235,https://github.com/alaattinyilmaz/hardware-description-languages.git,2018-06-02 18:56:47+00:00,Coding lab assignments of Hardware Description Languages course in Verilog and VHDL programming languages.,0,alaattinyilmaz/hardware-description-languages,135844253,Verilog,hardware-description-languages,703,1,2022-06-16 04:16:54+00:00,"['verilog', 'verilog-hdl', 'shearlet-transform', 'xilinx', 'fpga']",None
236,https://github.com/MatheusGSantos/Projeto-CL2.git,2018-06-05 18:37:21+00:00,Washing Machine,0,MatheusGSantos/Projeto-CL2,136219447,Verilog,Projeto-CL2,204,1,2023-01-30 13:59:29+00:00,[],None
237,https://github.com/vincentchu12/MotherboardSampleProject.git,2018-06-14 08:59:51+00:00,,2,vincentchu12/MotherboardSampleProject,137333170,Verilog,MotherboardSampleProject,4018,1,2023-04-01 14:25:16+00:00,[],None
238,https://github.com/RossiLuca/DLX.git,2018-07-22 10:33:21+00:00,"DLX processor design, simulation and synthesis ",0,RossiLuca/DLX,141886503,Verilog,DLX,9569,1,2018-12-13 23:05:37+00:00,[],None
239,https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_AC701_RGMII.git,2018-06-21 04:28:20+00:00,,1,BeeBeansTechnologies/SiTCP_Sample_Code_for_AC701_RGMII,138119166,Verilog,SiTCP_Sample_Code_for_AC701_RGMII,696,1,2023-03-04 11:06:49+00:00,[],
240,https://github.com/chenf99/Multi_Cycle_CPU.git,2018-06-20 14:29:51+00:00,多周期CPU，未采用流水线,0,chenf99/Multi_Cycle_CPU,138044306,Verilog,Multi_Cycle_CPU,2156,1,2020-08-28 16:13:47+00:00,[],None
241,https://github.com/caoyuzheng/FPGA_Huffman.git,2018-06-28 15:21:57+00:00,The implement of Huffman coding by FPGA.,0,caoyuzheng/FPGA_Huffman,139036123,Verilog,FPGA_Huffman,28121,1,2022-11-15 05:00:55+00:00,[],None
242,https://github.com/haykp/AXI_Lite.git,2018-06-30 06:33:24+00:00,AXI Lite module RTL,1,haykp/AXI_Lite,139225418,Verilog,AXI_Lite,43,1,2019-03-13 04:32:23+00:00,[],https://api.github.com/licenses/gpl-3.0
243,https://github.com/develone/catzip.git,2018-07-11 19:12:52+00:00,,1,develone/catzip,140618334,Verilog,catzip,40147,1,2022-04-15 00:53:39+00:00,[],None
244,https://github.com/rrsmitto/FloatingPointALU.git,2018-08-01 19:03:59+00:00,,0,rrsmitto/FloatingPointALU,143196933,Verilog,FloatingPointALU,12,1,2020-04-08 09:02:52+00:00,[],None
245,https://github.com/ParsaHejabi/ComputerArchitecture-ManoCPU-Project.git,2018-06-24 10:36:53+00:00,A mano cpu with Verilog HDL,0,ParsaHejabi/ComputerArchitecture-ManoCPU-Project,138473269,Verilog,ComputerArchitecture-ManoCPU-Project,222,1,2019-06-18 11:38:49+00:00,[],https://api.github.com/licenses/mit
246,https://github.com/roo16kie/ALU_verilog.git,2018-05-25 14:37:17+00:00,Using verilog to implement ALU (Arithmetic Logic Unit) . Verifying it by testbench .,0,roo16kie/ALU_verilog,134867890,Verilog,ALU_verilog,957,1,2018-12-13 22:52:40+00:00,[],https://api.github.com/licenses/mit
247,https://github.com/Nanoblender/iceSN76849.git,2018-05-28 15:47:49+00:00,Implementation of the programable sound generator chip SN76849 in verilog,0,Nanoblender/iceSN76849,135180949,Verilog,iceSN76849,78,1,2023-08-01 05:48:52+00:00,[],None
248,https://github.com/ellisgl/addressable-debouncer-verilog.git,2018-05-28 04:30:45+00:00,Addressable 8 SPDT debouncer in Verilog,0,ellisgl/addressable-debouncer-verilog,135109538,Verilog,addressable-debouncer-verilog,16,1,2019-09-14 06:05:17+00:00,"['verilog', 'fpga', 'cpld', 'debounce', 'debouncing', 'debounce-button']",https://api.github.com/licenses/bsd-3-clause
249,https://github.com/jeongukjae/microprocessor-assignments.git,2018-05-31 04:42:27+00:00,마이크로프로세서 과제,0,jeongukjae/microprocessor-assignments,135532481,Verilog,microprocessor-assignments,14,1,2023-01-28 16:46:30+00:00,[],None
250,https://github.com/SDsupun/ipcore.git,2018-07-11 03:54:07+00:00,"40G Ethernet Stack, Final Year Project, BSc. Engineering, Department of Electronics and Telecommunication, University of Moratuwa, Sri Lanka, 2018",1,SDsupun/ipcore,140518949,Verilog,ipcore,6,1,2023-12-26 08:35:02+00:00,"['40gbit', 'ethernet-ip', 'verilog']",None
251,https://github.com/Yuandi-Sherry/multiCycleCPU.git,2018-06-28 16:14:45+00:00,,0,Yuandi-Sherry/multiCycleCPU,139041979,Verilog,multiCycleCPU,7311,1,2018-06-29 08:16:24+00:00,[],None
252,https://github.com/chenf99/CPU_single.git,2018-06-10 02:43:10+00:00,单周期CPU实验,0,chenf99/CPU_single,136773916,Verilog,CPU_single,2205,1,2019-05-16 08:18:16+00:00,[],None
253,https://github.com/yzt000000/scr1_sp_tcm.git,2018-06-13 09:48:28+00:00,,2,yzt000000/scr1_sp_tcm,137195912,Verilog,scr1_sp_tcm,1538,1,2022-04-14 05:06:40+00:00,['systemverilog'],
254,https://github.com/RahulMarathe94/L1-Cache-SImulator-using-MESI-Protocol.git,2018-05-28 02:18:22+00:00,,0,RahulMarathe94/L1-Cache-SImulator-using-MESI-Protocol,135099330,Verilog,L1-Cache-SImulator-using-MESI-Protocol,10,1,2023-07-06 05:34:44+00:00,[],None
255,https://github.com/jubayer0175/RSA.git,2018-05-29 06:34:02+00:00,64 bit RSA With URAT module,1,jubayer0175/RSA,135251704,Verilog,RSA,8,1,2021-05-09 20:51:27+00:00,[],None
256,https://github.com/chensm9/MultiCycleCPU.git,2018-06-17 08:51:44+00:00,计组项目——实现多周期CPU,0,chensm9/MultiCycleCPU,137641080,Verilog,MultiCycleCPU,12,1,2020-08-28 15:50:45+00:00,[],None
257,https://github.com/arnab100395/LDPC-Decoder.git,2018-06-18 22:35:43+00:00,Design and RTL implementation of an LDPC decoder.,2,arnab100395/LDPC-Decoder,137813716,Verilog,LDPC-Decoder,737,1,2022-04-16 22:04:48+00:00,[],None
258,https://github.com/hangryusprime/DES_implementation.git,2018-06-26 12:39:39+00:00,,0,hangryusprime/DES_implementation,138736143,Verilog,DES_implementation,9,1,2018-12-14 00:00:47+00:00,"['verilog', 'des', 'implementation']",None
259,https://github.com/christian-krieg/argon2.git,2018-06-12 07:12:50+00:00, VHDL implementation of Argon2 memory-hard function for password hashing and other applications,1,christian-krieg/argon2,137031933,Verilog,argon2,1603,1,2018-08-06 15:04:58+00:00,[],None
260,https://github.com/zhouqilin1993/MipsCPU.git,2018-06-14 06:48:37+00:00,,0,zhouqilin1993/MipsCPU,137317945,Verilog,MipsCPU,340,1,2018-08-30 11:37:15+00:00,[],https://api.github.com/licenses/gpl-3.0
261,https://github.com/hangryusprime/Basic_ALU.git,2018-06-26 12:30:39+00:00,,0,hangryusprime/Basic_ALU,138735138,Verilog,Basic_ALU,1,1,2018-12-14 00:00:37+00:00,"['verilog', 'alu']",None
262,https://github.com/tiger-yu7/FPGA-Stacker-Game.git,2018-06-26 02:06:03+00:00,"The popular arcade game ""Stacker"" made for the Altera DE1-SoC board. This is made to interface with an 8x8 mono-color LED matrix using the GPIO pins on the board. Everything, including the control, datapath, and driver for the LED Matrix were created by myself from scratch using Verilog HDL.",0,tiger-yu7/FPGA-Stacker-Game,138672007,Verilog,FPGA-Stacker-Game,4,1,2020-03-03 06:53:55+00:00,[],None
263,https://github.com/796F/pcie.git,2018-08-02 17:31:50+00:00,,0,796F/pcie,143325930,Verilog,pcie,57,1,2022-04-28 23:13:04+00:00,[],None
264,https://github.com/lizhihao6/Oscilloscope.git,2018-07-24 16:29:16+00:00,频率计的FPGA实现,2,lizhihao6/Oscilloscope,142185187,Verilog,Oscilloscope,9,1,2023-03-22 11:20:52+00:00,[],None
265,https://github.com/buwanmei/FPGA-Control-SDRAM.git,2018-08-01 04:54:58+00:00,Opensoc first: FPGA control SDRAM,0,buwanmei/FPGA-Control-SDRAM,143105643,Verilog,FPGA-Control-SDRAM,18670,1,2022-02-11 12:18:58+00:00,[],None
266,https://github.com/yangbyangb/Hard-CNN.git,2018-07-10 06:43:04+00:00,2018 Summer,1,yangbyangb/Hard-CNN,140388777,Verilog,Hard-CNN,172,1,2023-07-16 07:08:59+00:00,[],None
267,https://github.com/jeffreylu1/Basys3.git,2018-07-20 20:07:45+00:00,,1,jeffreylu1/Basys3,141753280,Verilog,Basys3,25,1,2021-01-05 15:42:43+00:00,[],https://api.github.com/licenses/mit
268,https://github.com/willianzocolau/cpu-raiden.git,2018-06-11 00:26:29+00:00,,0,willianzocolau/cpu-raiden,136855442,Verilog,cpu-raiden,23451,1,2022-09-07 10:59:25+00:00,[],None
269,https://github.com/ZhenlyChen/CPU.git,2018-06-15 16:14:13+00:00,A Single cycle CPU and a multi cycle CPU implement by Vivado 2018,0,ZhenlyChen/CPU,137508520,Verilog,CPU,14,1,2020-05-02 04:24:09+00:00,"['cpu', 'vivado']",None
270,https://github.com/Verdvana/3_8_Decoder.git,2018-07-14 14:35:20+00:00,基于FPGA的3_8译码器,0,Verdvana/3_8_Decoder,140952912,Verilog,3_8_Decoder,222,1,2022-03-25 08:30:12+00:00,[],None
271,https://github.com/Edragon/fpga_max10.git,2018-06-08 19:18:54+00:00,,1,Edragon/fpga_max10,136657595,Verilog,fpga_max10,56254,1,2019-12-26 04:31:39+00:00,[],None
272,https://github.com/JianYiheng/Ultrasonic-Intelligent-Vehicle.git,2018-06-07 12:45:28+00:00,The code of FPGA Project,0,JianYiheng/Ultrasonic-Intelligent-Vehicle,136476128,Verilog,Ultrasonic-Intelligent-Vehicle,12439,1,2023-08-03 17:39:44+00:00,[],None
273,https://github.com/VitorCBSB/TestesCircuitosEvoluidos.git,2018-06-03 03:44:06+00:00,,0,VitorCBSB/TestesCircuitosEvoluidos,135871218,Verilog,TestesCircuitosEvoluidos,12,1,2019-09-06 06:49:02+00:00,[],None
274,https://github.com/jmpham/Adaptive-NVMe-CPLD.git,2018-07-06 19:40:34+00:00,,0,jmpham/Adaptive-NVMe-CPLD,140023530,Verilog,Adaptive-NVMe-CPLD,30,1,2023-09-27 05:53:13+00:00,[],None
275,https://github.com/skatanik/LCD-OLinuXino-7-framebuffer-linux-driver.git,2018-07-14 11:35:41+00:00,,0,skatanik/LCD-OLinuXino-7-framebuffer-linux-driver,140941041,Verilog,LCD-OLinuXino-7-framebuffer-linux-driver,8,1,2024-02-14 14:11:07+00:00,[],None
276,https://github.com/HuangDave/MIPS.git,2018-05-26 18:58:10+00:00,Single-Cycle and 5-stage Pipelined SoC,0,HuangDave/MIPS,134987412,Verilog,MIPS,46431,1,2022-06-21 10:44:33+00:00,"['mips-processor', 'mips-architecture', 'fpga-soc', 'fpga-programming', 'verilog', 'rtl']",None
277,https://github.com/CircuitosLogicos2/CL2-2017.2-PegaLadrao.git,2018-06-11 05:15:20+00:00,Eis.,1,CircuitosLogicos2/CL2-2017.2-PegaLadrao,136877543,Verilog,CL2-2017.2-PegaLadrao,4014,1,2018-06-11 16:54:22+00:00,[],None
278,https://github.com/powlib/hdl.git,2018-06-28 03:31:42+00:00,This repository contains the actual verilog sources that define the powlib library.,0,powlib/hdl,138961980,Verilog,hdl,102,1,2019-08-12 12:03:41+00:00,[],https://api.github.com/licenses/gpl-3.0
279,https://github.com/ref-humbold/SoundMixer.git,2018-07-05 17:37:03+00:00,A little sound mixer on Cyclone V FPGA board.,0,ref-humbold/SoundMixer,139881681,Verilog,SoundMixer,105789,1,2022-05-25 01:00:04+00:00,"['verilog', 'cyclone-v', 'fpga', 'quartus', 'sound-processing']",https://api.github.com/licenses/gpl-3.0
280,https://github.com/hadisfr/VGA-Controller-verilog.git,2018-07-09 10:34:22+00:00,a project for Digital Logic Design Lab S96 at University of Tehran - mirror of https://gitlab.com/hadi_sfr/VGA-Controller-verilog,0,hadisfr/VGA-Controller-verilog,140270414,Verilog,VGA-Controller-verilog,859,1,2023-09-21 18:24:52+00:00,"['verilog', 'fpga', 'vga-controller']",None
281,https://github.com/hadisfr/Digital-Oscilloscope-verilog.git,2018-07-09 10:33:08+00:00,a project for Digital Logic Design Lab S96 at University of Tehran - mirror of https://gitlab.com/hadi_sfr/Digital-Oscilloscope-verilog,0,hadisfr/Digital-Oscilloscope-verilog,140270272,Verilog,Digital-Oscilloscope-verilog,756,1,2023-09-26 18:16:48+00:00,"['verilog', 'digital-oscilloskop', 'fpga']",None
282,https://github.com/hanliutong/cpu.git,2018-07-15 05:52:02+00:00,"A 16-bit CPU similar to Intel 8086 (without pipeline), as course design of principles of computer organization.",1,hanliutong/cpu,141001989,Verilog,cpu,13277,1,2021-04-07 10:48:30+00:00,[],None
283,https://github.com/chen-hao-chao/IIR-Filter.git,2018-07-17 16:58:33+00:00,The mechanism to filter noises in musics.,0,chen-hao-chao/IIR-Filter,141319022,Verilog,IIR-Filter,41,1,2022-11-11 03:07:05+00:00,[],None
284,https://github.com/hongzicong/SingleCycleCPU-Verilog.git,2018-05-27 06:44:25+00:00,,0,hongzicong/SingleCycleCPU-Verilog,135022321,Verilog,SingleCycleCPU-Verilog,235,1,2018-06-15 09:16:08+00:00,[],None
285,https://github.com/gbraad/tf328.git,2018-07-02 17:57:56+00:00,The TF328 CD32 Ram + IDE Board,3,gbraad/tf328,139476920,Verilog,tf328,991,1,2022-11-28 16:03:27+00:00,[],https://api.github.com/licenses/gpl-2.0
286,https://github.com/varaste/Logical-Circuits-And-Digital-Design-Lab.git,2018-07-12 07:47:21+00:00,🚦 🔁 ✔ | Logical-Circuits-And-Digital-Design-Lab,0,varaste/Logical-Circuits-And-Digital-Design-Lab,140679836,Verilog,Logical-Circuits-And-Digital-Design-Lab,9218,1,2019-08-24 15:58:34+00:00,['amirkabir-university'],None
287,https://github.com/ortegaalfredo/tesis-optocrypt.git,2018-07-13 18:41:25+00:00,Digital design in FPGA of an encryption scheme for asymmetric optical channels.,1,ortegaalfredo/tesis-optocrypt,140881685,Verilog,tesis-optocrypt,221,1,2018-08-07 02:56:29+00:00,[],None
288,https://github.com/kuangpanda/FPGA-game.git,2018-06-08 10:16:34+00:00,Electronic Course Design FPGA Game,0,kuangpanda/FPGA-game,136603341,Verilog,FPGA-game,21226,1,2021-04-11 13:27:40+00:00,[],https://api.github.com/licenses/mit
289,https://github.com/ljgibbslf/common_repo.git,2018-06-11 15:06:36+00:00,,0,ljgibbslf/common_repo,136942784,Verilog,common_repo,9,1,2022-01-25 02:31:41+00:00,[],None
290,https://github.com/joshjiejie/SGDMF.git,2018-07-15 21:22:24+00:00,Accelerating SGD MF on FPGA,0,joshjiejie/SGDMF,141059322,Verilog,SGDMF,16,1,2024-02-19 15:11:37+00:00,[],None
291,https://github.com/emorain3/Verilog-Egg-Timer.git,2018-06-19 17:02:14+00:00,,0,emorain3/Verilog-Egg-Timer,137921039,Verilog,Verilog-Egg-Timer,790,1,2019-01-14 20:01:32+00:00,[],None
292,https://github.com/Bucknalla/chip_8_hdl.git,2018-06-28 10:25:28+00:00,Chip 8 Architecture in Verilog,0,Bucknalla/chip_8_hdl,139003111,Verilog,chip_8_hdl,20,1,2019-01-26 13:14:32+00:00,[],None
293,https://github.com/nmarcopo/alteraLaser.git,2018-07-06 00:37:34+00:00,"A variant on the classic ""Breakout"" video game, but the ball cuts through the bricks - like a laser!",0,nmarcopo/alteraLaser,139914524,Verilog,alteraLaser,10481,1,2018-12-27 10:18:59+00:00,"['altera', 'fpga', 'hdl']",None
294,https://github.com/tejasatreya/Forensic-Speech-Processor.git,2018-07-24 06:54:23+00:00,Extracting MFC coefficients from speech samples and build a training model to recognize respective speakers,0,tejasatreya/Forensic-Speech-Processor,142117440,Verilog,Forensic-Speech-Processor,5,1,2021-08-03 08:07:56+00:00,[],None
295,https://github.com/brunopasseti/PegaLadrao.git,2018-06-06 22:41:01+00:00,Jogo Pega Ladrão em verilog.,0,brunopasseti/PegaLadrao,136393653,Verilog,PegaLadrao,528,1,2018-06-06 22:49:15+00:00,[],None
296,https://github.com/aht360/Clappy-Bird-Agr-vai.git,2018-06-04 17:29:56+00:00,Projeto da disciplina Interface hardware-software.,0,aht360/Clappy-Bird-Agr-vai,136060242,Verilog,Clappy-Bird-Agr-vai,124745,1,2023-03-08 23:23:42+00:00,[],None
297,https://github.com/mattvenn/6-bit-vga.git,2018-06-01 14:47:25+00:00,demo FPGA for 6 bit VGA board,1,mattvenn/6-bit-vga,135729876,Verilog,6-bit-vga,12,1,2022-03-17 00:21:34+00:00,[],None
298,https://github.com/JamesCipparrone/RowanMIPS16bit.git,2018-06-16 02:25:16+00:00,"Customized 16-bit MIPS processor (no pipelining) for Rowan U., Summer 2018",0,JamesCipparrone/RowanMIPS16bit,137547257,Verilog,RowanMIPS16bit,2715,1,2018-06-28 03:19:28+00:00,[],https://api.github.com/licenses/gpl-2.0
299,https://github.com/FantisticFiveCPU/cpu1.1.git,2018-07-11 01:31:32+00:00,未使用转发技术——7.11,0,FantisticFiveCPU/cpu1.1,140505835,Verilog,cpu1.1,1,0,2018-07-11 01:38:56+00:00,[],None
300,https://github.com/conangit/fpga_verilog_legend.git,2018-07-17 14:35:00+00:00,,1,conangit/fpga_verilog_legend,141302113,Verilog,fpga_verilog_legend,27,0,2018-07-17 14:37:48+00:00,[],None
301,https://github.com/BlazeCode2/ABRUTECH_cache.git,2018-07-21 05:17:04+00:00,FPGA based cache memory implementaion,1,BlazeCode2/ABRUTECH_cache,141783388,Verilog,ABRUTECH_cache,4834,0,2018-07-21 05:37:38+00:00,[],None
302,https://github.com/ksa1t6/I2C_RTL.git,2018-07-22 03:30:35+00:00,,1,ksa1t6/I2C_RTL,141863005,Verilog,I2C_RTL,425,0,2018-07-22 04:57:38+00:00,[],None
303,https://github.com/AhmedAkram96/Fire-Fighting-Robot.git,2018-07-31 14:07:22+00:00,"This is a complete program for a fire fighting robot that moves randomly and whenever it finds an obstacle it avoids it, and whenever it it senses a flame it speeds up towards it and extinguishes the flame",0,AhmedAkram96/Fire-Fighting-Robot,143022866,Verilog,Fire-Fighting-Robot,1,0,2019-06-20 20:25:19+00:00,[],None
304,https://github.com/Melissa-Struys/SocLab.git,2018-05-28 10:13:16+00:00,,0,Melissa-Struys/SocLab,135144629,Verilog,SocLab,19090,0,2018-06-07 13:12:03+00:00,[],None
305,https://github.com/nikblack3/Computer-Organization.git,2018-05-28 09:42:35+00:00,,0,nikblack3/Computer-Organization,135141453,Verilog,Computer-Organization,29734,0,2019-01-24 23:13:48+00:00,[],None
306,https://github.com/andrew-waugh/VPA.git,2018-06-04 01:02:13+00:00,,0,andrew-waugh/VPA,135953544,Verilog,VPA,154961,0,2022-01-07 05:45:24+00:00,[],None
307,https://github.com/mangakoji/CHR_GEN.git,2018-06-23 23:33:24+00:00,pureHDL Charactor generator. you can put 8x8font ascii on any size screen display.,0,mangakoji/CHR_GEN,138440337,Verilog,CHR_GEN,145,0,2018-06-23 23:46:22+00:00,[],None
308,https://github.com/ashishgopal1993/VerilogHDL-PulseWidthModulation.git,2018-06-24 15:34:45+00:00,This repository contains VerilogHDL based experiment on PWM. Code originally belongs to fpga4student.com. Modified to meet requirements. ,0,ashishgopal1993/VerilogHDL-PulseWidthModulation,138493812,Verilog,VerilogHDL-PulseWidthModulation,2,0,2018-06-24 15:35:19+00:00,[],None
309,https://github.com/Mike-Scarlet/Manchester.git,2018-06-26 09:01:51+00:00,,1,Mike-Scarlet/Manchester,138712241,Verilog,Manchester,8,0,2018-06-26 09:14:34+00:00,[],None
310,https://github.com/ashishgopal1993/VerilogHDL-SequenceDetector.git,2018-06-24 15:26:41+00:00,This repository contains VerilogHDL based experiment that detects desired sequence.,1,ashishgopal1993/VerilogHDL-SequenceDetector,138493187,Verilog,VerilogHDL-SequenceDetector,2,0,2018-06-24 15:27:40+00:00,[],None
311,https://github.com/ikanoano/cld-mips.git,2018-06-03 09:48:49+00:00,mips cpu,0,ikanoano/cld-mips,135891973,Verilog,cld-mips,40,0,2018-06-03 14:16:30+00:00,[],None
312,https://github.com/dm7h/picozsoc.git,2018-06-14 10:07:47+00:00,picosoc port for the icezero fpga shield,0,dm7h/picozsoc,137341263,Verilog,picozsoc,159,0,2018-06-14 10:17:14+00:00,[],None
313,https://github.com/nikok94/gray_cnt_v3.git,2018-06-09 08:40:11+00:00,,0,nikok94/gray_cnt_v3,136705959,Verilog,gray_cnt_v3,0,0,2018-06-09 08:42:45+00:00,[],None
314,https://github.com/FlavianSP/VGA.git,2018-06-19 10:53:58+00:00,,0,FlavianSP/VGA,137878922,Verilog,VGA,1,0,2018-06-19 10:55:13+00:00,[],None
315,https://github.com/rnagai-hpbsc/CommTest_2ADC_dev.git,2018-06-18 09:01:40+00:00,,0,rnagai-hpbsc/CommTest_2ADC_dev,137730447,Verilog,CommTest_2ADC_dev,658002,0,2018-11-14 04:39:10+00:00,[],None
316,https://github.com/nobel861017/dsdl.git,2018-07-19 01:46:18+00:00,Digital Systems Design and Laboratory,0,nobel861017/dsdl,141510146,Verilog,dsdl,11195,0,2018-07-19 01:48:49+00:00,[],None
317,https://github.com/yunzhil/Computer-Architecture-Lab-Project.git,2018-07-29 05:22:03+00:00,,2,yunzhil/Computer-Architecture-Lab-Project,142733230,Verilog,Computer-Architecture-Lab-Project,45,0,2021-02-24 05:31:06+00:00,[],None
318,https://github.com/anpucal/Actividades.git,2018-07-16 11:08:35+00:00,,0,anpucal/Actividades,141127666,Verilog,Actividades,47,0,2018-07-17 11:20:31+00:00,[],None
319,https://github.com/WilliamSun98/rocket_man.git,2018-07-18 07:19:51+00:00,,0,WilliamSun98/rocket_man,141396890,Verilog,rocket_man,4,0,2018-07-18 07:23:18+00:00,[],None
320,https://github.com/doppel63/ctrl_obfs.git,2018-06-11 14:29:43+00:00,,0,doppel63/ctrl_obfs,136938073,Verilog,ctrl_obfs,143,0,2018-07-26 20:50:10+00:00,[],None
321,https://github.com/ric96/verilog-fun.git,2018-05-26 07:24:04+00:00,random verilog codes,0,ric96/verilog-fun,134939108,Verilog,verilog-fun,5,0,2018-05-27 07:37:58+00:00,[],None
322,https://github.com/veryjimmy/verilog_lab8.git,2018-07-09 09:42:11+00:00,,0,veryjimmy/verilog_lab8,140264556,Verilog,verilog_lab8,1387,0,2018-07-09 09:55:17+00:00,[],None
323,https://github.com/veryjimmy/verilog_lab2.git,2018-07-09 09:26:31+00:00,,0,veryjimmy/verilog_lab2,140262571,Verilog,verilog_lab2,330,0,2018-07-09 09:39:05+00:00,[],None
324,https://github.com/kuanforml/DIC_final_project.git,2018-06-30 13:27:05+00:00,Final Project for DIC Lab 2018 Autumn,0,kuanforml/DIC_final_project,139251621,Verilog,DIC_final_project,7056,0,2018-07-05 15:17:44+00:00,[],None
325,https://github.com/SalvadorCG98/Examen-2.git,2018-07-03 21:58:41+00:00,for examen 2,0,SalvadorCG98/Examen-2,139640918,Verilog,Examen-2,385,0,2018-07-03 23:10:39+00:00,[],None
326,https://github.com/Tinsmore/FPGA-Pipelined-CPU.git,2018-06-10 09:10:20+00:00,A verilog-based pipelined CPU.,0,Tinsmore/FPGA-Pipelined-CPU,136794488,Verilog,FPGA-Pipelined-CPU,362,0,2018-06-10 09:18:24+00:00,[],https://api.github.com/licenses/mit
327,https://github.com/angerCoke/weizhi_uart8bit.git,2018-06-05 12:13:50+00:00,,0,angerCoke/weizhi_uart8bit,136172266,Verilog,weizhi_uart8bit,3594,0,2018-06-05 12:15:56+00:00,[],None
328,https://github.com/RadhikaChawla/I2C-verilog.git,2018-06-06 14:38:02+00:00,,0,RadhikaChawla/I2C-verilog,136341992,Verilog,I2C-verilog,4,0,2018-06-06 14:46:50+00:00,[],None
329,https://github.com/xigh/hdl-blinking-led.git,2018-06-16 16:45:46+00:00,A simple blinking LED program in Verilog,0,xigh/hdl-blinking-led,137595696,Verilog,hdl-blinking-led,3,0,2018-06-16 16:49:35+00:00,[],https://api.github.com/licenses/mit
330,https://github.com/ParkerMactavish/Logic_Design_FinalProject.git,2018-06-17 14:44:54+00:00,,0,ParkerMactavish/Logic_Design_FinalProject,137662294,Verilog,Logic_Design_FinalProject,3,0,2018-06-17 14:45:16+00:00,[],None
331,https://github.com/dleung1/Single-Input-Change.git,2018-06-18 18:31:46+00:00,,0,dleung1/Single-Input-Change,137791274,Verilog,Single-Input-Change,12,0,2018-06-19 20:42:44+00:00,[],None
332,https://github.com/FatemehFathi/digital-oscilloscope.git,2018-06-16 10:57:20+00:00,Design and implementation of a digital oscilloscope,0,FatemehFathi/digital-oscilloscope,137574039,Verilog,digital-oscilloscope,12,0,2023-08-01 18:44:53+00:00,"['verilog', 'digital-oscilloscope']",None
333,https://github.com/Harinlen/Reaction-Timer.git,2018-06-22 01:41:57+00:00,FPGA Assignment for ENGN3213/6213 2018s1,0,Harinlen/Reaction-Timer,138240853,Verilog,Reaction-Timer,94705,0,2018-06-22 01:44:53+00:00,[],None
334,https://github.com/zhujuqing/innovata-fpga-pr015.git,2018-06-27 06:20:54+00:00,,1,zhujuqing/innovata-fpga-pr015,138838333,Verilog,innovata-fpga-pr015,1173,0,2018-06-27 08:32:45+00:00,[],None
335,https://github.com/zamaliphe/spartan3.git,2018-06-27 16:07:08+00:00,Automatically exported from code.google.com/p/spartan3,0,zamaliphe/spartan3,138904426,Verilog,spartan3,103564,0,2018-09-04 21:07:14+00:00,[],None
336,https://github.com/BeeBeansTechnologies/SiTCP_Sample_Schematic_for_LAN8810i.git,2018-06-21 04:36:15+00:00,,0,BeeBeansTechnologies/SiTCP_Sample_Schematic_for_LAN8810i,138119682,Verilog,SiTCP_Sample_Schematic_for_LAN8810i,62,0,2018-06-21 04:36:39+00:00,[],
337,https://github.com/asdsdlgl/ComputerOrganiztion_-Cache.git,2018-07-04 02:30:39+00:00,,0,asdsdlgl/ComputerOrganiztion_-Cache,139658720,Verilog,ComputerOrganiztion_-Cache,497,0,2018-07-04 02:32:24+00:00,[],None
338,https://github.com/powlib/tcf.git,2018-06-28 03:36:08+00:00,"This repository contains the test case files for simulating the hdl. The test cases depend on both the hdl and sim repositories. In order to run, it's best to start with the powlib repository.",0,powlib/tcf,138962343,Verilog,tcf,686,0,2019-01-15 04:19:09+00:00,[],https://api.github.com/licenses/gpl-3.0
339,https://github.com/guilhermelowa/MI_SD_P2.git,2018-06-25 05:15:09+00:00,,0,guilhermelowa/MI_SD_P2,138546487,Verilog,MI_SD_P2,36845,0,2018-07-10 04:29:10+00:00,[],None
340,https://github.com/Digilent/Cora-Z7-10-Pi-Estimator-VGA.git,2018-07-10 22:29:27+00:00,,0,Digilent/Cora-Z7-10-Pi-Estimator-VGA,140493787,Verilog,Cora-Z7-10-Pi-Estimator-VGA,23,0,2019-07-15 19:42:35+00:00,[],https://api.github.com/licenses/mit
341,https://github.com/dagrende/tacho_fpga.git,2018-07-22 17:23:55+00:00,tachometer for quadrature encoder rotation,0,dagrende/tacho_fpga,141916239,Verilog,tacho_fpga,2,0,2018-07-22 17:25:01+00:00,[],None
342,https://github.com/rubiotorres/Snoop_MSI_Protocol.git,2018-07-10 01:03:14+00:00,Implementation of snoop msi protocol,0,rubiotorres/Snoop_MSI_Protocol,140358757,Verilog,Snoop_MSI_Protocol,625,0,2019-04-09 19:57:24+00:00,[],https://api.github.com/licenses/mit
343,https://github.com/tndP5LP/USBAudio_lib.git,2018-07-29 03:47:22+00:00,,0,tndP5LP/USBAudio_lib,142728690,Verilog,USBAudio_lib,882,0,2018-07-30 23:59:15+00:00,[],https://api.github.com/licenses/mit
344,https://github.com/nrghosh/Hangman_Verilog.git,2018-05-31 04:13:06+00:00,"An implementation of hangman in Verilog, a popular circuit design language.",0,nrghosh/Hangman_Verilog,135530480,Verilog,Hangman_Verilog,6,0,2018-06-01 08:23:38+00:00,[],None
345,https://github.com/wh1114/A-Flexible-Blocks-based-sysetm-for-educational-soft-CPU-design-on-FPGAs.git,2018-06-01 15:37:39+00:00,,0,wh1114/A-Flexible-Blocks-based-sysetm-for-educational-soft-CPU-design-on-FPGAs,135735365,Verilog,A-Flexible-Blocks-based-sysetm-for-educational-soft-CPU-design-on-FPGAs,29332,0,2018-06-25 16:36:13+00:00,[],None
346,https://github.com/akshay-sophos/Verilog.git,2018-06-02 14:37:25+00:00,Assignment Questions for practice,0,akshay-sophos/Verilog,135825209,Verilog,Verilog,9,0,2018-06-03 17:04:35+00:00,[],None
347,https://github.com/fawolfmann/practicoArqui.git,2018-05-28 17:29:52+00:00,Practico final para Arquitectura de Computadoras FCEFyN UNC,0,fawolfmann/practicoArqui,135190813,Verilog,practicoArqui,1125,0,2018-10-07 23:39:49+00:00,[],None
348,https://github.com/deepaksrini01/simple_arbiter.git,2018-05-28 05:06:52+00:00,This is a simple 4 priority arbiter,0,deepaksrini01/simple_arbiter,135111770,Verilog,simple_arbiter,16,0,2018-05-28 05:09:14+00:00,[],https://api.github.com/licenses/gpl-3.0
349,https://github.com/salaheddinhetalani/EncDecSys.git,2018-06-03 00:14:34+00:00,An Encryption/Decryption System Design (Secure Hardware Design Project),0,salaheddinhetalani/EncDecSys,135861115,Verilog,EncDecSys,818,0,2018-06-03 21:47:52+00:00,[],https://api.github.com/licenses/mit
350,https://github.com/liannesr/LianneSanchez_Arqui_Sparc.git,2018-06-02 22:44:52+00:00,,1,liannesr/LianneSanchez_Arqui_Sparc,135857351,Verilog,LianneSanchez_Arqui_Sparc,236,0,2018-06-06 00:19:21+00:00,[],None
351,https://github.com/husrev/Reversible-Microprocessor.git,2018-06-02 21:03:40+00:00,Reversible fault-aware ALU based microprocessor design (BSc thesis),1,husrev/Reversible-Microprocessor,135852214,Verilog,Reversible-Microprocessor,75,0,2018-06-02 21:34:02+00:00,[],https://api.github.com/licenses/lgpl-3.0
352,https://github.com/asadi-ali/dsd_project.git,2018-06-04 10:31:47+00:00,,0,asadi-ali/dsd_project,136009613,Verilog,dsd_project,103,0,2018-07-14 16:59:56+00:00,[],https://api.github.com/licenses/mit
353,https://github.com/a1liz/SimMIPS.git,2018-07-15 05:08:23+00:00,CPU based on MIPS32,0,a1liz/SimMIPS,140999934,Verilog,SimMIPS,57,0,2019-10-29 04:22:34+00:00,[],https://api.github.com/licenses/mit
354,https://github.com/liuhena/baidu.git,2018-07-19 04:01:18+00:00,,0,liuhena/baidu,141522643,Verilog,baidu,777,0,2018-07-20 03:34:33+00:00,[],None
355,https://github.com/LWhatever/SPWM-Inverter.git,2018-07-15 02:58:09+00:00,,0,LWhatever/SPWM-Inverter,140993891,Verilog,SPWM-Inverter,32,0,2019-08-13 07:55:41+00:00,[],None
356,https://github.com/jishuzhain/FPGA-Cymometer.git,2018-07-18 14:22:43+00:00,电子设计竞赛中实现的小项目,0,jishuzhain/FPGA-Cymometer,141445347,Verilog,FPGA-Cymometer,57685,0,2018-10-18 12:53:27+00:00,"['verilog-hdl', 'fpga', 'cpld']",None
357,https://github.com/Tusk98/B58-Project.git,2018-07-14 19:21:35+00:00,,0,Tusk98/B58-Project,140972209,Verilog,B58-Project,11640,0,2018-07-24 15:39:05+00:00,[],None
358,https://github.com/zhangkai0121/TNN_ACC_0802.git,2018-08-02 00:26:03+00:00,,0,zhangkai0121/TNN_ACC_0802,143221657,Verilog,TNN_ACC_0802,22,0,2018-08-13 00:32:55+00:00,[],None
359,https://github.com/halferty/arty_eth_000.git,2018-07-02 01:27:03+00:00,Ethernet test on Arty-A7,1,halferty/arty_eth_000,139376178,Verilog,arty_eth_000,109567,0,2023-01-28 15:31:53+00:00,[],https://api.github.com/licenses/gpl-3.0
360,https://github.com/AitorMML/Mancisidor_P2.git,2018-06-19 22:02:54+00:00,MIPS_SingleCycle,0,AitorMML/Mancisidor_P2,137950344,Verilog,Mancisidor_P2,3967,0,2018-06-27 23:40:31+00:00,[],None
361,https://github.com/Dimaqa/FPGA-pong.git,2018-06-19 17:46:46+00:00,pong game for fpga,0,Dimaqa/FPGA-pong,137925818,Verilog,FPGA-pong,4,0,2019-03-17 10:48:09+00:00,[],None
362,https://github.com/w5yang/MIPSPipelineCPUwithInterruptSupport.git,2018-07-09 08:31:41+00:00,,0,w5yang/MIPSPipelineCPUwithInterruptSupport,140255412,Verilog,MIPSPipelineCPUwithInterruptSupport,519,0,2020-11-09 14:00:01+00:00,[],None
363,https://github.com/yasser26/ProyectoLaboDigitales.git,2018-07-11 03:30:19+00:00,,0,yasser26/ProyectoLaboDigitales,140516941,Verilog,ProyectoLaboDigitales,6,0,2018-07-11 15:08:57+00:00,[],None
364,https://github.com/lmy98129/MIPS-CPU.git,2018-07-20 18:28:41+00:00,A MIPS-CPU for experiment of computer organization. ,0,lmy98129/MIPS-CPU,141745123,Verilog,MIPS-CPU,82,0,2018-07-20 18:39:52+00:00,[],https://api.github.com/licenses/mit
365,https://github.com/tanasecatalina/vga.git,2018-06-20 20:10:27+00:00,,0,tanasecatalina/vga,138080885,Verilog,vga,83,0,2019-02-19 18:28:10+00:00,[],None
366,https://github.com/MarioSLC/Proyecto_Final_IPD432.git,2018-06-15 22:39:06+00:00,Proyecto final de la asignatura IPD432,0,MarioSLC/Proyecto_Final_IPD432,137537452,Verilog,Proyecto_Final_IPD432,2074,0,2018-06-15 22:49:04+00:00,[],None
367,https://github.com/isuruthiwa/tbot_fpga.git,2018-06-30 17:08:02+00:00,T-Bot FPGA Implementation,0,isuruthiwa/tbot_fpga,139266069,Verilog,tbot_fpga,84,0,2018-06-30 17:15:01+00:00,[],None
368,https://github.com/TharunKumarReddy5/Keccak-hash-function.git,2018-06-29 16:07:29+00:00,Design and Implementation of Keccak Hash Function for Cryptography.,0,TharunKumarReddy5/Keccak-hash-function,139170337,Verilog,Keccak-hash-function,13,0,2018-06-29 16:09:43+00:00,[],None
369,https://github.com/maph25/Exam2_AP.git,2018-07-03 19:53:51+00:00,Single cycle/MIPS exam,0,maph25/Exam2_AP,139631170,Verilog,Exam2_AP,3945,0,2018-07-03 23:16:35+00:00,[],None
370,https://github.com/vvalmeidas/tec499-produto2.git,2018-07-08 23:54:36+00:00,,1,vvalmeidas/tec499-produto2,140211008,Verilog,tec499-produto2,25061,0,2018-07-10 03:56:24+00:00,[],None
371,https://github.com/veryjimmy/verilog_lab7.git,2018-07-09 09:42:03+00:00,,0,veryjimmy/verilog_lab7,140264531,Verilog,verilog_lab7,1243,0,2018-07-09 09:52:07+00:00,[],None
372,https://github.com/FPGA-Bot-Yang/LJ_Evaluation_OpenCL_Lib.git,2018-07-25 23:21:09+00:00,,0,FPGA-Bot-Yang/LJ_Evaluation_OpenCL_Lib,142363379,Verilog,LJ_Evaluation_OpenCL_Lib,1669,0,2018-08-08 02:05:20+00:00,[],None
373,https://github.com/stevenbell/axis_debugger.git,2018-06-11 23:42:45+00:00,Lightweight AXI-Stream debugging probe,1,stevenbell/axis_debugger,136992793,Verilog,axis_debugger,13,0,2018-06-14 22:23:11+00:00,"['axi4-stream', 'fpga']",https://api.github.com/licenses/mit
374,https://github.com/johnsudaar/vhdl.git,2018-06-09 22:18:40+00:00,Exploring VHDL - Just some easy tests ,0,johnsudaar/vhdl,136761966,Verilog,vhdl,2,0,2018-06-09 22:19:27+00:00,[],None
375,https://github.com/zhangkai0121/newTNN.git,2018-06-14 13:43:32+00:00,,2,zhangkai0121/newTNN,137363605,Verilog,newTNN,3,0,2018-06-14 14:24:28+00:00,[],None
376,https://github.com/Oanish/scoalafpga.git,2018-06-20 09:43:09+00:00,,0,Oanish/scoalafpga,138011979,Verilog,scoalafpga,6172,0,2018-07-05 10:05:15+00:00,[],None
377,https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_RGMII.git,2018-06-21 04:32:01+00:00,,1,BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_RGMII,138119382,Verilog,SiTCP_Sample_Code_for_KC705_RGMII,689,0,2022-06-07 06:42:09+00:00,[],
378,https://github.com/hangryusprime/CPU_basic.git,2018-06-26 14:33:07+00:00,,0,hangryusprime/CPU_basic,138750566,Verilog,CPU_basic,6,0,2018-06-26 14:35:12+00:00,[],None
379,https://github.com/NonlinearTime/MIPS-CPU.git,2018-05-28 02:30:03+00:00,"A MIPS CPU with pipeline, and tested with a MIPS benchmark , implements multiple interupt and BHT and etc.",1,NonlinearTime/MIPS-CPU,135100328,Verilog,MIPS-CPU,2198,0,2018-05-28 02:37:36+00:00,[],None
380,https://github.com/RahulMarathe94/BCD-Adder-Verilog.git,2018-05-28 01:16:28+00:00,,0,RahulMarathe94/BCD-Adder-Verilog,135094521,Verilog,BCD-Adder-Verilog,7,0,2018-05-30 18:51:12+00:00,[],None
381,https://github.com/ZeidatMahmoud/Orga.git,2018-05-27 21:57:05+00:00,,0,ZeidatMahmoud/Orga,135084549,Verilog,Orga,9006,0,2018-05-27 22:07:24+00:00,[],None
382,https://github.com/renrenrennnn/MIPS-CPU.git,2018-05-28 10:50:54+00:00,,0,renrenrennnn/MIPS-CPU,135148281,Verilog,MIPS-CPU,16,0,2018-05-28 11:00:41+00:00,[],None
383,https://github.com/ericbo/learning-verilog.git,2018-05-31 03:00:21+00:00,Simple repository containing my experimentations with verilog.,0,ericbo/learning-verilog,135524195,Verilog,learning-verilog,1,0,2018-05-31 03:03:07+00:00,[],None
384,https://github.com/darkfader/verilator-test.git,2018-05-30 00:16:48+00:00,Testing out verilator stuff.,0,darkfader/verilator-test,135366173,Verilog,verilator-test,10,0,2018-06-12 20:21:32+00:00,[],None
385,https://github.com/thejokerlol/MMU.git,2018-06-02 00:01:04+00:00,Created a New MMU project,0,thejokerlol/MMU,135773380,Verilog,MMU,2120,0,2018-06-03 18:06:35+00:00,[],None
386,https://github.com/pdaxrom/Z-pdaXrom-SRAM-LM32.git,2018-06-02 17:26:33+00:00,,0,pdaxrom/Z-pdaXrom-SRAM-LM32,135838100,Verilog,Z-pdaXrom-SRAM-LM32,263,0,2018-06-02 17:55:08+00:00,[],https://api.github.com/licenses/gpl-3.0
387,https://github.com/husrev/Simpletron-Microprocessor.git,2018-06-02 20:47:03+00:00,A Verilog code inspired by the Simpletron Computer Simulation Exercise in Deitel&Deitel's C++: How to Program,0,husrev/Simpletron-Microprocessor,135851130,Verilog,Simpletron-Microprocessor,305,0,2018-06-02 21:11:27+00:00,[],https://api.github.com/licenses/lgpl-3.0
388,https://github.com/FedericoTorres/arq.git,2018-06-06 20:43:02+00:00,asd,0,FedericoTorres/arq,136384020,Verilog,arq,1,0,2018-06-06 20:52:15+00:00,[],None
389,https://github.com/Nevertorlate/-VGA-.git,2018-06-08 11:24:37+00:00,nexy4板 VGA显示基于流量变换四个红绿灯时间的verilog项目,0,Nevertorlate/-VGA-,136609830,Verilog,-VGA-,127,0,2018-06-08 11:27:33+00:00,[],None
390,https://github.com/MehrdadKhanzadeh/FPGA.git,2018-05-29 05:42:00+00:00,The project for Nabi The Great!,0,MehrdadKhanzadeh/FPGA,135246367,Verilog,FPGA,23664,0,2018-06-25 10:48:42+00:00,[],None
391,https://github.com/TranDNNguyen/accelerometer-vid-display.git,2018-08-02 19:30:17+00:00,Verilog HDL on an Intel DE10-Lite FPGA board - moves an image in ROM across the monitor using an accelerometer,0,TranDNNguyen/accelerometer-vid-display,143336834,Verilog,accelerometer-vid-display,4,0,2018-08-28 04:15:14+00:00,[],None
392,https://github.com/abishek-sundar/brick-breaker.git,2018-07-14 04:13:48+00:00,"Brick breaker game written in Verilog, tested on Altera De1-soc.",0,abishek-sundar/brick-breaker,140915125,Verilog,brick-breaker,402,0,2018-12-19 02:58:29+00:00,[],None
393,https://github.com/akzy/external_dc_system.git,2018-07-24 16:13:39+00:00,,0,akzy/external_dc_system,142183452,Verilog,external_dc_system,14,0,2018-07-24 16:23:17+00:00,[],None
394,https://github.com/noeldiviney/USBAudio_lib.git,2018-07-25 06:10:29+00:00,,0,noeldiviney/USBAudio_lib,142255259,Verilog,USBAudio_lib,714,0,2018-07-28 01:53:33+00:00,[],https://api.github.com/licenses/mit
395,https://github.com/geugene25/Bare-bone-8bit-CPU.git,2018-07-31 00:10:31+00:00,,0,geugene25/Bare-bone-8bit-CPU,142940708,Verilog,Bare-bone-8bit-CPU,1,0,2018-07-31 00:13:18+00:00,[],None
396,https://github.com/neilzheng/counter.git,2018-07-31 13:30:02+00:00,"verilog practice, counter, fsm, traffic light",0,neilzheng/counter,143018177,Verilog,counter,12,0,2018-08-01 11:30:13+00:00,"['verilog', 'trafficlight', 'fsm', 'counter']",None
397,https://github.com/AndrewMihai/Keyboard_Hero.git,2018-07-19 20:10:44+00:00,,0,AndrewMihai/Keyboard_Hero,141626208,Verilog,Keyboard_Hero,5,0,2018-07-23 15:49:03+00:00,[],None
398,https://github.com/Itachi6912110/RealTimeVideoStyleTransfer.git,2018-07-05 15:55:35+00:00,DCLab Final Project,0,Itachi6912110/RealTimeVideoStyleTransfer,139871568,Verilog,RealTimeVideoStyleTransfer,956,0,2019-08-23 06:54:54+00:00,[],None
399,https://github.com/dhruti1997/Verilog-Code.git,2018-07-12 11:03:29+00:00,Contains Verilog files,0,dhruti1997/Verilog-Code,140701796,Verilog,Verilog-Code,20,0,2018-07-12 11:12:29+00:00,[],None
400,https://github.com/mohithrs/Viterbi-Decoder-Design-for-SDR-on-an-FPGA.git,2018-06-28 14:22:00+00:00,Just now completed my engineering,0,mohithrs/Viterbi-Decoder-Design-for-SDR-on-an-FPGA,139028585,Verilog,Viterbi-Decoder-Design-for-SDR-on-an-FPGA,12065,0,2018-06-28 14:58:25+00:00,[],None
401,https://github.com/atangzwj/Arty-Z7-20-PiSimVGA.git,2018-06-18 21:44:30+00:00,,0,atangzwj/Arty-Z7-20-PiSimVGA,137809800,Verilog,Arty-Z7-20-PiSimVGA,18,0,2018-06-18 21:46:34+00:00,[],None
402,https://github.com/Niksonber/Mips-pipeline.git,2018-06-19 15:15:26+00:00,Pipeline mips ,0,Niksonber/Mips-pipeline,137909117,Verilog,Mips-pipeline,730,0,2018-06-27 01:11:57+00:00,[],None
403,https://github.com/Euphoriaa/aes_verilog.git,2018-06-13 12:36:08+00:00,final project in verilog course,0,Euphoriaa/aes_verilog,137213315,Verilog,aes_verilog,33,0,2018-07-16 14:14:45+00:00,[],https://api.github.com/licenses/mit
404,https://github.com/ram-srivathsa/BPU.git,2018-06-14 06:24:20+00:00,Combining the Branch predictor and the BTB into a Branch Prediction Unit,0,ram-srivathsa/BPU,137315353,Verilog,BPU,155,0,2018-06-22 06:13:54+00:00,[],None
405,https://github.com/Nevertorlate/CPU.git,2018-06-14 13:00:14+00:00,CPU,0,Nevertorlate/CPU,137358747,Verilog,CPU,17,0,2018-07-19 12:48:43+00:00,[],None
406,https://github.com/brenomatos/tp2-0c1.git,2018-06-27 01:36:10+00:00,,0,brenomatos/tp2-0c1,138814168,Verilog,tp2-0c1,515,0,2018-06-27 01:39:28+00:00,[],None
407,https://github.com/ashishgopal1993/VerilogHDL-8_Bit_Counter.git,2018-06-24 15:14:42+00:00,This repository contains VerilogHDL based experiment on 8 bit counters.,0,ashishgopal1993/VerilogHDL-8_Bit_Counter,138492304,Verilog,VerilogHDL-8_Bit_Counter,7,0,2018-06-24 15:16:30+00:00,[],None
408,https://github.com/leviathanch/SauMauPing1.git,2018-06-24 15:16:26+00:00,SauMauPing SoC rev.1,1,leviathanch/SauMauPing1,138492437,Verilog,SauMauPing1,1652,0,2018-06-25 18:24:39+00:00,[],None
409,https://github.com/milanvidakovic/FPGAComputer.git,2018-06-25 05:58:27+00:00,16-bit Computer in a FPGA,0,milanvidakovic/FPGAComputer,138549724,Verilog,FPGAComputer,1714,0,2023-09-08 17:42:06+00:00,[],None
410,https://github.com/suibianll/MIPS-CPU.git,2018-06-15 12:33:42+00:00,,0,suibianll/MIPS-CPU,137485571,Verilog,MIPS-CPU,13,0,2018-06-15 12:38:49+00:00,[],None
411,https://github.com/1eonel/TLPCIe.git,2018-06-13 14:31:40+00:00,Proyecto 2 Estructuras,1,1eonel/TLPCIe,137227478,Verilog,TLPCIe,1695,0,2018-07-01 06:07:18+00:00,[],None
412,https://github.com/calofmijuck/LD-Final-Project.git,2018-06-13 08:58:59+00:00,Logic Design Final Project,0,calofmijuck/LD-Final-Project,137189944,Verilog,LD-Final-Project,1036,0,2018-06-15 07:50:05+00:00,[],None
413,https://github.com/bkchan96/ECE425Project.git,2018-07-02 06:25:23+00:00,,0,bkchan96/ECE425Project,139400037,Verilog,ECE425Project,98,0,2018-07-19 09:29:58+00:00,[],None
414,https://github.com/yoshinrt/cdec.git,2018-07-16 01:17:55+00:00,A simple 8bit architecture CPU,0,yoshinrt/cdec,141071121,Verilog,cdec,18,0,2023-06-21 13:27:51+00:00,['cpu'],None
415,https://github.com/bookj/LED_Blinker.git,2018-07-24 07:51:57+00:00,,0,bookj/LED_Blinker,142124135,Verilog,LED_Blinker,3,0,2018-07-27 14:58:04+00:00,[],None
416,https://github.com/kcranky/PADAWAN.git,2018-05-26 09:53:00+00:00,A real time audio effects processor implemented on a Nexys 4 DDR board,0,kcranky/PADAWAN,134949335,Verilog,PADAWAN,3369,0,2018-06-17 16:32:27+00:00,[],None
417,https://github.com/concerned-guy/intro-embed.git,2018-05-28 12:29:47+00:00,Introduction to Embedded System Programming with FPGA,0,concerned-guy/intro-embed,135158135,Verilog,intro-embed,280,0,2018-05-28 12:38:23+00:00,[],None
418,https://github.com/RahulMarathe94/Train-Track-using-State-Machine.git,2018-05-28 02:21:09+00:00,,0,RahulMarathe94/Train-Track-using-State-Machine,135099591,Verilog,Train-Track-using-State-Machine,2,0,2018-05-28 02:21:42+00:00,[],None
419,https://github.com/thdehdx/Uart.git,2018-06-02 07:35:04+00:00,,0,thdehdx/Uart,135797503,Verilog,Uart,4,0,2018-06-02 07:37:18+00:00,[],None
420,https://github.com/samuelyen36/computer-organization_hw2.git,2018-06-04 04:39:40+00:00,,0,samuelyen36/computer-organization_hw2,135971286,Verilog,computer-organization_hw2,5,0,2018-06-04 04:55:43+00:00,[],None
421,https://github.com/old-nios2-linux/openip.git,2018-05-25 14:26:38+00:00,,0,old-nios2-linux/openip,134866665,Verilog,openip,1885,0,2018-05-25 14:31:03+00:00,[],None
422,https://github.com/ChaokunChang/PipelineMIPS2.git,2018-06-05 03:35:22+00:00,added jal,0,ChaokunChang/PipelineMIPS2,136115324,Verilog,PipelineMIPS2,9,0,2018-08-29 07:00:17+00:00,[],None
423,https://github.com/kisssko/Marsohod2.git,2018-06-07 17:30:04+00:00,Начальный проект ПЛИС Marsohod2,0,kisssko/Marsohod2,136510272,Verilog,Marsohod2,3030,0,2020-06-27 09:05:11+00:00,[],https://api.github.com/licenses/gpl-3.0
424,https://github.com/CircuitosLogicos2/CL2-2017.2-Washing-Machine.git,2018-06-11 02:50:49+00:00,Projeto Final de CL2,0,CircuitosLogicos2/CL2-2017.2-Washing-Machine,136866656,Verilog,CL2-2017.2-Washing-Machine,1732,0,2018-06-11 15:28:43+00:00,[],None
425,https://github.com/sabinakairatova/Expand.git,2018-05-30 11:00:01+00:00,,0,sabinakairatova/Expand,135430046,Verilog,Expand,4,0,2018-05-30 11:20:36+00:00,[],None
426,https://github.com/stanford-ppl/test-data.git,2018-06-05 21:49:53+00:00,Testing data for Spatial,0,stanford-ppl/test-data,136238697,Verilog,test-data,1863,0,2020-01-29 19:15:24+00:00,[],https://api.github.com/licenses/mit
427,https://github.com/crashpalm/Verilog.git,2018-06-08 17:13:37+00:00,,0,crashpalm/Verilog,136646553,Verilog,Verilog,3,0,2018-06-08 17:16:05+00:00,[],None
428,https://github.com/lotfyhussein/Self-Navigating-Car-with-Track-Based-system-using-FPGA-UART-and-Verilog.git,2018-06-06 11:14:49+00:00,,0,lotfyhussein/Self-Navigating-Car-with-Track-Based-system-using-FPGA-UART-and-Verilog,136317721,Verilog,Self-Navigating-Car-with-Track-Based-system-using-FPGA-UART-and-Verilog,9,0,2018-06-06 11:50:57+00:00,[],None
429,https://github.com/accellera2017/sfifo.git,2018-06-05 16:23:51+00:00,sfifo,0,accellera2017/sfifo,136204857,Verilog,sfifo,11,0,2018-06-06 00:55:29+00:00,[],None
430,https://github.com/CircuitosLogicos2/CL2-2017.2-ReconfigurableLiquidFillingMachine.git,2018-06-11 19:44:41+00:00,,0,CircuitosLogicos2/CL2-2017.2-ReconfigurableLiquidFillingMachine,136973323,Verilog,CL2-2017.2-ReconfigurableLiquidFillingMachine,3433,0,2018-06-11 19:46:10+00:00,[],None
431,https://github.com/CircuitosLogicos2/CL2-2017.2-CI-LOCKER.git,2018-06-11 17:31:31+00:00,"O projeto visa a implementação de uma fechadura eletrônica utilizando um FPGA, sendo programado pelo Quartus II 9.1 Web Edition, com a linguagem de descrição de hardware Verilog.",0,CircuitosLogicos2/CL2-2017.2-CI-LOCKER,136959350,Verilog,CL2-2017.2-CI-LOCKER,365,0,2018-06-11 17:32:25+00:00,[],None
432,https://github.com/karljackab/2018-Computer-Organization.git,2018-07-03 09:15:57+00:00,,0,karljackab/2018-Computer-Organization,139558459,Verilog,2018-Computer-Organization,18689,0,2018-07-03 09:22:29+00:00,[],None
433,https://github.com/ashishgopal1993/VerilogHDL-UniversalShiftRegister.git,2018-06-24 15:18:23+00:00,This repository contains VerilogHDL based experiment on Universal Shift register with test bench.,0,ashishgopal1993/VerilogHDL-UniversalShiftRegister,138492565,Verilog,VerilogHDL-UniversalShiftRegister,39,0,2018-06-24 15:23:04+00:00,[],None
434,https://github.com/Tanc-ANT/MIPS-CPU.git,2018-06-29 05:25:04+00:00,A 5-stage pipeline CPU of MIPS architecture.,0,Tanc-ANT/MIPS-CPU,139104472,Verilog,MIPS-CPU,454,0,2018-08-16 08:46:06+00:00,[],None
435,https://github.com/Steve-Tod/CPU.git,2018-07-12 02:25:30+00:00,CPU project,1,Steve-Tod/CPU,140650013,Verilog,CPU,460,0,2019-08-12 22:29:08+00:00,[],None
436,https://github.com/ashishgopal1993/VerilogHDL-RingCounter.git,2018-06-24 15:37:01+00:00,This repository contains VerilogHDL based experiment on Simple Ring Counter.,0,ashishgopal1993/VerilogHDL-RingCounter,138493981,Verilog,VerilogHDL-RingCounter,1,0,2018-06-24 15:37:40+00:00,[],None
437,https://github.com/FantisticFiveCPU/CPU.git,2018-07-08 01:26:25+00:00,7-8,1,FantisticFiveCPU/CPU,140128685,Verilog,CPU,7,0,2018-07-08 01:42:34+00:00,[],None
438,https://github.com/alsrgv/blinky.git,2018-07-16 07:38:50+00:00,Example Makefile for building/testing/deploying on Zybo Z7,0,alsrgv/blinky,141103460,Verilog,blinky,6,0,2019-01-22 22:47:42+00:00,[],None
439,https://github.com/Triumphsail/FPGA_led_stream.git,2018-07-23 08:29:13+00:00,FPGA初识,0,Triumphsail/FPGA_led_stream,141984968,Verilog,FPGA_led_stream,8482,0,2018-07-24 01:20:37+00:00,[],None
440,https://github.com/fiorentinogiuseppe/arc_projeto_3.git,2018-07-20 12:16:17+00:00,Projeto da disciplina de Arquitetura de Computadores,0,fiorentinogiuseppe/arc_projeto_3,141708348,Verilog,arc_projeto_3,1838,0,2019-10-24 22:34:27+00:00,[],None
441,https://github.com/xuanwo11/PIC_EXD.git,2018-07-22 08:41:39+00:00,Implementation of fixed rate image-scaling based on FPGA.,0,xuanwo11/PIC_EXD,141879568,Verilog,PIC_EXD,8452,0,2018-07-22 08:52:21+00:00,[],https://api.github.com/licenses/apache-2.0
442,https://github.com/AhmadSiwi/ComputerOrganization2-MemoryAssignment-.git,2018-07-24 04:39:28+00:00,,0,AhmadSiwi/ComputerOrganization2-MemoryAssignment-,142105009,Verilog,ComputerOrganization2-MemoryAssignment-,2,0,2018-07-24 04:39:56+00:00,[],None
443,https://github.com/willytai/DCLab-Project.git,2018-05-26 14:56:25+00:00,,0,willytai/DCLab-Project,134970434,Verilog,DCLab-Project,57,0,2018-06-13 14:55:34+00:00,[],None
444,https://github.com/purnii/c-code.git,2018-05-27 09:03:15+00:00,,0,purnii/c-code,135031110,Verilog,c-code,22,0,2019-08-02 09:00:53+00:00,[],None
445,https://github.com/RahulMarathe94/Rojobot-Nexys4-DDR-MIPS.git,2018-05-28 23:30:16+00:00,,1,RahulMarathe94/Rojobot-Nexys4-DDR-MIPS,135218212,Verilog,Rojobot-Nexys4-DDR-MIPS,39,0,2018-05-28 23:34:16+00:00,[],None
446,https://github.com/Jconn/mojo.git,2018-05-27 17:14:58+00:00,random mojo examples,0,Jconn/mojo,135066558,Verilog,mojo,860,0,2018-06-14 01:30:52+00:00,[],None
447,https://github.com/DDilshani/D-Flip-Flop.git,2018-05-28 17:31:39+00:00,,0,DDilshani/D-Flip-Flop,135190975,Verilog,D-Flip-Flop,120,0,2018-05-28 17:32:39+00:00,[],None
448,https://github.com/pedropalhari/verilogMIPS.git,2018-06-20 14:17:42+00:00,Verilog MIPS cpu for a college project.,0,pedropalhari/verilogMIPS,138042738,Verilog,verilogMIPS,19355,0,2018-06-21 19:30:23+00:00,[],None
449,https://github.com/asder73/brama.git,2018-07-04 13:45:03+00:00,verilog,0,asder73/brama,139727823,Verilog,brama,9,0,2018-07-04 13:45:16+00:00,[],None
450,https://github.com/RhythmSyed/SD-Card-Sobel.git,2018-07-05 18:41:52+00:00,ASIC design implementation of a Sobel Edge Detector using an SD Card transfer protocol,0,RhythmSyed/SD-Card-Sobel,139887865,Verilog,SD-Card-Sobel,1388,0,2018-07-05 18:47:18+00:00,[],None
451,https://github.com/MandanS/MIPS_Processor.git,2018-07-06 01:15:30+00:00,,0,MandanS/MIPS_Processor,139917124,Verilog,MIPS_Processor,22,0,2018-07-06 01:16:39+00:00,[],None
452,https://github.com/chapmanm3/ALU.git,2018-07-01 23:33:32+00:00,,0,chapmanm3/ALU,139370140,Verilog,ALU,2,0,2018-08-06 15:51:59+00:00,[],None
453,https://github.com/limcheeze/Verilog.git,2018-06-28 03:12:42+00:00,,0,limcheeze/Verilog,138960265,Verilog,Verilog,10,0,2018-08-01 22:09:49+00:00,[],None
454,https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_SP601.git,2018-06-21 04:34:10+00:00,,0,BeeBeansTechnologies/SiTCP_Sample_Code_for_SP601,138119520,Verilog,SiTCP_Sample_Code_for_SP601,551,0,2018-06-21 04:34:34+00:00,[],
455,https://github.com/KhalidObaidy/DesignOfCpu.git,2018-06-22 11:01:47+00:00,Design of cpu based on mips,0,KhalidObaidy/DesignOfCpu,138292547,Verilog,DesignOfCpu,267,0,2018-06-22 11:07:17+00:00,[],None
456,https://github.com/FatemehFathi/pipeline-processor.git,2018-06-16 10:44:50+00:00,Design and implementation of a pipeline processor,0,FatemehFathi/pipeline-processor,137573394,Verilog,pipeline-processor,7,0,2023-08-01 18:46:04+00:00,['verilog'],None
457,https://github.com/CowDavid/Huffman.git,2018-06-23 05:59:32+00:00,,0,CowDavid/Huffman,138375634,Verilog,Huffman,7,0,2019-11-25 13:42:50+00:00,[],None
458,https://github.com/bookj/ShiftAdd_Multiplier.git,2018-07-27 15:28:42+00:00,,0,bookj/ShiftAdd_Multiplier,142594362,Verilog,ShiftAdd_Multiplier,4,0,2018-07-29 16:12:59+00:00,[],None
459,https://github.com/Esteves4/VerilogCourse.git,2018-08-02 02:36:21+00:00,Activities done in the verilog course given by Clube do Hardware from Federal University of  Ceara - UFC,0,Esteves4/VerilogCourse,143232569,Verilog,VerilogCourse,5,0,2018-08-03 02:02:43+00:00,"['verilog', 'clubedohardware', 'ufc', 'engeneering', 'engenhariadecomputacao']",None
460,https://github.com/ashmanskas/uzed_dma.git,2018-07-30 20:52:02+00:00,,0,ashmanskas/uzed_dma,142926960,Verilog,uzed_dma,226,0,2019-02-08 21:36:06+00:00,[],None
461,https://github.com/solderzzc/dnnweaver.git,2018-07-12 03:27:55+00:00,dnnweaver source (Hardik Sharma),2,solderzzc/dnnweaver,140656145,Verilog,dnnweaver,543,0,2018-07-12 03:27:57+00:00,[],None
462,https://github.com/LordBiscuit19/EE-316-Spring-2018.git,2018-06-01 00:27:24+00:00,,0,LordBiscuit19/EE-316-Spring-2018,135648384,Verilog,EE-316-Spring-2018,14253,0,2018-06-01 00:27:50+00:00,[],None
463,https://github.com/tran-d/FPGA-Pipelined-Processor.git,2018-05-31 22:40:10+00:00,,0,tran-d/FPGA-Pipelined-Processor,135641965,Verilog,FPGA-Pipelined-Processor,402,0,2018-05-31 22:45:07+00:00,[],None
464,https://github.com/motagiyash/verilog_fifo.git,2018-06-03 13:42:46+00:00,Fifo 8x32 in verilog ,0,motagiyash/verilog_fifo,135907652,Verilog,verilog_fifo,3,0,2018-06-06 18:48:55+00:00,[],None
465,https://github.com/archieLa/4bitALU.git,2018-06-03 19:23:44+00:00,4 bit ALU implementation using Verilog including test benches for testing the functionality,0,archieLa/4bitALU,135933620,Verilog,4bitALU,9,0,2019-10-11 17:53:20+00:00,[],None
466,https://github.com/ChaokunChang/PiplineMIPS.git,2018-06-03 14:22:03+00:00,,0,ChaokunChang/PiplineMIPS,135910771,Verilog,PiplineMIPS,6,0,2018-08-29 06:59:49+00:00,[],None
467,https://github.com/ArghadipDas/uart.git,2018-06-04 05:18:17+00:00,verilog project for serial communication using UART,0,ArghadipDas/uart,135974020,Verilog,uart,6,0,2018-08-07 15:56:10+00:00,[],None
468,https://github.com/bixiaopeng0/E-competition.git,2018-07-27 13:32:48+00:00,,0,bixiaopeng0/E-competition,142581090,Verilog,E-competition,26,0,2018-07-31 11:42:13+00:00,[],None
469,https://github.com/tejasatreya/FM-Transmit-Receive.git,2018-07-24 07:09:58+00:00,Transmit and receive sampled audio data using Frequency Modulation,0,tejasatreya/FM-Transmit-Receive,142119178,Verilog,FM-Transmit-Receive,628,0,2018-07-25 14:39:30+00:00,[],None
470,https://github.com/yellowlattice/SJTU-CSE-COA-LAB.git,2018-08-01 11:50:50+00:00,Implement a MIPS pipeline processor using Xilinx 13.4 ISE. Use forwarding to deal with data hazard.,0,yellowlattice/SJTU-CSE-COA-LAB,143149133,Verilog,SJTU-CSE-COA-LAB,6,0,2018-08-01 23:17:12+00:00,[],None
471,https://github.com/mfidaali/FIR-filter.git,2018-07-29 02:26:20+00:00,Neural signal DSP project,0,mfidaali/FIR-filter,142724569,Verilog,FIR-filter,25,0,2018-12-06 21:58:28+00:00,[],None
472,https://github.com/xlz447/ee371final.git,2018-07-28 07:06:23+00:00,Serial-Parallel-Serial Communication Interface with software in C,0,xlz447/ee371final,142655371,Verilog,ee371final,48082,0,2018-07-28 07:33:55+00:00,[],None
473,https://github.com/rdaly525/Trenz.git,2018-06-22 18:12:21+00:00,,2,rdaly525/Trenz,138334127,Verilog,Trenz,284,0,2018-06-29 17:40:53+00:00,[],None
474,https://github.com/mattgermano/Verilog-Processor.git,2018-06-29 22:44:43+00:00,,0,mattgermano/Verilog-Processor,139202265,Verilog,Verilog-Processor,37,0,2019-09-24 20:49:07+00:00,[],None
475,https://github.com/hadisfr/MIPS-Pipeline-Processor.git,2018-06-30 16:23:16+00:00,University of Tehran Computer Architecture Lab F96 - mirror of https://gitlab.com/hadi_sfr/UT_CA_Lab,0,hadisfr/MIPS-Pipeline-Processor,139263126,Verilog,MIPS-Pipeline-Processor,3208,0,2023-01-28 20:18:04+00:00,"['verilog', 'mips', 'mips-architecture', 'cpu', 'cad', 'fpga']",None
476,https://github.com/jessica-aaao/projeto2sd.git,2018-05-28 22:11:33+00:00,Projeto II da cadeira sistemas digitais 2018.1-cin/ufpe,0,jessica-aaao/projeto2sd,135213757,Verilog,projeto2sd,1,0,2018-05-28 22:12:07+00:00,[],None
477,https://github.com/mahmut-aksakalli/Verilog.git,2018-07-05 07:06:47+00:00,This repo contains studies about EE342 Digital system design course. It covers basics of digital systems and verilog.,0,mahmut-aksakalli/Verilog,139808871,Verilog,Verilog,2621,0,2018-07-05 07:23:20+00:00,[],None
478,https://github.com/ling11235/practice.git,2018-07-04 01:15:28+00:00,天津院实习相关文件,0,ling11235/practice,139652493,Verilog,practice,197,0,2018-08-01 07:18:13+00:00,[],None
479,https://github.com/smallboki2/SOFM.git,2018-07-04 07:00:05+00:00,,0,smallboki2/SOFM,139681738,Verilog,SOFM,65,0,2018-07-04 08:26:54+00:00,[],None
480,https://github.com/Tonyvitamin/HW-SW_Codesign_Lab.git,2018-07-05 14:17:05+00:00,"These are labs from `""Introduction to Hardware-Software Codesign and Implementation"" 2018",0,Tonyvitamin/HW-SW_Codesign_Lab,139859622,Verilog,HW-SW_Codesign_Lab,7431,0,2018-09-22 13:31:19+00:00,[],None
481,https://github.com/Leiyulin/local_files.git,2018-07-11 14:07:17+00:00,local files and other study materials for backup,0,Leiyulin/local_files,140584135,Verilog,local_files,17453,0,2018-08-18 07:16:58+00:00,[],None
482,https://github.com/jvcalassio/lcl.git,2018-07-09 22:18:27+00:00,Repositório com trabalhos da disciplina Lab. Circuitos Lógicos - 2018.2,0,jvcalassio/lcl,140348024,Verilog,lcl,10997,0,2021-03-11 15:10:45+00:00,[],None
483,https://github.com/zekearneodo/openephysi2c.git,2018-07-12 15:49:38+00:00,Attempts to enable and use the i2c on the opal kelly XEM6010-lx45 in the openephys acquisition board ,1,zekearneodo/openephysi2c,140734436,Verilog,openephysi2c,39920,0,2018-07-12 18:36:11+00:00,[],None
484,https://github.com/hazelohn/DSPSystem.git,2018-07-16 00:29:50+00:00,,0,hazelohn/DSPSystem,141068327,Verilog,DSPSystem,10,0,2018-07-16 02:40:17+00:00,[],None
485,https://github.com/mdhardenburgh/signalGenerator.git,2018-07-19 04:46:32+00:00,Generates signals using a Direct Digital Synthesizer (DDS).,0,mdhardenburgh/signalGenerator,141525667,Verilog,signalGenerator,17,0,2018-07-19 05:05:37+00:00,[],https://api.github.com/licenses/gpl-3.0
486,https://github.com/wintermao/ep3c120_sram.git,2018-07-21 00:48:51+00:00,Cyclone III 120 test project,0,wintermao/ep3c120_sram,141769818,Verilog,ep3c120_sram,2500,0,2018-08-12 15:52:38+00:00,[],None
487,https://github.com/libertyeagle/pipeline_mips_cpu.git,2018-06-14 16:13:42+00:00,,0,libertyeagle/pipeline_mips_cpu,137381484,Verilog,pipeline_mips_cpu,11358,0,2018-06-14 16:44:36+00:00,[],None
488,https://github.com/MoamenKhalaf/Verilog.git,2018-06-17 00:09:12+00:00,,0,MoamenKhalaf/Verilog,137618071,Verilog,Verilog,17,0,2018-06-17 00:15:38+00:00,[],None
489,https://github.com/chi-wei-fu-vi/gty_64_156_28G_ex.git,2018-06-21 21:54:13+00:00,,0,chi-wei-fu-vi/gty_64_156_28G_ex,138225490,Verilog,gty_64_156_28G_ex,2232,0,2018-08-16 19:06:03+00:00,[],None
490,https://github.com/GandalFran/USAL-GII-compi-ContadorCuentaArbitraria.git,2018-06-09 07:47:45+00:00,Trabajo realizado para Computadores I; el cual se basa en realizar un contador de cuenta arbitraria en verilog.,0,GandalFran/USAL-GII-compi-ContadorCuentaArbitraria,136702298,Verilog,USAL-GII-compi-ContadorCuentaArbitraria,5412,0,2021-11-23 17:44:31+00:00,[],https://api.github.com/licenses/gpl-3.0
491,https://github.com/KyleLavorato/Simple-RISC-Computer.git,2018-06-07 04:32:06+00:00,"A 32-bit RISC style computer, written in Verilog HDL, with a full basic instruction set and hardware components",0,KyleLavorato/Simple-RISC-Computer,136422019,Verilog,Simple-RISC-Computer,11133,0,2018-06-08 03:55:00+00:00,[],https://api.github.com/licenses/mit
492,https://github.com/Digilent/Cora-Z7-07S-Pi-Estimator-VGA.git,2018-07-10 22:51:59+00:00,,0,Digilent/Cora-Z7-07S-Pi-Estimator-VGA,140495330,Verilog,Cora-Z7-07S-Pi-Estimator-VGA,27,0,2019-05-16 20:38:31+00:00,[],https://api.github.com/licenses/mit
493,https://github.com/samlee916/CPE-64-Labs.git,2018-07-26 01:53:51+00:00,,0,samlee916/CPE-64-Labs,142374408,Verilog,CPE-64-Labs,153079,0,2018-07-26 01:58:04+00:00,[],None
494,https://github.com/Wangld5/MultiCPU.git,2018-06-22 07:18:10+00:00,,0,Wangld5/MultiCPU,138269070,Verilog,MultiCPU,106,0,2018-06-22 07:19:21+00:00,[],None
495,https://github.com/Chiiip/Verilog.git,2018-06-17 22:17:50+00:00,Verilog codes that i wrote throughout my Computer Engineering course.,0,Chiiip/Verilog,137690675,Verilog,Verilog,2,0,2018-06-19 04:37:39+00:00,[],None
496,https://github.com/Aden-Q/Music-Player.git,2018-06-18 14:09:19+00:00,,0,Aden-Q/Music-Player,137759797,Verilog,Music-Player,45,0,2018-06-24 07:39:00+00:00,[],None
497,https://github.com/RRShanbhag/12-bit-Microcontroller.git,2018-07-07 20:22:14+00:00,HDL: Verilog. Compiler: iVerilog. RT Engine: Icarus VVP. Platform: Linux.,0,RRShanbhag/12-bit-Microcontroller,140114672,Verilog,12-bit-Microcontroller,257,0,2018-07-19 21:35:33+00:00,[],None
498,https://github.com/LF-RoGu/Exam2.git,2018-07-03 22:06:58+00:00,,0,LF-RoGu/Exam2,139641539,Verilog,Exam2,21,0,2018-07-03 23:04:28+00:00,[],None
499,https://github.com/th-sato/verilog-processor.git,2018-07-02 00:03:13+00:00,,0,th-sato/verilog-processor,139371449,Verilog,verilog-processor,16432,0,2023-01-28 04:02:40+00:00,[],None
500,https://github.com/TharunKumarReddy5/Blow-fish.git,2018-07-04 08:28:26+00:00,Development of an Improved Power-Throughput Blowfish Algorithm on FPGA ,0,TharunKumarReddy5/Blow-fish,139692460,Verilog,Blow-fish,37,0,2018-07-04 08:29:56+00:00,[],None
501,https://github.com/rmartind/cse241_adder.git,2018-07-05 02:37:39+00:00,,0,rmartind/cse241_adder,139785933,Verilog,cse241_adder,0,0,2018-07-05 02:39:26+00:00,[],None
502,https://github.com/nganinho/VGA-Controller.git,2018-07-10 06:19:54+00:00,VGA display controller to support interface control between FPGA and monitors,0,nganinho/VGA-Controller,140386351,Verilog,VGA-Controller,11,0,2019-05-06 23:25:03+00:00,[],None
503,https://github.com/veryjimmy/verilog_lab6.git,2018-07-09 09:41:52+00:00,,0,veryjimmy/verilog_lab6,140264518,Verilog,verilog_lab6,1030,0,2018-07-09 09:51:42+00:00,[],None
504,https://github.com/shbfeng/srio_test.git,2018-07-03 12:13:39+00:00,,1,shbfeng/srio_test,139578495,Verilog,srio_test,38,0,2018-07-08 03:00:27+00:00,[],None
505,https://github.com/RahulMarathe94/Digital-Scoreboard.git,2018-05-28 01:52:32+00:00,,0,RahulMarathe94/Digital-Scoreboard,135097196,Verilog,Digital-Scoreboard,55,0,2021-08-18 17:39:13+00:00,[],None
506,https://github.com/kentang-mit/MIPS32_SingleCycleCPU.git,2018-05-30 06:59:12+00:00,A single cycle MIPS CPU(EI332 Course Project 2),0,kentang-mit/MIPS32_SingleCycleCPU,135401551,Verilog,MIPS32_SingleCycleCPU,11,0,2018-05-30 07:01:41+00:00,[],None
507,https://github.com/RahulMarathe94/Simplebot-using-Nexys4-DDR-MIPS.git,2018-05-28 23:26:11+00:00,,0,RahulMarathe94/Simplebot-using-Nexys4-DDR-MIPS,135218024,Verilog,Simplebot-using-Nexys4-DDR-MIPS,21,0,2018-05-28 23:28:31+00:00,[],None
508,https://github.com/140591x/bus.git,2018-06-07 12:45:42+00:00,,2,140591x/bus,136476161,Verilog,bus,15,0,2018-06-12 11:28:35+00:00,[],None
509,https://github.com/matthewSkipworth/Processor-Assignment.git,2018-06-01 23:02:03+00:00,Processor Lab for Digital System Design,0,matthewSkipworth/Processor-Assignment,135770566,Verilog,Processor-Assignment,4536,0,2018-06-07 20:27:21+00:00,[],None
510,https://github.com/kennyluuluu/Verilog-Labs.git,2018-06-19 10:23:04+00:00,,0,kennyluuluu/Verilog-Labs,137875913,Verilog,Verilog-Labs,6214,0,2019-07-15 06:25:12+00:00,[],None
511,https://github.com/is682431/Single_Cycle_MIPS_Processor.git,2018-06-19 14:58:29+00:00,,0,is682431/Single_Cycle_MIPS_Processor,137906843,Verilog,Single_Cycle_MIPS_Processor,4589,0,2018-06-19 16:04:14+00:00,[],None
512,https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Virtex5.git,2018-06-21 04:25:07+00:00,,0,BeeBeansTechnologies/SiTCP_Netlist_for_Virtex5,138118929,Verilog,SiTCP_Netlist_for_Virtex5,599,0,2018-06-21 04:25:33+00:00,[],
513,https://github.com/tocanemis/FPGA.git,2018-06-25 07:10:13+00:00,FPGA Projects,0,tocanemis/FPGA,138556551,Verilog,FPGA,4262,0,2018-06-26 04:30:03+00:00,['verilog'],None
514,https://github.com/jaypeegear/XilinxFirmware.git,2018-06-27 23:01:13+00:00,,1,jaypeegear/XilinxFirmware,138941399,Verilog,XilinxFirmware,912,0,2018-07-17 23:34:07+00:00,[],None
515,https://github.com/julieeen/swipe.git,2018-07-16 12:38:15+00:00,"How biometric authentication simplifies payment, access and identity fraud.",0,julieeen/swipe,141136680,Verilog,swipe,38550,0,2018-08-12 22:20:36+00:00,[],None
516,https://github.com/Oanish/SecurityAlarmSys.git,2018-07-17 15:27:17+00:00,Final Project for the Keysight FPGA Training Programme,0,Oanish/SecurityAlarmSys,141308743,Verilog,SecurityAlarmSys,13433,0,2018-08-07 18:16:29+00:00,[],None
517,https://github.com/oyfml/My_Verilog_Proj.git,2018-07-30 02:29:21+00:00,,0,oyfml/My_Verilog_Proj,142814854,Verilog,My_Verilog_Proj,53,0,2018-07-30 02:32:15+00:00,[],None
518,https://github.com/samuelyen36/computer-organization-hw3.git,2018-07-30 17:10:07+00:00,,0,samuelyen36/computer-organization-hw3,142905176,Verilog,computer-organization-hw3,10,0,2018-07-30 17:11:42+00:00,[],None
519,https://github.com/ChungKuoYen/verilog_CPU_103062316.git,2018-06-08 11:09:50+00:00,,0,ChungKuoYen/verilog_CPU_103062316,136608405,Verilog,verilog_CPU_103062316,12,0,2018-08-10 10:15:43+00:00,[],None
520,https://github.com/CircuitosLogicos2/CL2-2017.2-PonteElevadica.git,2018-06-11 02:34:21+00:00,Projeto da Ponte CL2,0,CircuitosLogicos2/CL2-2017.2-PonteElevadica,136865133,Verilog,CL2-2017.2-PonteElevadica,6263,0,2018-06-11 16:54:50+00:00,[],None
521,https://github.com/CircuitosLogicos2/CL2-2017.2-VendaDeIngressos.git,2018-06-11 18:59:40+00:00,,0,CircuitosLogicos2/CL2-2017.2-VendaDeIngressos,136968666,Verilog,CL2-2017.2-VendaDeIngressos,2104,0,2018-06-11 19:09:04+00:00,[],None
522,https://github.com/nightseas/spi_slave_mm.git,2018-06-14 03:27:51+00:00,SPI Slave to Memory Mapped Bus Reference Design,0,nightseas/spi_slave_mm,137301388,Verilog,spi_slave_mm,32,0,2018-06-17 12:51:05+00:00,[],https://api.github.com/licenses/apache-2.0
523,https://github.com/kollaganesh683/project.git,2018-07-26 16:26:28+00:00,,0,kollaganesh683/project,142466462,Verilog,project,16,0,2018-07-26 16:27:27+00:00,[],https://api.github.com/licenses/gpl-3.0
524,https://github.com/techtocore/Verilog-Snippets.git,2018-07-18 01:17:31+00:00,,0,techtocore/Verilog-Snippets,141363592,Verilog,Verilog-Snippets,46,0,2023-01-28 19:05:35+00:00,"['hdl', 'verilog']",None
525,https://github.com/aks681/EE2016-Project-Microprocessor.git,2018-07-22 19:26:10+00:00,"This was given as a course project for EE2016: Microprocessor Theory and Lab, IIT Madras.",0,aks681/EE2016-Project-Microprocessor,141924456,Verilog,EE2016-Project-Microprocessor,483,0,2023-03-13 20:42:26+00:00,[],None
526,https://github.com/francescovaiana/Proj.git,2018-07-28 16:00:14+00:00,,0,francescovaiana/Proj,142690660,Verilog,Proj,97962,0,2018-07-28 16:20:14+00:00,[],None
527,https://github.com/hadisfr/127-bit-ones-counter.git,2018-07-28 16:00:26+00:00,a project fo Digital Logic Design F95 at University of Tehran - mirror of https://gitlab.com/hadi_sfr/127-bit-ones-counter,0,hadisfr/127-bit-ones-counter,142690673,Verilog,127-bit-ones-counter,1,0,2023-01-28 20:18:05+00:00,['verilog'],None
528,https://github.com/luk3Sky/CO221-Verilog_Codes.git,2018-08-01 15:09:07+00:00,Verilog Codes used in C0221 Course,0,luk3Sky/CO221-Verilog_Codes,143172397,Verilog,CO221-Verilog_Codes,12,0,2022-01-05 00:43:47+00:00,[],None
529,https://github.com/ireshjayawardana/test.git,2018-07-13 07:51:16+00:00,,0,ireshjayawardana/test,140815477,Verilog,test,148,0,2018-07-13 07:58:12+00:00,[],None
530,https://github.com/hansenp2/hardware_graphics_engine.git,2018-05-25 14:59:33+00:00,Senior Project for Fall 2018 / Spring 2019 Semesters,0,hansenp2/hardware_graphics_engine,134870509,Verilog,hardware_graphics_engine,4614,0,2019-06-26 20:49:14+00:00,[],None
531,https://github.com/kskague/mips-single-cycle-processor.git,2018-07-09 00:30:44+00:00,,0,kskague/mips-single-cycle-processor,140212746,Verilog,mips-single-cycle-processor,50,0,2022-11-02 22:38:49+00:00,[],None
532,https://github.com/sk3110/cpu_4colors.git,2018-07-07 06:59:11+00:00,,0,sk3110/cpu_4colors,140060759,Verilog,cpu_4colors,373,0,2018-07-07 12:24:45+00:00,[],None
533,https://github.com/tomarus/v-midi.git,2018-06-23 18:47:12+00:00,Verilog MIDI implementation,1,tomarus/v-midi,138425871,Verilog,v-midi,19,0,2018-06-24 22:51:50+00:00,[],None
534,https://github.com/reynoldsp709/Lc3b.git,2018-06-23 16:08:42+00:00,Summer 2018 Computer Architecture Project,1,reynoldsp709/Lc3b,138415370,Verilog,Lc3b,56072,0,2018-08-15 00:51:14+00:00,[],None
535,https://github.com/AleLoschi/WORK_SYNTHESIS.git,2018-06-20 11:14:35+00:00,,0,AleLoschi/WORK_SYNTHESIS,138022015,Verilog,WORK_SYNTHESIS,87763,0,2018-06-28 18:31:37+00:00,[],None
536,https://github.com/victai/CA.git,2018-06-20 07:23:43+00:00,NTU CA,0,victai/CA,137995389,Verilog,CA,112,0,2018-06-20 07:24:42+00:00,[],None
537,https://github.com/ceheckel/DigitalLogic.git,2018-06-26 22:41:41+00:00,Verilog Code from Labs,0,ceheckel/DigitalLogic,138801389,Verilog,DigitalLogic,436,0,2018-06-26 23:35:52+00:00,[],None
538,https://github.com/tran-d/FPGA-Whack-A-Mole.git,2018-05-31 22:30:36+00:00,Source Code for the Whack-A-Mole Project,0,tran-d/FPGA-Whack-A-Mole,135641367,Verilog,FPGA-Whack-A-Mole,86466,0,2018-06-01 00:25:13+00:00,[],None
539,https://github.com/soltanloo/PipelinedCPU.git,2018-06-01 10:00:59+00:00,An implementation of a Pipelined CPU - Part of Spring 2018 Computer Architecture Course at University of Tehran,0,soltanloo/PipelinedCPU,135701568,Verilog,PipelinedCPU,516,0,2019-02-03 09:13:43+00:00,[],https://api.github.com/licenses/mit
540,https://github.com/puidenz/CO_Lab4.git,2018-06-12 06:35:47+00:00,,0,puidenz/CO_Lab4,137027813,Verilog,CO_Lab4,300,0,2018-06-14 10:16:38+00:00,[],None
541,https://github.com/kmahsi/CA_P5.git,2018-06-07 11:45:50+00:00,,0,kmahsi/CA_P5,136469347,Verilog,CA_P5,46,0,2018-06-20 08:16:03+00:00,[],None
542,https://github.com/alexlalves/crforth-verilog.git,2018-06-19 18:35:54+00:00,Verilog HDL implementation of the Crimson Forth architecture.,0,alexlalves/crforth-verilog,137930923,Verilog,crforth-verilog,19,0,2022-04-09 23:22:00+00:00,[],None
543,https://github.com/enginsubasi/esverlib.git,2018-07-04 21:27:35+00:00,Verilog Library,0,enginsubasi/esverlib,139767240,Verilog,esverlib,24,0,2018-07-08 15:30:36+00:00,[],https://api.github.com/licenses/gpl-3.0
544,https://github.com/amanditagroth/sistemas_digitais.git,2018-07-04 23:31:57+00:00,,0,amanditagroth/sistemas_digitais,139773679,Verilog,sistemas_digitais,20,0,2018-07-10 00:47:57+00:00,[],None
545,https://github.com/justin871030/Simple-CPU.git,2018-07-02 09:49:02+00:00,,0,justin871030/Simple-CPU,139423745,Verilog,Simple-CPU,3,0,2020-09-26 06:05:49+00:00,[],None
546,https://github.com/ArghadipDas/sequence_detector.git,2018-05-30 10:50:53+00:00,,0,ArghadipDas/sequence_detector,135429159,Verilog,sequence_detector,2,0,2018-05-30 10:53:06+00:00,[],None
547,https://github.com/NCTUyoung/ICLab_lab11.git,2018-05-31 03:33:41+00:00,,0,NCTUyoung/ICLab_lab11,135527360,Verilog,ICLab_lab11,3,0,2018-06-01 12:02:43+00:00,[],None
548,https://github.com/david1125222/DSD_final.git,2018-06-07 08:57:55+00:00,,0,david1125222/DSD_final,136450338,Verilog,DSD_final,210,0,2018-06-21 02:32:11+00:00,[],None
549,https://github.com/CircuitosLogicos2/CL2-2017.2-CISmartLift.git,2018-06-12 14:53:35+00:00,"Realização feita em grupo: -Lucas Moreira, Renan Goes, Sanny Alves  = Projeto de Smartlift 2.0, um elevador feito no fpga que será controlado através de 8 switches e uma key  = Apresentando o estado do elevador no LCD  = E //o andar atual/ andar que se deseja estar// nos Displays de 7 segmentos",0,CircuitosLogicos2/CL2-2017.2-CISmartLift,137087160,Verilog,CL2-2017.2-CISmartLift,406,0,2018-06-12 14:57:51+00:00,[],None
550,https://github.com/AloriumTechnology/XLR8GPIO.git,2018-06-05 18:40:48+00:00,,0,AloriumTechnology/XLR8GPIO,136219817,Verilog,XLR8GPIO,22,0,2018-06-05 18:44:31+00:00,[],https://api.github.com/licenses/mit
551,https://github.com/robertyr/hello-world.git,2018-06-06 03:31:27+00:00,test repository,0,robertyr/hello-world,136267103,Verilog,hello-world,4832,0,2023-07-26 06:13:08+00:00,[],None
552,https://github.com/marudehiguma/fpga.git,2018-06-03 06:43:32+00:00,,0,marudehiguma/fpga,135880494,Verilog,fpga,3,0,2018-06-03 06:59:22+00:00,[],None
553,https://github.com/fpga-accel/poc-fpga.git,2018-06-13 02:58:40+00:00,The official repository of the POC FPGA Development Kit,0,fpga-accel/poc-fpga,137154807,Verilog,poc-fpga,20075,0,2019-11-04 12:41:20+00:00,[],
554,https://github.com/sstringillo/Digital-Systems-Lab-Final-Project.git,2018-06-28 05:28:57+00:00,2-D Side Scrolling Game,0,sstringillo/Digital-Systems-Lab-Final-Project,138970343,Verilog,Digital-Systems-Lab-Final-Project,39535,0,2018-09-25 20:07:37+00:00,[],None
555,https://github.com/AitorMML/Mancisidor_P3.git,2018-07-04 18:45:54+00:00,MIPS_Pipeline,0,AitorMML/Mancisidor_P3,139756170,Verilog,Mancisidor_P3,8267,0,2018-07-04 20:19:01+00:00,[],None
556,https://github.com/abeyene/SimpleProcessor.git,2018-07-05 21:07:40+00:00,Verilog,0,abeyene/SimpleProcessor,139900780,Verilog,SimpleProcessor,17,0,2018-07-05 21:35:44+00:00,[],https://api.github.com/licenses/gpl-3.0
557,https://github.com/AlbertGuan/DE10_Demo.git,2018-07-25 02:23:35+00:00,,0,AlbertGuan/DE10_Demo,142236214,Verilog,DE10_Demo,1184,0,2018-07-25 04:46:32+00:00,[],None
558,https://github.com/heysun0728/DigitalSystem2018.git,2018-07-20 09:00:04+00:00,由中正資工林泰吉老師教授的大二數位系統實驗課，程式碼總整理。,0,heysun0728/DigitalSystem2018,141689047,Verilog,DigitalSystem2018,80203,0,2018-08-01 03:52:05+00:00,[],None
559,https://github.com/irenelee914/maze-game.git,2018-06-16 03:56:05+00:00,Lego Game controlled by DE1-Soc,0,irenelee914/maze-game,137551270,Verilog,maze-game,310,0,2020-04-04 03:24:03+00:00,[],None
560,https://github.com/kdewald/itba-e3-verilog-snippets.git,2018-06-24 01:04:12+00:00,Verilog Course Material,1,kdewald/itba-e3-verilog-snippets,138443719,Verilog,itba-e3-verilog-snippets,11,0,2019-01-06 17:07:29+00:00,[],https://api.github.com/licenses/mit
561,https://github.com/tanasecatalina/FPGA.git,2018-06-20 09:47:13+00:00,,0,tanasecatalina/FPGA,138012475,Verilog,FPGA,83,0,2019-02-19 18:29:56+00:00,[],None
562,https://github.com/EnriqueGalan92/Scheduler.git,2018-06-28 13:22:51+00:00,,0,EnriqueGalan92/Scheduler,139021331,Verilog,Scheduler,310,0,2018-06-28 13:25:16+00:00,[],None
563,https://github.com/pragasv/Image-downsampling---Altera-FPGA.git,2018-06-29 06:38:17+00:00,,1,pragasv/Image-downsampling---Altera-FPGA,139110990,Verilog,Image-downsampling---Altera-FPGA,48,0,2018-06-29 06:56:54+00:00,[],None
564,https://github.com/Cl0udi/Edge-Detection-Module.git,2018-07-01 17:50:29+00:00,Converts hex file to bm.  Smoothens and detects edges.,0,Cl0udi/Edge-Detection-Module,139349533,Verilog,Edge-Detection-Module,2559,0,2018-07-24 01:41:08+00:00,[],None
565,https://github.com/q40603/computer-organization-single-cycle-cpu.git,2018-06-29 16:03:44+00:00,"add a memory unit to implement a complete single-cycle CPU which can run R-type, I-type and jump instructions. ",0,q40603/computer-organization-single-cycle-cpu,139169990,Verilog,computer-organization-single-cycle-cpu,713,0,2018-06-29 16:21:47+00:00,[],None
566,https://github.com/FEI125/C3D_NNA.git,2018-07-30 01:10:16+00:00,,0,FEI125/C3D_NNA,142808324,Verilog,C3D_NNA,7,0,2018-07-30 01:48:44+00:00,[],None
567,https://github.com/sankalpshah21/FPGA-based-Audio-Processing.git,2018-08-02 17:30:17+00:00,"The project aims to do various processes on audio signal like volume control, channel control, etc. uusing audiocodic IC and communication protocols.",0,sankalpshah21/FPGA-based-Audio-Processing,143325791,Verilog,FPGA-based-Audio-Processing,3275,0,2018-08-02 17:40:25+00:00,[],None
568,https://github.com/sjacobust/Examen2.git,2018-07-03 22:01:09+00:00,Examen 2 Arquitectura Computacional,0,sjacobust/Examen2,139641099,Verilog,Examen2,600,0,2018-07-03 23:09:45+00:00,[],None
569,https://github.com/nolderosw/henriquePSD.git,2018-07-03 15:11:52+00:00,,0,nolderosw/henriquePSD,139601342,Verilog,henriquePSD,15881,0,2018-08-01 15:08:13+00:00,[],None
570,https://github.com/finch185277/Computer-Organization.git,2018-07-09 05:35:49+00:00,for computer organization course,1,finch185277/Computer-Organization,140235990,Verilog,Computer-Organization,2981,0,2018-12-05 08:34:06+00:00,[],None
571,https://github.com/HarikrishnaRanpariya/Ping-Pong-Game.git,2018-07-12 22:01:12+00:00,To get hands on experience of integrating hardware peripherals(Digilent ZYBO) using low level software applications.,1,HarikrishnaRanpariya/Ping-Pong-Game,140768822,Verilog,Ping-Pong-Game,3550,0,2018-07-13 00:00:22+00:00,[],None
572,https://github.com/TharushiDeSilva/Traffic_Light_Controller.git,2018-07-13 06:28:04+00:00,,0,TharushiDeSilva/Traffic_Light_Controller,140806425,Verilog,Traffic_Light_Controller,232,0,2018-07-13 10:05:47+00:00,[],None
573,https://github.com/DavisLiao/Kryon.git,2018-07-31 09:10:57+00:00,"FPGA,Verilog,Python",84,DavisLiao/Kryon,142990562,Verilog,Kryon,13884,0,2022-01-13 00:59:29+00:00,[],https://api.github.com/licenses/apache-2.0
574,https://github.com/Silicon-wzh/Summer_curriculum_design.git,2018-07-14 09:34:07+00:00,,0,Silicon-wzh/Summer_curriculum_design,140933926,Verilog,Summer_curriculum_design,8765,0,2018-07-14 09:36:20+00:00,[],None
575,https://github.com/clin99/batchflow.git,2018-07-19 16:40:44+00:00,,0,clin99/batchflow,141606485,Verilog,batchflow,7,0,2018-07-20 20:38:03+00:00,[],None
576,https://github.com/BrunoDamacena/laoc2-pratica4.git,2018-06-08 17:00:04+00:00,,0,BrunoDamacena/laoc2-pratica4,136645380,Verilog,laoc2-pratica4,3491,0,2018-07-03 19:35:34+00:00,[],None
577,https://github.com/Dafenghh/MultipleCycleCPU_verilog.git,2018-06-22 01:28:32+00:00,,0,Dafenghh/MultipleCycleCPU_verilog,138239718,Verilog,MultipleCycleCPU_verilog,2632,0,2019-06-10 10:33:38+00:00,[],None
578,https://github.com/wuzht/Verilog-CPU.git,2018-06-22 04:17:33+00:00,Verilog CPU,0,wuzht/Verilog-CPU,138253903,Verilog,Verilog-CPU,308,0,2018-06-29 03:30:16+00:00,[],None
579,https://github.com/ayutiwas/FPGA-Hardware.git,2018-06-22 15:18:21+00:00,,0,ayutiwas/FPGA-Hardware,138317749,Verilog,FPGA-Hardware,23888,0,2018-06-22 15:32:44+00:00,[],None
580,https://github.com/jpeezzy/mathV.git,2018-06-18 23:10:20+00:00,verilog for math equations ,0,jpeezzy/mathV,137815981,Verilog,mathV,18,0,2018-06-20 09:38:11+00:00,[],None
581,https://github.com/HelloWorldSungin/Pipeline_superscaler.git,2018-06-18 22:32:13+00:00,,0,HelloWorldSungin/Pipeline_superscaler,137813471,Verilog,Pipeline_superscaler,361,0,2018-06-18 22:37:14+00:00,[],None
582,https://github.com/ittiphatch/SHA-256_FPGA_ECA2.git,2018-06-17 11:50:14+00:00,,0,ittiphatch/SHA-256_FPGA_ECA2,137651258,Verilog,SHA-256_FPGA_ECA2,4,0,2018-06-17 14:31:11+00:00,[],https://api.github.com/licenses/unlicense
583,https://github.com/kahofan/oscilloscope-based-on-FPGA.git,2018-06-29 07:22:47+00:00,A oscilloscope-based-on-FPGA,0,kahofan/oscilloscope-based-on-FPGA,139115620,Verilog,oscilloscope-based-on-FPGA,9,0,2020-03-08 10:50:47+00:00,"['verilog', 'luyouliang', 'uestc']",None
584,https://github.com/Elemecca/signature-analyzer.git,2018-06-30 17:41:56+00:00,,1,Elemecca/signature-analyzer,139268299,Verilog,signature-analyzer,7,0,2018-07-05 04:03:25+00:00,[],None
585,https://github.com/haykp/AXI_Stream_counter.git,2018-05-27 12:42:52+00:00,Counts the clock cycles and sends through AXI stream,0,haykp/AXI_Stream_counter,135045281,Verilog,AXI_Stream_counter,126,0,2018-06-06 07:04:48+00:00,[],None
586,https://github.com/RHTome/digital-freq-meter.git,2018-05-27 02:17:25+00:00,"based on Verilog HDL, work on FPGA",0,RHTome/digital-freq-meter,135008983,Verilog,digital-freq-meter,72,0,2018-05-30 08:24:20+00:00,[],https://api.github.com/licenses/gpl-3.0
587,https://github.com/andrew-waugh/V2Generator.git,2018-06-04 01:09:40+00:00,,0,andrew-waugh/V2Generator,135954027,Verilog,V2Generator,2316,0,2022-04-06 05:16:44+00:00,[],None
588,https://github.com/darshni11/FYP-repository.git,2018-06-04 23:53:49+00:00,KSA Non blocking and KSA Blocking,0,darshni11/FYP-repository,136095350,Verilog,FYP-repository,10,0,2018-06-05 00:08:21+00:00,[],None
589,https://github.com/SparKKKKK/Cplus.git,2018-05-25 04:47:46+00:00,,0,SparKKKKK/Cplus,134804783,Verilog,Cplus,0,0,2019-03-30 12:50:11+00:00,[],None
590,https://github.com/vijithaisuru/ADS_Supiri_Project.git,2018-06-11 10:06:27+00:00,Meka thamai supirima bus eka!,2,vijithaisuru/ADS_Supiri_Project,136908658,Verilog,ADS_Supiri_Project,2338,0,2018-06-14 05:57:25+00:00,['fpga'],None
591,https://github.com/CircuitosLogicos2/CL2-2017.2--Reconfigurable-System-for-DC-Motor-Controlling.git,2018-06-11 17:51:39+00:00,,0,CircuitosLogicos2/CL2-2017.2--Reconfigurable-System-for-DC-Motor-Controlling,136961408,Verilog,CL2-2017.2--Reconfigurable-System-for-DC-Motor-Controlling,198,0,2018-06-11 19:05:52+00:00,[],None
592,https://github.com/coliveira4/EEM16-LogicDesign.git,2018-05-30 17:48:55+00:00,EEM16 Yang Spring 2018,0,coliveira4/EEM16-LogicDesign,135478288,Verilog,EEM16-LogicDesign,10080,0,2018-06-02 16:40:02+00:00,[],None
593,https://github.com/ppsseo18/CSED311.git,2018-06-05 16:39:47+00:00,,0,ppsseo18/CSED311,136206672,Verilog,CSED311,26,0,2018-06-07 09:39:39+00:00,[],None
594,https://github.com/Caopenny/Verilog-Exercise.git,2018-06-01 10:52:10+00:00,Verilog Exercise cose,0,Caopenny/Verilog-Exercise,135706294,Verilog,Verilog-Exercise,17332,0,2018-07-08 00:43:11+00:00,[],None
595,https://github.com/BlazeCode2/ABRUTECH_processor_manual.git,2018-07-21 05:11:02+00:00,FPGA based custom matrix manipulation processor implemntation. This is the manually operated version,1,BlazeCode2/ABRUTECH_processor_manual,141783066,Verilog,ABRUTECH_processor_manual,1281,0,2018-07-21 05:32:18+00:00,[],None
596,https://github.com/lingchensanwen/computer_architecture.git,2018-07-21 05:36:05+00:00,,0,lingchensanwen/computer_architecture,141784345,Verilog,computer_architecture,330,0,2018-08-01 22:10:09+00:00,[],None
597,https://github.com/SeiyaNozaki/DragonFW_OLD.git,2018-07-03 02:42:50+00:00,,0,SeiyaNozaki/DragonFW_OLD,139519406,Verilog,DragonFW_OLD,2454,0,2019-04-02 06:50:35+00:00,[],None
598,https://github.com/is682431/Roldan_Examen2.git,2018-07-03 22:35:17+00:00,Parte practica examen 2,0,is682431/Roldan_Examen2,139643291,Verilog,Roldan_Examen2,10,0,2018-07-03 23:10:45+00:00,[],None
599,https://github.com/joiemoie/BU-Computer-Architecture.git,2018-07-05 21:21:09+00:00,This is BU's course on Computer Architecture. I extensively use Intel Pintool to simulate Architectures.,0,joiemoie/BU-Computer-Architecture,139901843,Verilog,BU-Computer-Architecture,4065,0,2018-07-05 21:32:08+00:00,[],None
600,https://github.com/barkove/FPGA-Encryptor.git,2018-07-30 11:53:11+00:00,,0,barkove/FPGA-Encryptor,142868779,Verilog,FPGA-Encryptor,2027,0,2018-08-05 11:06:17+00:00,[],None
601,https://github.com/ntwong0/vivado_experiment.git,2018-07-03 06:26:55+00:00,What's the minimum we need to add to VCS to recreate a Vivado project?,0,ntwong0/vivado_experiment,139538154,Verilog,vivado_experiment,57,0,2018-07-03 07:30:39+00:00,[],https://api.github.com/licenses/mit
602,https://github.com/vvalmeidas/tec499-produto3.git,2018-07-14 21:31:12+00:00,,0,vvalmeidas/tec499-produto3,140979334,Verilog,tec499-produto3,18457,0,2018-08-05 12:07:00+00:00,[],None
603,https://github.com/andreidepart/hdl_sim_templates.git,2018-05-30 07:05:03+00:00,Contains simulation templates,0,andreidepart/hdl_sim_templates,135402270,Verilog,hdl_sim_templates,44,0,2018-10-02 11:28:16+00:00,[],None
604,https://github.com/VALINT/verilog-EXAMPLES-.git,2018-07-27 22:52:15+00:00,,0,VALINT/verilog-EXAMPLES-,142629941,Verilog,verilog-EXAMPLES-,51,0,2021-05-03 15:11:27+00:00,[],None
605,https://github.com/Twofyw/cpu-course-design.git,2018-07-16 00:50:03+00:00,Software designs built upon the FPGA-CPU from last semester.,0,Twofyw/cpu-course-design,141069371,Verilog,cpu-course-design,318,0,2018-07-16 03:10:42+00:00,[],None
606,https://github.com/RobertTeodoropol/VerilogCPU.git,2018-07-22 23:55:07+00:00,,0,RobertTeodoropol/VerilogCPU,141940089,Verilog,VerilogCPU,23,0,2018-07-23 00:02:49+00:00,[],None
607,https://github.com/FPGA-Bot-Yang/HK_FPGA_OpenCL_Labs.git,2018-07-19 19:19:53+00:00,,1,FPGA-Bot-Yang/HK_FPGA_OpenCL_Labs,141621698,Verilog,HK_FPGA_OpenCL_Labs,21108,0,2018-08-31 01:44:07+00:00,[],None
608,https://github.com/sr-89-ee-ce/gameConsole.git,2018-06-28 10:50:11+00:00,simple game console,0,sr-89-ee-ce/gameConsole,139005529,Verilog,gameConsole,43,0,2018-06-28 10:59:11+00:00,[],None
609,https://github.com/puwasuru/CO221ALU.git,2018-06-29 20:11:16+00:00,A simple gate level ALU which is implemented in FPGA using verilog. Only One bit shift right and bitwise XOR operations are implemented,0,puwasuru/CO221ALU,139191314,Verilog,CO221ALU,3,0,2018-06-29 20:15:13+00:00,[],None
610,https://github.com/josephsieang/Computer-Architecture-2018-Projects.git,2018-06-29 03:36:48+00:00,"Verilog Project (Project 1, Project 2, Bonus Project), C/C++ Project (Project 3)",0,josephsieang/Computer-Architecture-2018-Projects,139097132,Verilog,Computer-Architecture-2018-Projects,14,0,2019-03-16 16:01:23+00:00,[],None
611,https://github.com/AlbertHuyb/MIPS.git,2018-07-08 04:25:10+00:00,A project for MIPS CPU.,0,AlbertHuyb/MIPS,140137081,Verilog,MIPS,4140,0,2018-08-10 02:51:53+00:00,[],None
612,https://github.com/Wangld5/VHDL.git,2018-06-19 15:04:40+00:00,,0,Wangld5/VHDL,137907654,Verilog,VHDL,90,0,2018-06-19 15:05:40+00:00,[],None
613,https://github.com/melissafalcao/cpu-verilog.git,2018-07-06 18:30:06+00:00,,0,melissafalcao/cpu-verilog,140018342,Verilog,cpu-verilog,2042,0,2021-10-30 18:51:06+00:00,[],None
614,https://github.com/ksungkeun84/complete_verilog.git,2018-06-08 02:29:50+00:00,,0,ksungkeun84/complete_verilog,136555675,Verilog,complete_verilog,3,0,2023-05-29 21:21:29+00:00,[],None
615,https://github.com/vad-rulezz/or1200.git,2018-06-07 18:36:36+00:00,,0,vad-rulezz/or1200,136517062,Verilog,or1200,201,0,2021-06-11 08:47:22+00:00,[],None
616,https://github.com/htti/ddr3_test.git,2018-06-07 14:20:51+00:00,dr3,0,htti/ddr3_test,136488199,Verilog,ddr3_test,871,0,2018-06-08 09:50:40+00:00,[],None
617,https://github.com/WesPain/TrafficLight.git,2018-06-03 17:34:42+00:00,A simple timer controlled trafficlight controller implemented in verilog,0,WesPain/TrafficLight,135926051,Verilog,TrafficLight,2,0,2018-06-03 18:02:37+00:00,[],None
618,https://github.com/davidcyuan/cs429h_s18.git,2018-06-03 17:59:27+00:00,,0,davidcyuan/cs429h_s18,135927841,Verilog,cs429h_s18,127,0,2018-06-03 18:47:46+00:00,[],None
619,https://github.com/RadhikaChawla/UART.git,2018-06-06 14:47:47+00:00,,0,RadhikaChawla/UART,136343271,Verilog,UART,2,0,2018-06-06 14:48:26+00:00,[],None
620,https://github.com/howardliu09/test_repo.git,2018-06-02 12:08:18+00:00,this is  a repo just for test,0,howardliu09/test_repo,135814519,Verilog,test_repo,3340,0,2020-05-12 04:41:15+00:00,[],None
621,https://github.com/baolinhkn-zz/UCLA-CS-M152A.git,2018-06-09 19:32:37+00:00,UCLA CS M152A Winter 2018,0,baolinhkn-zz/UCLA-CS-M152A,136752066,Verilog,UCLA-CS-M152A,6389,0,2018-06-09 19:33:29+00:00,[],None
622,https://github.com/Muyun99/Computer-Organization.git,2018-06-10 15:01:27+00:00,NUAA_计算机组成原理,0,Muyun99/Computer-Organization,136818537,Verilog,Computer-Organization,275,0,2021-09-29 14:16:41+00:00,[],None
623,https://github.com/CircuitosLogicos2/CL2-2017.2-OMundoDoWumpus.git,2018-06-08 19:45:18+00:00,"Projeto final da disciplina Circuitos Lógicos na UFPB. Alunos - Samuel Luiz, Stênio Ellison",0,CircuitosLogicos2/CL2-2017.2-OMundoDoWumpus,136659861,Verilog,CL2-2017.2-OMundoDoWumpus,918,0,2018-06-11 16:53:46+00:00,[],None
624,https://github.com/CircuitosLogicos2/CL2-2017.2-MoleAttack2.git,2018-06-12 17:53:44+00:00,,0,CircuitosLogicos2/CL2-2017.2-MoleAttack2,137108672,Verilog,CL2-2017.2-MoleAttack2,2107,0,2018-06-12 17:54:29+00:00,[],None
625,https://github.com/renancfarias/CL2-2017.2-MoleAttack2.git,2018-06-12 17:19:48+00:00,,0,renancfarias/CL2-2017.2-MoleAttack2,137104995,Verilog,CL2-2017.2-MoleAttack2,2107,0,2018-06-12 17:31:34+00:00,[],None
626,https://github.com/tchandrahas/ECEN468.git,2018-05-31 04:27:23+00:00,,5,tchandrahas/ECEN468,135531466,Verilog,ECEN468,150095,0,2018-05-31 06:22:31+00:00,"['ecen468', 'tamu', 'chandrahas']",None
627,https://github.com/vinilima07/tomasuloVerilog.git,2018-05-30 12:06:37+00:00,,0,vinilima07/tomasuloVerilog,135436887,Verilog,tomasuloVerilog,3097,0,2018-06-09 12:59:48+00:00,[],None
628,https://github.com/noraacee/3d-camera.git,2018-05-26 07:20:36+00:00,,0,noraacee/3d-camera,134938886,Verilog,3d-camera,10546,0,2018-05-26 07:30:22+00:00,[],None
629,https://github.com/nganinho/ArtyA7---single_port_ram.git,2018-06-15 06:57:57+00:00,simple 16x8 ram accresses,0,nganinho/ArtyA7---single_port_ram,137452197,Verilog,ArtyA7---single_port_ram,11,0,2019-05-14 08:10:35+00:00,[],None
630,https://github.com/tonggege001/Digits_Logic.git,2018-06-15 08:21:55+00:00,华中科技大学计算机学院数字逻辑实验与大作业,1,tonggege001/Digits_Logic,137461127,Verilog,Digits_Logic,9379,0,2018-06-21 09:43:17+00:00,[],None
631,https://github.com/CurryYuan/cpu_design.git,2018-06-22 01:11:17+00:00,cpu design and basys3 impliment,0,CurryYuan/cpu_design,138238212,Verilog,cpu_design,10391,0,2018-06-22 01:27:47+00:00,[],None
632,https://github.com/ryanwwest/MIPS-Pipelined-Processor.git,2018-06-17 00:06:10+00:00,"A 5-stage pipelined implementation of a basic MIPS processor, with full forwarding and hazard detection and correction",0,ryanwwest/MIPS-Pipelined-Processor,137617955,Verilog,MIPS-Pipelined-Processor,406,0,2019-06-08 02:27:45+00:00,[],None
633,https://github.com/davidcastells/CommonHDLIPs.git,2018-06-27 13:30:43+00:00,Some HDL IP Cores I use often,0,davidcastells/CommonHDLIPs,138885718,Verilog,CommonHDLIPs,47,0,2022-02-21 12:26:19+00:00,[],None
634,https://github.com/veryjimmy/verilog_lab3.git,2018-07-09 09:41:20+00:00,,0,veryjimmy/verilog_lab3,140264443,Verilog,verilog_lab3,314,0,2019-04-12 04:06:32+00:00,[],None
635,https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Virtex7.git,2018-06-21 04:27:00+00:00,,0,BeeBeansTechnologies/SiTCP_Netlist_for_Virtex7,138119070,Verilog,SiTCP_Netlist_for_Virtex7,950,0,2024-01-16 08:36:17+00:00,[],
636,https://github.com/PubuduC/Traffic-Controller-Simulation.git,2018-07-13 01:55:42+00:00,,0,PubuduC/Traffic-Controller-Simulation,140783732,Verilog,Traffic-Controller-Simulation,286,0,2018-07-13 09:14:10+00:00,[],None
637,https://github.com/jordan-jia/HW-SW-Optimization.git,2018-07-12 15:16:56+00:00,,0,jordan-jia/HW-SW-Optimization,140730424,Verilog,HW-SW-Optimization,509,0,2018-07-12 15:19:44+00:00,[],None
638,https://github.com/AMALBYJU/Logisim_and_Verilog.git,2018-07-22 17:11:38+00:00,Hardware simulation using Logisim and Verilog,0,AMALBYJU/Logisim_and_Verilog,141915439,Verilog,Logisim_and_Verilog,61,0,2018-07-22 17:27:32+00:00,['verilog'],None
639,https://github.com/benpigchu/SYS-reinvention.git,2018-07-11 07:40:43+00:00,An attempt on risc-v,0,benpigchu/SYS-reinvention,140539507,Verilog,SYS-reinvention,780,0,2018-08-13 09:10:14+00:00,[],None
640,https://github.com/lzacchi/INE5406.git,2018-08-02 17:59:57+00:00,,0,lzacchi/INE5406,143328620,Verilog,INE5406,3162,0,2022-04-22 14:25:04+00:00,[],None
641,https://github.com/osamaadam/cpu-syouf-shamaa.git,2018-07-07 20:26:15+00:00,Simple 8-bit processor,0,osamaadam/cpu-syouf-shamaa,140114862,Verilog,cpu-syouf-shamaa,343,0,2023-01-28 08:51:30+00:00,"['verilog', 'verilog-hdl', 'modelsim']",None
642,https://github.com/kingjy79/rlawhdduq1.git,2018-07-07 07:45:12+00:00,I am studying deep learning for designing RTL,0,kingjy79/rlawhdduq1,140063709,Verilog,rlawhdduq1,24847,0,2018-08-16 00:00:44+00:00,[],None
643,https://github.com/ke3lipox/Sistemasdigitais.git,2018-06-29 21:28:42+00:00,,0,ke3lipox/Sistemasdigitais,139197702,Verilog,Sistemasdigitais,7,0,2018-07-08 03:28:48+00:00,[],None
644,https://github.com/powlib/proj_afifo.git,2018-06-29 06:14:11+00:00,A hardware project that validates the powlib_afifo on a Nexys4.,0,powlib/proj_afifo,139108683,Verilog,proj_afifo,59286,0,2018-08-17 17:18:30+00:00,[],None
645,https://github.com/szadet/cryhacc.git,2018-06-29 17:05:56+00:00,Hardware accelerator of the modular arithmetic.,0,szadet/cryhacc,139175641,Verilog,cryhacc,42,0,2018-06-30 08:30:43+00:00,[],None
646,https://github.com/ram-srivathsa/Final.git,2018-07-09 08:57:47+00:00,Contains the final code for BPU,0,ram-srivathsa/Final,140258852,Verilog,Final,65,0,2018-07-09 11:42:48+00:00,[],None
647,https://github.com/dafei-qin/MIPS.git,2018-07-04 07:25:17+00:00,Summer training about CPU,0,dafei-qin/MIPS,139684634,Verilog,MIPS,110,0,2018-07-09 09:05:05+00:00,[],None
648,https://github.com/andrew-waugh/VPATest.git,2018-06-04 01:07:40+00:00,,0,andrew-waugh/VPATest,135953889,Verilog,VPATest,35556,0,2020-02-23 23:48:07+00:00,[],None
649,https://github.com/jeanmerced/SPARC-V8.git,2018-06-03 19:28:58+00:00,Computer Architecture and Organization - RISC Microprocessor Design & Simulation Project,1,jeanmerced/SPARC-V8,135933971,Verilog,SPARC-V8,262,0,2018-06-03 19:42:30+00:00,[],None
650,https://github.com/lucasjll/CL2-2017.2-CI-LOCKER.git,2018-06-11 17:25:59+00:00,"O projeto visa a implementação de uma fechadura eletrônica utilizando um FPGA, sendo programado pelo Quartus II 9.1 Web Edition, com a linguagem de descrição de hardware Verilog.",0,lucasjll/CL2-2017.2-CI-LOCKER,136958780,Verilog,CL2-2017.2-CI-LOCKER,365,0,2018-06-11 17:28:50+00:00,[],None
651,https://github.com/xThauma/VerilogSW.git,2018-06-11 20:18:05+00:00,,0,xThauma/VerilogSW,136976502,Verilog,VerilogSW,81471,0,2018-06-11 20:22:52+00:00,[],None
652,https://github.com/tallenintegsys/counter.git,2018-06-02 23:24:12+00:00,,0,tallenintegsys/counter,135859024,Verilog,counter,8,0,2020-06-28 16:05:11+00:00,[],None
653,https://github.com/msadegh97/receive-analysis-and-demonstration-system-of-analog-signals-based-on-FFT.git,2018-06-02 07:01:13+00:00,"designing a receive, analysis and demonstration system of analog signals based on FFT",2,msadegh97/receive-analysis-and-demonstration-system-of-analog-signals-based-on-FFT,135795492,Verilog,receive-analysis-and-demonstration-system-of-analog-signals-based-on-FFT,208,0,2019-07-26 15:01:07+00:00,[],https://api.github.com/licenses/mit
654,https://github.com/cr1901/misoc-lm32-sim.git,2018-06-09 17:41:37+00:00,Testing LiteX LM32 SoCs for bugs using Verilog simulation.,0,cr1901/misoc-lm32-sim,136745092,Verilog,misoc-lm32-sim,1107,0,2018-06-10 15:41:13+00:00,[],None
655,https://github.com/guilherme27/PSD-Processador.git,2018-06-26 14:09:07+00:00,,0,guilherme27/PSD-Processador,138747365,Verilog,PSD-Processador,25440,0,2018-08-06 14:18:01+00:00,[],None
656,https://github.com/Harinlen/VGA-Driver.git,2018-06-22 02:10:36+00:00,FPGA Assignment for ENGN3213/6213 2017s1 ,0,Harinlen/VGA-Driver,138243369,Verilog,VGA-Driver,343,0,2018-06-22 02:11:17+00:00,[],https://api.github.com/licenses/gpl-3.0
657,https://github.com/is682431/Roldanprac2.git,2018-06-20 01:13:07+00:00,,0,is682431/Roldanprac2,137962979,Verilog,Roldanprac2,15,0,2018-06-25 17:40:22+00:00,[],None
658,https://github.com/nmarcopo/alteraMetronome.git,2018-06-27 00:12:53+00:00,A metronome created with an Altera DE2-115 board and the hardware description language Verilog.,0,nmarcopo/alteraMetronome,138807493,Verilog,alteraMetronome,6020,0,2018-07-07 23:23:04+00:00,"['altera', 'fpga', 'hdl']",None
659,https://github.com/Abreto/ddpp-sd.git,2018-06-28 08:15:08+00:00,,0,Abreto/ddpp-sd,138987802,Verilog,ddpp-sd,24,0,2018-06-28 11:36:46+00:00,[],None
660,https://github.com/old-nios2-linux/boards.git,2018-05-25 14:29:00+00:00,,0,old-nios2-linux/boards,134866927,Verilog,boards,15389,0,2018-05-25 14:56:02+00:00,[],None
661,https://github.com/DDilshani/4-bit-full-adder.git,2018-05-28 17:34:08+00:00,,0,DDilshani/4-bit-full-adder,135191172,Verilog,4-bit-full-adder,6,0,2018-05-28 17:34:32+00:00,[],None
662,https://github.com/samuelscn/Trabalho-de-OCI.git,2018-05-27 17:21:18+00:00,,1,samuelscn/Trabalho-de-OCI,135067006,Verilog,Trabalho-de-OCI,16062,0,2018-06-14 02:37:02+00:00,[],None
663,https://github.com/CoderUtil/SingleCycle.git,2018-05-30 04:44:19+00:00,,0,CoderUtil/SingleCycle,135389100,Verilog,SingleCycle,486,0,2018-05-30 04:45:16+00:00,[],None
664,https://github.com/chensm9/SimgleCycleCPU.git,2018-05-28 04:35:27+00:00,计组项目——基于Verilog实现的单周期CPU,0,chensm9/SimgleCycleCPU,135109817,Verilog,SimgleCycleCPU,13,0,2018-12-28 13:49:43+00:00,[],None
665,https://github.com/RahulMarathe94/Smart-Irrigation-System-using-MQTT-Nexys4-DDR-and-MIPS-.git,2018-05-30 00:33:04+00:00,,0,RahulMarathe94/Smart-Irrigation-System-using-MQTT-Nexys4-DDR-and-MIPS-,135367197,Verilog,Smart-Irrigation-System-using-MQTT-Nexys4-DDR-and-MIPS-,497,0,2023-09-11 04:51:21+00:00,[],None
666,https://github.com/HamidNE/ALU.git,2018-05-30 16:48:03+00:00,ALU University project,0,HamidNE/ALU,135472093,Verilog,ALU,551,0,2019-09-15 15:44:25+00:00,[],None
667,https://github.com/fabioafreitas/Processador_MIPS_Verilog.git,2018-06-07 14:56:41+00:00,Projeto Verilog,0,fabioafreitas/Processador_MIPS_Verilog,136492789,Verilog,Processador_MIPS_Verilog,52,0,2019-07-11 03:32:36+00:00,[],None
668,https://github.com/ttran23/MIPS-Calculator.git,2018-06-23 12:06:50+00:00,,0,ttran23/MIPS-Calculator,138398121,Verilog,MIPS-Calculator,55,0,2018-06-23 12:09:31+00:00,[],None
669,https://github.com/ashishgopal1993/VerilogHDL-VGA_Monitor_Programming.git,2018-06-24 15:31:00+00:00,This repository contains VerilogHDL based controlling of VGA monitor connected over VGA cable.,0,ashishgopal1993/VerilogHDL-VGA_Monitor_Programming,138493519,Verilog,VerilogHDL-VGA_Monitor_Programming,213,0,2018-12-20 13:17:57+00:00,[],None
670,https://github.com/wolkenmeer911/testing.git,2018-07-06 02:06:53+00:00,,0,wolkenmeer911/testing,139921397,Verilog,testing,20,0,2020-11-10 06:04:20+00:00,[],None
671,https://github.com/itsMorteza/FIR-Filter-Design-Verilog.git,2018-07-02 10:52:15+00:00,,0,itsMorteza/FIR-Filter-Design-Verilog,139430567,Verilog,FIR-Filter-Design-Verilog,11550,0,2024-03-09 20:59:12+00:00,[],None
672,https://github.com/obapa/Dominion.git,2018-07-26 21:16:58+00:00,"Implementation of card game Dominion in Verilog. Only the modules for handling cards, not the entire game.",0,obapa/Dominion,142494915,Verilog,Dominion,42,0,2018-07-26 21:24:27+00:00,[],None
673,https://github.com/dqtblldvn/Simple-MIPS-machine.git,2018-07-31 08:07:38+00:00,,0,dqtblldvn/Simple-MIPS-machine,142982952,Verilog,Simple-MIPS-machine,1549,0,2020-05-25 08:10:39+00:00,[],None
674,https://github.com/veryjimmy/verilog_FinalProject.git,2018-07-09 09:42:25+00:00,,0,veryjimmy/verilog_FinalProject,140264581,Verilog,verilog_FinalProject,1592,0,2018-07-09 09:55:56+00:00,[],None
675,https://github.com/SiskonEmilia/CPU_Verilog.git,2018-05-27 16:57:30+00:00,,0,SiskonEmilia/CPU_Verilog,135065427,Verilog,CPU_Verilog,7525,0,2018-11-12 23:50:39+00:00,[],None
676,https://github.com/azurite/DDC-Labs.git,2018-05-30 17:16:04+00:00,verilog and mips code from the design-of-digital-curcuits lab sessions,0,azurite/DDC-Labs,135475029,Verilog,DDC-Labs,38,0,2018-10-28 09:01:13+00:00,[],https://api.github.com/licenses/mit
677,https://github.com/tk0103/FPGA.git,2018-06-13 16:03:54+00:00,training,0,tk0103/FPGA,137239101,Verilog,FPGA,1,0,2018-06-13 16:11:37+00:00,[],None
678,https://github.com/LiviaAndreea/vga.git,2018-06-20 08:45:26+00:00,,0,LiviaAndreea/vga,138004874,Verilog,vga,4,0,2018-06-22 09:43:11+00:00,[],None
679,https://github.com/FlavianSP/VGA-bun.git,2018-06-21 08:33:01+00:00,,0,FlavianSP/VGA-bun,138142552,Verilog,VGA-bun,5,0,2018-06-21 08:34:04+00:00,[],None
680,https://github.com/jnestor/Conways-Game-Of-Life.git,2018-06-14 18:50:34+00:00,,0,jnestor/Conways-Game-Of-Life,137396623,Verilog,Conways-Game-Of-Life,1461,0,2018-06-14 18:51:02+00:00,[],None
681,https://github.com/Krabsenm/dspc_project.git,2018-06-15 08:23:02+00:00,,0,Krabsenm/dspc_project,137461236,Verilog,dspc_project,24116,0,2018-06-20 18:52:36+00:00,[],None
682,https://github.com/zixuan-chen/FPGA_experiment.git,2018-06-18 07:25:59+00:00,some FPGA experiments,0,zixuan-chen/FPGA_experiment,137721655,Verilog,FPGA_experiment,34898,0,2018-06-18 07:30:15+00:00,[],None
683,https://github.com/TomaAndreea22/FPGA.git,2018-06-19 21:41:17+00:00,,0,TomaAndreea22/FPGA,137948550,Verilog,FPGA,8,0,2018-06-21 10:30:25+00:00,[],None
684,https://github.com/ericwu13/ic_design.git,2018-06-23 13:24:51+00:00,IC project LED cube MIXER,0,ericwu13/ic_design,138403049,Verilog,ic_design,24482,0,2018-07-09 08:29:42+00:00,[],None
685,https://github.com/ShasonB/EEC-180B.git,2018-06-23 09:34:48+00:00,,0,ShasonB/EEC-180B,138388900,Verilog,EEC-180B,9,0,2018-06-24 21:42:18+00:00,[],None
686,https://github.com/uersname/first.git,2018-07-15 11:09:38+00:00,,0,uersname/first,141020686,Verilog,first,1,0,2018-07-18 13:22:45+00:00,[],None
687,https://github.com/FunakiHideaki/MDPlayer.git,2018-07-15 12:51:27+00:00,,0,FunakiHideaki/MDPlayer,141027071,Verilog,MDPlayer,6,0,2018-07-15 12:55:08+00:00,[],None
688,https://github.com/youwu94/Verilog-Projects.git,2018-07-10 19:26:47+00:00,Mainly from Computer Architecture courses,0,youwu94/Verilog-Projects,140478204,Verilog,Verilog-Projects,25488,0,2018-07-11 16:47:28+00:00,[],None
689,https://github.com/KnightHartX/mips-cpu.git,2018-07-10 04:14:37+00:00,a 32bit mips cpu based on fpga,1,KnightHartX/mips-cpu,140376083,Verilog,mips-cpu,418,0,2018-07-24 07:38:38+00:00,[],None
690,https://github.com/Tensorfengsheng1926/Mips.git,2018-07-14 07:56:50+00:00,,0,Tensorfengsheng1926/Mips,140927746,Verilog,Mips,8,0,2018-07-14 08:37:34+00:00,[],None
691,https://github.com/cmdIrelia/DS18B20-LM595-FPGA.git,2018-05-28 14:39:41+00:00,FPGA DS18B20 LM595LED Demo,0,cmdIrelia/DS18B20-LM595-FPGA,135173329,Verilog,DS18B20-LM595-FPGA,18,0,2018-05-28 14:41:15+00:00,[],https://api.github.com/licenses/gpl-3.0
692,https://github.com/626zdysdq/SingleCPU.git,2018-05-29 06:33:38+00:00,,0,626zdysdq/SingleCPU,135251647,Verilog,SingleCPU,3693,0,2018-05-29 06:37:25+00:00,[],None
693,https://github.com/vvalmeidas/tec499-problema2.git,2018-06-19 12:39:14+00:00,,0,vvalmeidas/tec499-problema2,137889607,Verilog,tec499-problema2,8496,0,2020-07-03 23:09:56+00:00,[],None
694,https://github.com/AleWstyd/project1.git,2018-06-13 15:35:41+00:00,,0,AleWstyd/project1,137235722,Verilog,project1,585,0,2018-06-21 10:54:38+00:00,[],None
695,https://github.com/conangit/fpga_modules.git,2018-06-14 16:13:34+00:00,verilog--modules,2,conangit/fpga_modules,137381475,Verilog,fpga_modules,14863,0,2018-11-27 12:31:23+00:00,[],None
696,https://github.com/cristobal13/CORNEJO_TAREA.git,2018-06-21 19:47:37+00:00,INSTRUCCIONES EN QUARTUS ,0,cristobal13/CORNEJO_TAREA,138215003,Verilog,CORNEJO_TAREA,21,0,2018-06-25 16:04:05+00:00,[],None
697,https://github.com/bueno085/Sistemas_Digitais.git,2018-06-26 22:54:23+00:00,For college,0,bueno085/Sistemas_Digitais,138802233,Verilog,Sistemas_Digitais,15,0,2018-06-26 22:54:30+00:00,[],None
698,https://github.com/gkulla/Verilog.git,2018-06-01 22:08:44+00:00,,0,gkulla/Verilog,135767484,Verilog,Verilog,2,0,2018-06-01 22:22:37+00:00,[],None
699,https://github.com/matheusmstos/laoc2-snooping.git,2018-06-15 14:09:43+00:00,"This is my project, in Verilog HDL, of a Processsor based on Snooping technic. ",0,matheusmstos/laoc2-snooping,137495100,Verilog,laoc2-snooping,621,0,2018-12-06 13:42:00+00:00,[],None
700,https://github.com/CircuitosLogicos2/CL2.2017.2-JogoFlappyBird.git,2018-06-12 18:59:33+00:00,,0,CircuitosLogicos2/CL2.2017.2-JogoFlappyBird,137115363,Verilog,CL2.2017.2-JogoFlappyBird,40388,0,2018-06-12 20:41:01+00:00,[],None
701,https://github.com/uec2/game_ball.git,2018-06-12 14:49:17+00:00,,0,uec2/game_ball,137086582,Verilog,game_ball,106,0,2018-06-13 20:50:36+00:00,[],None
702,https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Virtex6.git,2018-06-21 04:26:00+00:00,,0,BeeBeansTechnologies/SiTCP_Netlist_for_Virtex6,138119001,Verilog,SiTCP_Netlist_for_Virtex6,537,0,2018-06-21 04:26:27+00:00,[],
703,https://github.com/yangff992/ED.git,2018-06-21 02:32:36+00:00,,0,yangff992/ED,138109680,Verilog,ED,3116,0,2018-06-21 06:59:27+00:00,[],None
704,https://github.com/k160438/pipelined_cpu.git,2018-06-15 15:58:21+00:00,disgusting project,0,k160438/pipelined_cpu,137506893,Verilog,pipelined_cpu,17527,0,2018-06-15 16:18:39+00:00,[],None
705,https://github.com/lkolbly/ledgrid.git,2018-05-26 02:54:10+00:00,Eight by eight RGB LED grid,0,lkolbly/ledgrid,134923981,Verilog,ledgrid,4395,0,2020-03-22 20:40:44+00:00,[],None
706,https://github.com/ADElectronics/Cyclone10_WS2812_SK6812RGBW.git,2018-07-17 19:31:36+00:00,"WS2812, SK6812RGBW Verilog Driver Test",1,ADElectronics/Cyclone10_WS2812_SK6812RGBW,141334575,Verilog,Cyclone10_WS2812_SK6812RGBW,148,0,2018-07-26 15:03:24+00:00,[],None
707,https://github.com/dillonhuff/SystolicMatrixMultiply.git,2018-07-20 09:38:46+00:00,,1,dillonhuff/SystolicMatrixMultiply,141693572,Verilog,SystolicMatrixMultiply,8,0,2018-07-20 10:45:17+00:00,[],None
708,https://github.com/lerwys/fpga-flow.git,2018-07-26 23:47:51+00:00,Demo project using automated FPGA tools,0,lerwys/fpga-flow,142505464,Verilog,fpga-flow,112,0,2018-08-21 00:59:35+00:00,[],https://api.github.com/licenses/lgpl-3.0
709,https://github.com/cj-k-yang/Fpga-cam.git,2018-07-09 13:03:29+00:00,de0 nano soc with d8m cam,0,cj-k-yang/Fpga-cam,140286396,Verilog,Fpga-cam,155399,0,2018-12-04 15:01:08+00:00,[],None
710,https://github.com/bachxdotmai/arbiter-between-3-agents-and-1-memory-controller.git,2018-07-09 15:10:31+00:00,,0,bachxdotmai/arbiter-between-3-agents-and-1-memory-controller,140303031,Verilog,arbiter-between-3-agents-and-1-memory-controller,6,0,2018-07-15 14:10:31+00:00,[],None
711,https://github.com/AdityaPawar5/Synchronous-FIFO-with-Write-and-Read-logic.git,2018-07-09 18:51:14+00:00,,0,AdityaPawar5/Synchronous-FIFO-with-Write-and-Read-logic,140329002,Verilog,Synchronous-FIFO-with-Write-and-Read-logic,35,0,2018-07-09 21:44:20+00:00,[],None
712,https://github.com/rubiotorres/Tomasulo.git,2018-07-10 00:41:56+00:00,Implementation of the tomasulo algorithm in verilog,0,rubiotorres/Tomasulo,140357212,Verilog,Tomasulo,3274,0,2018-07-10 00:47:21+00:00,[],https://api.github.com/licenses/mit
713,https://github.com/jh-fpga/fpgaLanguage.git,2018-07-22 03:34:56+00:00,,0,jh-fpga/fpgaLanguage,141863221,Verilog,fpgaLanguage,0,0,2018-07-22 03:36:48+00:00,[],None
714,https://github.com/Rohithram/Microprocessor.git,2018-07-24 08:42:04+00:00,A 8 Bit Microprocessor implemented using Verilog and Python Interpreter,0,Rohithram/Microprocessor,142130409,Verilog,Microprocessor,230,0,2018-07-24 08:45:18+00:00,[],None
715,https://github.com/Vilinz/muticpu.git,2018-07-23 03:06:24+00:00,,0,Vilinz/muticpu,141954426,Verilog,muticpu,224,0,2019-07-15 06:34:08+00:00,[],None
716,https://github.com/juanmard/screen-japo.git,2018-07-31 06:41:12+00:00,Drawing a circle with FPGA in a VGA monitor.,0,juanmard/screen-japo,142973176,Verilog,screen-japo,1625,0,2018-07-31 06:43:46+00:00,[],None
717,https://github.com/supermark1995/CompArith.git,2018-06-09 14:51:32+00:00,debug,0,supermark1995/CompArith,136732245,Verilog,CompArith,245,0,2018-06-09 20:46:51+00:00,[],None
718,https://github.com/dr-ecker/iverilog-examples.git,2018-06-08 19:47:24+00:00,Icarus Verilog Tests,0,dr-ecker/iverilog-examples,136660017,Verilog,iverilog-examples,4,0,2018-06-08 19:50:06+00:00,[],https://api.github.com/licenses/mit
719,https://github.com/guanxiux/MIPSCPU.git,2018-05-29 14:16:59+00:00,"MIPS CPU with pipeline, hazard handling, forwarding and basic interruption service implimented",0,guanxiux/MIPSCPU,135306822,Verilog,MIPSCPU,17,0,2021-01-20 07:36:02+00:00,[],None
720,https://github.com/FergalLonerganEdu/ThirdYearModules.git,2018-05-30 21:11:52+00:00,All Notes and Code from third year at University in UCD and UofI,0,FergalLonerganEdu/ThirdYearModules,135498060,Verilog,ThirdYearModules,171177,0,2018-05-30 22:58:59+00:00,[],None
721,https://github.com/tienthanh8136/UltraSonic_Sensor_Nexys4DDR.git,2018-06-01 00:23:31+00:00,A demo for the interface between Nexys4DDR and HC_SR04,0,tienthanh8136/UltraSonic_Sensor_Nexys4DDR,135648144,Verilog,UltraSonic_Sensor_Nexys4DDR,877,0,2018-07-31 14:38:10+00:00,[],None
722,https://github.com/angerCoke/weizhi_uart11bit.git,2018-06-05 02:22:48+00:00,,0,angerCoke/weizhi_uart11bit,136107758,Verilog,weizhi_uart11bit,3680,0,2018-06-05 02:23:46+00:00,[],None
723,https://github.com/chenwei850825/CloudDBAssignment.git,2018-06-11 15:02:49+00:00,,0,chenwei850825/CloudDBAssignment,136942294,Verilog,CloudDBAssignment,27842,0,2018-06-11 17:08:32+00:00,[],None
724,https://github.com/AitorMML/MancisidorExamen2.git,2018-07-03 22:07:18+00:00,Instrucciones nuevas MIPS,0,AitorMML/MancisidorExamen2,139641562,Verilog,MancisidorExamen2,3897,0,2018-07-03 23:10:54+00:00,[],None
725,https://github.com/joiemoie/BU-Computer-Organization.git,2018-07-05 21:01:21+00:00,"This course introduces the basics of Computer Organization. The code is written in either C, Verilog, or Assembly.",0,joiemoie/BU-Computer-Organization,139900160,Verilog,BU-Computer-Organization,235,0,2018-07-05 21:09:32+00:00,[],None
726,https://github.com/rmartind/cse241_verilog.git,2018-07-05 02:40:47+00:00,,0,rmartind/cse241_verilog,139786194,Verilog,cse241_verilog,1,0,2018-07-05 02:41:43+00:00,[],None
727,https://github.com/Jere-ie/Lopez_Examen2.git,2018-07-03 22:05:18+00:00,Examen2,0,Jere-ie/Lopez_Examen2,139641411,Verilog,Lopez_Examen2,9,0,2018-07-03 23:10:10+00:00,[],None
728,https://github.com/asdsdlgl/ComputerOrganiztion_-SingleCycleCPU.git,2018-07-04 02:28:52+00:00,,0,asdsdlgl/ComputerOrganiztion_-SingleCycleCPU,139658559,Verilog,ComputerOrganiztion_-SingleCycleCPU,572,0,2018-07-04 02:30:06+00:00,[],None
729,https://github.com/cristobal13/CORNEJO_P2.git,2018-06-19 22:03:05+00:00,,0,cristobal13/CORNEJO_P2,137950360,Verilog,CORNEJO_P2,67,0,2018-07-10 14:55:48+00:00,[],None
730,https://github.com/ashishgopal1993/VerilogHDL-PriorityEncoder.git,2018-06-24 15:24:19+00:00,This repository contains VerilogHDL based implementation of 8:3 Priority encoder with test bench.,0,ashishgopal1993/VerilogHDL-PriorityEncoder,138492990,Verilog,VerilogHDL-PriorityEncoder,31,0,2018-06-24 15:25:27+00:00,[],None
731,https://github.com/tomsqueiroz/Pipeline.git,2018-05-26 19:14:26+00:00,,0,tomsqueiroz/Pipeline,134988370,Verilog,Pipeline,28751,0,2018-06-16 18:15:53+00:00,[],None
732,https://github.com/omprakashh/git-basics.git,2018-05-27 03:02:54+00:00,,0,omprakashh/git-basics,135011285,Verilog,git-basics,1,0,2018-05-27 07:45:05+00:00,[],None
733,https://github.com/AndreiRO/LightIO.git,2018-05-28 19:44:20+00:00,Hardware module for IR light communication.,0,AndreiRO/LightIO,135202487,Verilog,LightIO,28,0,2018-06-06 22:46:35+00:00,[],None
734,https://github.com/MaskedObsolescence/test.git,2018-06-14 02:35:51+00:00,test,1,MaskedObsolescence/test,137296529,Verilog,test,764,0,2018-07-16 03:56:16+00:00,[],None
735,https://github.com/dm7h/icozsoc.git,2018-06-14 10:26:34+00:00,icossoc port for the icezero FPGA shield,0,dm7h/icozsoc,137343189,Verilog,icozsoc,446,0,2018-06-19 22:35:48+00:00,[],None
736,https://github.com/farbius/hdmi_driver.git,2018-06-19 14:27:54+00:00,,1,farbius/hdmi_driver,137902786,Verilog,hdmi_driver,6,0,2018-06-19 14:29:55+00:00,[],None
737,https://github.com/MirellaR98/vga.git,2018-06-20 09:20:04+00:00,,0,MirellaR98/vga,138009049,Verilog,vga,180,0,2018-06-20 10:40:41+00:00,[],None
738,https://github.com/TharunKumarReddy5/BIST.git,2018-06-29 15:42:57+00:00,Low Power BIST based Multiplier Design and Simulation using FPGA,1,TharunKumarReddy5/BIST,139167809,Verilog,BIST,21,0,2018-06-29 16:05:43+00:00,[],None
739,https://github.com/josephsieang/Smart-Desk-Lamp.git,2018-06-29 03:15:18+00:00,Verilog Project,0,josephsieang/Smart-Desk-Lamp,139095273,Verilog,Smart-Desk-Lamp,3274,0,2019-03-16 16:00:21+00:00,[],None
740,https://github.com/jls232523/singlecycle-processor.git,2018-07-23 21:03:49+00:00,,0,jls232523/singlecycle-processor,142069217,Verilog,singlecycle-processor,14,0,2018-07-23 21:05:01+00:00,[],None
741,https://github.com/abhisheietk/gameOfLifeVerilog.git,2018-07-30 15:45:36+00:00,,0,abhisheietk/gameOfLifeVerilog,142896226,Verilog,gameOfLifeVerilog,2,0,2018-07-30 15:45:57+00:00,[],None
742,https://github.com/arjungupta1/MIPS-ARM-Pipeline-Computer-Architecture.git,2018-07-31 19:43:11+00:00,Contains files and folders for the creation of a multi-stage pipelined CPU for both the MIPS and ARM Instruction Set Architectures.,0,arjungupta1/MIPS-ARM-Pipeline-Computer-Architecture,143059589,Verilog,MIPS-ARM-Pipeline-Computer-Architecture,3939,0,2018-08-16 15:13:41+00:00,[],None
743,https://github.com/peterpengwei/formalverify-machsuite.git,2018-07-30 03:18:17+00:00,,0,peterpengwei/formalverify-machsuite,142819216,Verilog,formalverify-machsuite,121,0,2018-08-13 03:19:28+00:00,[],https://api.github.com/licenses/mit
744,https://github.com/hadisfr/Function-Generator-verilog.git,2018-07-09 10:33:55+00:00,a project for Digital Logic Design Lab S96 at University of Tehran - mirror of https://gitlab.com/hadi_sfr/Function-Generator-verilog,0,hadisfr/Function-Generator-verilog,140270370,Verilog,Function-Generator-verilog,489,0,2023-01-28 20:13:20+00:00,"['verilog', 'fpga', 'function-generator']",None
745,https://github.com/jichinthaka/Traffic-Light-System-Verilog-.git,2018-07-09 10:02:46+00:00,,0,jichinthaka/Traffic-Light-System-Verilog-,140267035,Verilog,Traffic-Light-System-Verilog-,14,0,2018-09-04 05:53:54+00:00,[],None
746,https://github.com/veryjimmy/verilog_lab4.git,2018-07-09 09:41:40+00:00,,0,veryjimmy/verilog_lab4,140264492,Verilog,verilog_lab4,334,0,2018-07-09 09:50:43+00:00,[],None
747,https://github.com/dillonhuff/mpnr.git,2018-07-20 21:41:24+00:00,,0,dillonhuff/mpnr,141760442,Verilog,mpnr,569,0,2018-07-21 23:59:57+00:00,[],None
748,https://github.com/abrutech/graphic_equalizer.git,2018-07-21 04:50:16+00:00,FPGA based DSP graphic equalizer implementation,0,abrutech/graphic_equalizer,141782091,Verilog,graphic_equalizer,102,0,2019-06-18 11:50:55+00:00,[],None
749,https://github.com/AdxcOneX/Examen2.git,2018-07-03 22:33:52+00:00,,0,AdxcOneX/Examen2,139643209,Verilog,Examen2,12,0,2018-07-03 23:03:16+00:00,[],None
750,https://github.com/gs2314/Verilog-echo-synthesizer.git,2018-07-04 15:23:05+00:00,Code files for an echo synthesizer implemented on an FPGA Cyclone V,0,gs2314/Verilog-echo-synthesizer,139738728,Verilog,Verilog-echo-synthesizer,275,0,2018-07-04 15:29:28+00:00,[],None
751,https://github.com/Vilinz/singleCPU.git,2018-07-23 02:08:55+00:00,,0,Vilinz/singleCPU,141949417,Verilog,singleCPU,114,0,2019-07-15 06:34:06+00:00,[],None
752,https://github.com/danniercl/i2C-verif-env.git,2018-05-28 16:41:20+00:00,SystemC Verification Environment for I2C Verilog Module,0,danniercl/i2C-verif-env,135186210,Verilog,i2C-verif-env,90,0,2018-07-10 00:30:46+00:00,[],None
753,https://github.com/gfviegas/oc1-tp2.git,2018-05-27 19:57:34+00:00,2º Trabalho Prático de OC1 - UFV CAF,0,gfviegas/oc1-tp2,135077285,Verilog,oc1-tp2,4369,0,2020-09-02 14:04:33+00:00,[],https://api.github.com/licenses/unlicense
754,https://github.com/luisfelipemisil/Controle_remoto_FPGA_Verilog.git,2018-05-26 21:44:01+00:00,Desenvolvimento de uma calculadora em verilog usando um controle remoto. ,0,luisfelipemisil/Controle_remoto_FPGA_Verilog,134996636,Verilog,Controle_remoto_FPGA_Verilog,2113,0,2018-06-13 19:22:59+00:00,[],None
755,https://github.com/ter0n/MD5_brute_force.git,2018-06-06 14:24:46+00:00,Recovery of the line on its MD5 hash,0,ter0n/MD5_brute_force,136340133,Verilog,MD5_brute_force,507,0,2018-06-13 18:22:22+00:00,[],None
756,https://github.com/Kihansi95/SoC_VHDL.git,2018-06-06 13:32:41+00:00,,0,Kihansi95/SoC_VHDL,136333222,Verilog,SoC_VHDL,21,0,2018-06-13 18:13:21+00:00,[],None
757,https://github.com/GhadaMuhamed/Accelerator.git,2018-06-05 18:33:16+00:00,,1,GhadaMuhamed/Accelerator,136219037,Verilog,Accelerator,66,0,2018-06-05 18:47:01+00:00,[],None
758,https://github.com/archieLa/TrafficLightsSimulator.git,2018-06-04 05:58:26+00:00,,0,archieLa/TrafficLightsSimulator,135977356,Verilog,TrafficLightsSimulator,5,0,2018-06-10 02:33:19+00:00,[],None
759,https://github.com/m47jiang/MIPsForFUN.git,2018-07-02 22:25:55+00:00,MIPS ISa,0,m47jiang/MIPsForFUN,139500931,Verilog,MIPsForFUN,45,0,2018-07-22 18:03:07+00:00,[],None
760,https://github.com/ZackeryPlovanic/SJSU-CMPE-Motherboard-Internship.git,2018-07-13 22:26:39+00:00,Repo for the Motherboard Internship that SJSU is holding,0,ZackeryPlovanic/SJSU-CMPE-Motherboard-Internship,140897894,Verilog,SJSU-CMPE-Motherboard-Internship,11037,0,2018-08-23 19:41:32+00:00,[],None
761,https://github.com/jeremyxu1998/Card_Guessing_Game_Verilog.git,2018-07-10 03:53:01+00:00,"A card game guessing the relative high-low of two random generated poker cards, implemented in Verilog",0,jeremyxu1998/Card_Guessing_Game_Verilog,140374440,Verilog,Card_Guessing_Game_Verilog,928,0,2018-08-06 15:13:16+00:00,[],None
762,https://github.com/flaviassantos/Programming-Projects.git,2018-07-14 08:08:23+00:00,Some projects I have implemented during my Systems Engineering Master.,0,flaviassantos/Programming-Projects,140928542,Verilog,Programming-Projects,25184,0,2019-01-05 13:40:36+00:00,[],None
763,https://github.com/Xiang-Pan/HUST_Verilog_Labs.git,2018-06-08 11:22:22+00:00,,0,Xiang-Pan/HUST_Verilog_Labs,136609605,Verilog,HUST_Verilog_Labs,1316,0,2020-03-09 11:18:20+00:00,[],None
764,https://github.com/dmohebz/SHA-2.git,2018-06-18 17:16:41+00:00,verilog,0,dmohebz/SHA-2,137783119,Verilog,SHA-2,1270,0,2018-07-13 19:18:13+00:00,[],None
765,https://github.com/CarlosSoPe6/SOTO_P2.git,2018-06-19 21:53:31+00:00,A description of a MIPS processor in Verilog,0,CarlosSoPe6/SOTO_P2,137949547,Verilog,SOTO_P2,2643,0,2020-08-20 23:22:57+00:00,"['verilog', 'verilog-hdl', 'mips']",None
766,https://github.com/rama291041610/Logic-Design-Experiment-Lock.git,2018-06-17 06:21:47+00:00,A simple lock but hard to use.,0,rama291041610/Logic-Design-Experiment-Lock,137633637,Verilog,Logic-Design-Experiment-Lock,5328,0,2018-10-14 13:07:49+00:00,[],https://api.github.com/licenses/gpl-2.0
767,https://github.com/deanex/vga_controller.git,2018-07-12 13:01:26+00:00,,0,deanex/vga_controller,140713773,Verilog,vga_controller,7,0,2018-07-12 13:02:21+00:00,[],None
768,https://github.com/Jere-ie/Lopez_R_P2.git,2018-06-20 22:39:31+00:00,,0,Jere-ie/Lopez_R_P2,138093226,Verilog,Lopez_R_P2,46,0,2018-06-28 09:16:11+00:00,[],None
769,https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Spartan6.git,2018-06-21 04:22:20+00:00,,0,BeeBeansTechnologies/SiTCP_Netlist_for_Spartan6,138118731,Verilog,SiTCP_Netlist_for_Spartan6,543,0,2022-03-22 13:23:55+00:00,[],
770,https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Virtex4.git,2018-06-21 04:23:21+00:00,,0,BeeBeansTechnologies/SiTCP_Netlist_for_Virtex4,138118805,Verilog,SiTCP_Netlist_for_Virtex4,509,0,2018-06-21 04:24:33+00:00,[],
771,https://github.com/asdsdlgl/ComputerOrganiztion_-Pipeline.git,2018-07-04 02:29:56+00:00,,0,asdsdlgl/ComputerOrganiztion_-Pipeline,139658654,Verilog,ComputerOrganiztion_-Pipeline,952,0,2018-07-04 02:31:06+00:00,[],None
772,https://github.com/bigcaol/MIT.git,2018-07-10 15:24:55+00:00,EMT for FPGA,0,bigcaol/MIT,140452227,Verilog,MIT,13,0,2018-07-16 13:40:58+00:00,[],None
773,https://github.com/gxrzayzzl/MIPS_CPU.git,2018-07-14 15:07:21+00:00,,0,gxrzayzzl/MIPS_CPU,140955308,Verilog,MIPS_CPU,482,0,2018-09-29 12:47:01+00:00,[],None
774,https://github.com/Verdvana/Qsys_LED.git,2018-07-14 14:41:42+00:00,基于NIOS Ⅱ的最小系统搭建,0,Verdvana/Qsys_LED,140953372,Verilog,Qsys_LED,31409,0,2018-07-15 12:28:39+00:00,[],None
775,https://github.com/hubnoki/OV9655_capture_1.0.git,2018-07-22 16:51:55+00:00,Module for capturing OV9655 data,0,hubnoki/OV9655_capture_1.0,141914042,Verilog,OV9655_capture_1.0,31,0,2018-07-22 16:52:08+00:00,[],None
776,https://github.com/beenfhb/video-system.git,2018-05-29 00:54:36+00:00,,0,beenfhb/video-system,135223175,Verilog,video-system,419,0,2018-05-29 00:54:50+00:00,[],None
777,https://github.com/debora-rebelatto/Sistemas_Digitais.git,2018-06-08 00:43:29+00:00,,0,debora-rebelatto/Sistemas_Digitais,136546526,Verilog,Sistemas_Digitais,18,0,2018-07-10 18:53:15+00:00,[],None
778,https://github.com/gabrielsmelo/Whac-A-Mole.git,2018-06-07 22:24:11+00:00,"Whac-A-Mole Game, written in Verilog to run in FPGA",0,gabrielsmelo/Whac-A-Mole,136537633,Verilog,Whac-A-Mole,4034,0,2020-02-14 13:51:04+00:00,[],None
779,https://github.com/jdocampom/RubikBot.git,2018-05-30 17:29:08+00:00,,0,jdocampom/RubikBot,135476260,Verilog,RubikBot,6380,0,2018-05-30 17:38:54+00:00,[],None
780,https://github.com/gmn1995/3D-Printer-Collision-Detection.git,2018-06-10 19:16:50+00:00,,0,gmn1995/3D-Printer-Collision-Detection,136837809,Verilog,3D-Printer-Collision-Detection,3,0,2018-06-10 19:17:22+00:00,[],None
781,https://github.com/yuanhaotu/Verilog_Supermario.git,2018-06-12 20:37:57+00:00,A supermario log developed with verilog,0,yuanhaotu/Verilog_Supermario,137125063,Verilog,Verilog_Supermario,685,0,2018-06-12 20:40:43+00:00,[],None
782,https://github.com/GH-Foenix/IC-learning.git,2018-07-26 08:18:29+00:00,,0,GH-Foenix/IC-learning,142410893,Verilog,IC-learning,0,0,2018-07-26 08:18:52+00:00,[],None
783,https://github.com/darthsider/I2C.git,2018-07-29 12:03:33+00:00,I²C for reading data from I²C sensor LM75A and displaying it on 7 segment display,1,darthsider/I2C,142757474,Verilog,I2C,11,0,2019-02-02 15:54:26+00:00,[],None
784,https://github.com/talesmgodois/CoffeeMachine.git,2018-07-28 19:02:38+00:00,,0,talesmgodois/CoffeeMachine,142702951,Verilog,CoffeeMachine,9,0,2018-07-28 19:04:19+00:00,[],None
785,https://github.com/nctu-arch/hw.git,2018-07-30 06:57:51+00:00,Create,0,nctu-arch/hw,142837191,Verilog,hw,74012,0,2018-07-30 08:44:18+00:00,[],None
786,https://github.com/milljohn/2018_REU.git,2018-07-29 17:45:11+00:00,2018 Research Undergrad New Mexico State University,0,milljohn/2018_REU,142782275,Verilog,2018_REU,40742,0,2018-07-30 22:30:57+00:00,[],None
787,https://github.com/karci222/RISC-V-chisel.git,2018-07-25 22:45:07+00:00,,0,karci222/RISC-V-chisel,142361121,Verilog,RISC-V-chisel,120,0,2018-08-29 10:36:01+00:00,[],None
788,https://github.com/FatemehFathi/multicycle-processor.git,2018-06-16 10:40:51+00:00,Design and implementation of a multi-cycle processor,0,FatemehFathi/multicycle-processor,137573179,Verilog,multicycle-processor,3,0,2023-08-01 18:46:38+00:00,"['verilog', 'pipeline-processor', 'computer-architecture']",None
789,https://github.com/liliangbin/Time_record.git,2018-06-25 10:35:19+00:00,eda实验的代码搜集,0,liliangbin/Time_record,138580357,Verilog,Time_record,47117,0,2018-06-25 10:51:18+00:00,[],https://api.github.com/licenses/apache-2.0
790,https://github.com/stratoes/mips_cpu.git,2018-06-17 15:24:56+00:00,,1,stratoes/mips_cpu,137665227,Verilog,mips_cpu,14,0,2018-06-17 15:29:43+00:00,[],None
791,https://github.com/vagno/Sistemas_Digitais.git,2018-06-21 17:51:24+00:00,,0,vagno/Sistemas_Digitais,138204399,Verilog,Sistemas_Digitais,8,0,2018-06-29 00:55:05+00:00,[],None
792,https://github.com/daparker2/blastit.git,2018-06-30 02:38:04+00:00,OBD2 UART-based display controller done in Verilog for an FPGA driven display circuit.,0,daparker2/blastit,139213403,Verilog,blastit,13183,0,2018-10-22 04:17:19+00:00,[],https://api.github.com/licenses/mit
793,https://github.com/1lello/Digital-Logic-Design.git,2018-07-01 09:48:37+00:00,Verilog ,0,1lello/Digital-Logic-Design,139317333,Verilog,Digital-Logic-Design,2439,0,2020-12-25 08:59:05+00:00,[],None
794,https://github.com/ECEStuff/FPGA-game.git,2018-06-08 08:02:41+00:00,Simple umbrella game using Verilog and FPGA,0,ECEStuff/FPGA-game,136587141,Verilog,FPGA-game,28,0,2021-06-14 08:46:40+00:00,[],None
