
/*
 * Author: Aurelio Colosimo, 2019
 *
 * This file is part of kim-os project: https://github.com/colosimo/kim-os
 * According to kim-os license, you can do whatever you want with it,
 * as long as you retain this notice.
 */

#ifndef _REG_H_
#define _REG_H_

#include <basic.h>

#ifdef SOC_VARIANT_stm32f4r9zi
#define STACK_TOP ((void*)(0x200a0000))
#else
#error Unhandled SOC_VARIANT: $(SOC_VARIANT)
#endif

/* PWR registers */
#define R_PWR_CR1          reg32(0x40007000)
#define R_PWR_CR2          reg32(0x40007004)
#define R_PWR_CR3          reg32(0x40007008)
#define R_PWR_CR4          reg32(0x4000700c)
#define R_PWR_SR1          reg32(0x40007010)
#define R_PWR_SR2          reg32(0x40007014)
#define R_PWR_SCR          reg32(0x40007018)
#define R_PWR_PUCRA        reg32(0x40007020)
#define R_PWR_PDCRA        reg32(0x40007024)
#define R_PWR_PUCRB        reg32(0x40007028)
#define R_PWR_PDCRB        reg32(0x4000702c)
#define R_PWR_PUCRC        reg32(0x40007030)
#define R_PWR_PDCRC        reg32(0x40007034)
#define R_PWR_PUCRD        reg32(0x40007038)
#define R_PWR_PDCRD        reg32(0x4000703c)
#define R_PWR_PUCRE        reg32(0x40007040)
#define R_PWR_PDCRE        reg32(0x40007044)
#define R_PWR_PUCRF        reg32(0x40007048)
#define R_PWR_PDCRF        reg32(0x4000704c)
#define R_PWR_PUCRG        reg32(0x40007050)
#define R_PWR_PDCRG        reg32(0x40007054)
#define R_PWR_PUCRH        reg32(0x40007058)
#define R_PWR_PDCRH        reg32(0x4000705c)
#define R_PWR_PUCRI        reg32(0x40007060)
#define R_PWR_PDCRI        reg32(0x40007064)
#define R_PWR_PCR5         reg32(0x40007080)

/* RCC registers */
#define R_RCC_CR           reg32(0x40021000)
#define R_RCC_ICSCR        reg32(0x40021004)
#define R_RCC_CFGR         reg32(0x40021008)
#define R_RCC_PLLCFGR      reg32(0x4002100c)
#define R_RCC_PLLSAI1CFGR  reg32(0x40021010)
#define R_RCC_PLLSAI2CFGR  reg32(0x40021014)
#define R_RCC_CIER         reg32(0x40021018)
#define R_RCC_CIFR         reg32(0x4002101c)
#define R_RCC_CICR         reg32(0x40021020)
#define R_RCC_AHB1RSTR     reg32(0x40021028)
#define R_RCC_AHB2RSTR     reg32(0x4002102c)
#define R_RCC_AHB3RSTR     reg32(0x40021030)
#define R_RCC_APB1RSTR1    reg32(0x40021038)
#define R_RCC_APB1RSTR2    reg32(0x4002103c)
#define R_RCC_APB2RSTR     reg32(0x40021040)
#define R_RCC_AHB1ENR      reg32(0x40021048)
#define R_RCC_AHB2ENR      reg32(0x4002104c)
#define R_RCC_AHB3ENR      reg32(0x40021050)
#define R_RCC_APB1ENR1     reg32(0x40021058)
#define R_RCC_APB1ENR2     reg32(0x4002105c)
#define R_RCC_APB2ENR      reg32(0x40021060)
#define R_RCC_AHB1SMENR    reg32(0x40021068)
#define R_RCC_AHB2SMENR    reg32(0x4002106c)
#define R_RCC_AHB3SMENR    reg32(0x40021070)
#define R_RCC_APB1SMENR1   reg32(0x40021078)
#define R_RCC_APB1SMENR2   reg32(0x4002107c)
#define R_RCC_APB2SMENR    reg32(0x40021080)
#define R_RCC_CCIPR        reg32(0x40021088)
#define R_RCC_BDCR         reg32(0x40021090)
#define R_RCC_CSR          reg32(0x40021094)
#define R_RCC_CRRCR        reg32(0x40021098)
#define R_RCC_CCIPR2       reg32(0x4002109c)

/* Flash interface registers */
#define R_FLASH_ACR        reg32(0x40022000)
#define R_FLASH_PDKEYR     reg32(0x40022004)
#define R_FLASH_KEYR       reg32(0x40022008)
#define R_FLASH_OPTKEYR    reg32(0x4002200c)
#define R_FLASH_SR         reg32(0x40022010)
#define R_FLASH_CR         reg32(0x40022014)
#define R_FLASH_ECCR       reg32(0x40022018)
#define R_FLASH_OPTR       reg32(0x40022020)
#define R_FLASH_PCROP1SR   reg32(0x40022024)
#define R_FLASH_PCROP1ER   reg32(0x40022028)
#define R_FLASH_WRP1AR     reg32(0x4002202c)
#define R_FLASH_WRP2AR     reg32(0x40022030)
#define R_FLASH_PCROP2SR   reg32(0x40022044)
#define R_FLASH_PCROP2ER   reg32(0x40022048)
#define R_FLASH_WRP1BR     reg32(0x4002204c)
#define R_FLASH_WRP2BR     reg32(0x40022050)
#define R_FLASH_CFGR       reg32(0x40022130)

/* USART1 registers */
#define R_USART1_CR1       reg32(0x40013800)
#define R_USART1_CR2       reg32(0x40013804)
#define R_USART1_CR3       reg32(0x40013808)
#define R_USART1_BRR       reg32(0x4001380c)
#define R_USART1_GTPR      reg32(0x40013810)
#define R_USART1_RTOR      reg32(0x40013814)
#define R_USART1_RQR       reg32(0x40013818)
#define R_USART1_ISR       reg32(0x4001381c)
#define R_USART1_ICR       reg32(0x40013820)
#define R_USART1_RDR       reg32(0x40013824)
#define R_USART1_TDR       reg32(0x40013828)
#define R_USART1_PRESC     reg32(0x4001382c)

/* USART2 registers */
#define R_USART2_CR1       reg32(0x40004400)
#define R_USART2_CR2       reg32(0x40004404)
#define R_USART2_CR3       reg32(0x40004408)
#define R_USART2_BRR       reg32(0x4000440c)
#define R_USART2_GTPR      reg32(0x40004410)
#define R_USART2_RTOR      reg32(0x40004414)
#define R_USART2_RQR       reg32(0x40004418)
#define R_USART2_ISR       reg32(0x4000441c)
#define R_USART2_ICR       reg32(0x40004420)
#define R_USART2_RDR       reg32(0x40004424)
#define R_USART2_TDR       reg32(0x40004428)
#define R_USART2_PRESC     reg32(0x4000442c)

/* USART3 registers */
#define R_USART3_CR1       reg32(0x40004800)
#define R_USART3_CR2       reg32(0x40004804)
#define R_USART3_CR3       reg32(0x40004808)
#define R_USART3_BRR       reg32(0x4000480c)
#define R_USART3_GTPR      reg32(0x40004810)
#define R_USART3_RTOR      reg32(0x40004814)
#define R_USART3_RQR       reg32(0x40004818)
#define R_USART3_ISR       reg32(0x4000481c)
#define R_USART3_ICR       reg32(0x40004820)
#define R_USART3_RDR       reg32(0x40004824)
#define R_USART3_TDR       reg32(0x40004828)
#define R_USART3_PRESC     reg32(0x4000482c)

/* GPIOA registers */
#define R_GPIOA_MODER      reg32(0x48000000)
#define R_GPIOA_OTYPER     reg32(0x48000004)
#define R_GPIOA_OSPEEDR    reg32(0x48000008)
#define R_GPIOA_PUPDR      reg32(0x4800000c)
#define R_GPIOA_IDR        reg32(0x48000010)
#define R_GPIOA_ODR        reg32(0x48000014)
#define R_GPIOA_BSRR       reg32(0x48000018)
#define R_GPIOA_LCKR       reg32(0x4800001c)
#define R_GPIOA_AFRL       reg32(0x48000020)
#define R_GPIOA_AFRH       reg32(0x48000024)
#define R_GPIOA_BRR        reg32(0x48000028)

/* GPIOB registers */
#define R_GPIOB_MODER      reg32(0x48000400)
#define R_GPIOB_OTYPER     reg32(0x48000404)
#define R_GPIOB_OSPEEDR    reg32(0x48000408)
#define R_GPIOB_PUPDR      reg32(0x4800040c)
#define R_GPIOB_IDR        reg32(0x48000410)
#define R_GPIOB_ODR        reg32(0x48000414)
#define R_GPIOB_BSRR       reg32(0x48000418)
#define R_GPIOB_LCKR       reg32(0x4800041c)
#define R_GPIOB_AFRL       reg32(0x48000420)
#define R_GPIOB_AFRH       reg32(0x48000424)
#define R_GPIOB_BRR        reg32(0x48000428)

/* GPIOC registers */
#define R_GPIOC_MODER      reg32(0x48000800)
#define R_GPIOC_OTYPER     reg32(0x48000804)
#define R_GPIOC_OSPEEDR    reg32(0x48000808)
#define R_GPIOC_PUPDR      reg32(0x4800080c)
#define R_GPIOC_IDR        reg32(0x48000810)
#define R_GPIOC_ODR        reg32(0x48000814)
#define R_GPIOC_BSRR       reg32(0x48000818)
#define R_GPIOC_LCKR       reg32(0x4800081c)
#define R_GPIOC_AFRL       reg32(0x48000820)
#define R_GPIOC_AFRH       reg32(0x48000824)
#define R_GPIOC_BRR        reg32(0x48000828)

/* GPIOD registers */
#define R_GPIOD_MODER      reg32(0x48000c00)
#define R_GPIOD_OTYPER     reg32(0x48000c04)
#define R_GPIOD_OSPEEDR    reg32(0x48000c08)
#define R_GPIOD_PUPDR      reg32(0x48000c0c)
#define R_GPIOD_IDR        reg32(0x48000c10)
#define R_GPIOD_ODR        reg32(0x48000c14)
#define R_GPIOD_BSRR       reg32(0x48000c18)
#define R_GPIOD_LCKR       reg32(0x48000c1c)
#define R_GPIOD_AFRL       reg32(0x48000c20)
#define R_GPIOD_AFRH       reg32(0x48000c24)
#define R_GPIOD_BRR        reg32(0x48000c28)

/* GPIOE registers */
#define R_GPIOE_MODER      reg32(0x48001000)
#define R_GPIOE_OTYPER     reg32(0x48001004)
#define R_GPIOE_OSPEEDR    reg32(0x48001008)
#define R_GPIOE_PUPDR      reg32(0x4800100c)
#define R_GPIOE_IDR        reg32(0x48001010)
#define R_GPIOE_ODR        reg32(0x48001014)
#define R_GPIOE_BSRR       reg32(0x48001018)
#define R_GPIOE_LCKR       reg32(0x4800101c)
#define R_GPIOE_AFRL       reg32(0x48001020)
#define R_GPIOE_AFRH       reg32(0x48001024)
#define R_GPIOE_BRR        reg32(0x48001028)

/* GPIOF registers */
#define R_GPIOF_MODER      reg32(0x48001400)
#define R_GPIOF_OTYPER     reg32(0x48001404)
#define R_GPIOF_OSPEEDR    reg32(0x48001408)
#define R_GPIOF_PUPDR      reg32(0x4800140c)
#define R_GPIOF_IDR        reg32(0x48001410)
#define R_GPIOF_ODR        reg32(0x48001414)
#define R_GPIOF_BSRR       reg32(0x48001418)
#define R_GPIOF_LCKR       reg32(0x4800141c)
#define R_GPIOF_AFRL       reg32(0x48001420)
#define R_GPIOF_AFRH       reg32(0x48001424)
#define R_GPIOF_BRR        reg32(0x48001428)

/* GPIOG registers */
#define R_GPIOG_MODER      reg32(0x48001800)
#define R_GPIOG_OTYPER     reg32(0x48001804)
#define R_GPIOG_OSPEEDR    reg32(0x48001808)
#define R_GPIOG_PUPDR      reg32(0x4800180c)
#define R_GPIOG_IDR        reg32(0x48001810)
#define R_GPIOG_ODR        reg32(0x48001814)
#define R_GPIOG_BSRR       reg32(0x48001818)
#define R_GPIOG_LCKR       reg32(0x4800181c)
#define R_GPIOG_AFRL       reg32(0x48001820)
#define R_GPIOG_AFRH       reg32(0x48001824)
#define R_GPIOG_BRR        reg32(0x48001828)

/* GPIOH registers */
#define R_GPIOH_MODER      reg32(0x48001c00)
#define R_GPIOH_OTYPER     reg32(0x48001c04)
#define R_GPIOH_OSPEEDR    reg32(0x48001c08)
#define R_GPIOH_PUPDR      reg32(0x48001c0c)
#define R_GPIOH_IDR        reg32(0x48001c10)
#define R_GPIOH_ODR        reg32(0x48001c14)
#define R_GPIOH_BSRR       reg32(0x48001c18)
#define R_GPIOH_LCKR       reg32(0x48001c1c)
#define R_GPIOH_AFRL       reg32(0x48001c20)
#define R_GPIOH_AFRH       reg32(0x48001c24)
#define R_GPIOH_BRR        reg32(0x48001c28)

/* GPIOI registers */
#define R_GPIOI_MODER      reg32(0x48002000)
#define R_GPIOI_OTYPER     reg32(0x48002004)
#define R_GPIOI_OSPEEDR    reg32(0x48002008)
#define R_GPIOI_PUPDR      reg32(0x4800200c)
#define R_GPIOI_IDR        reg32(0x48002010)
#define R_GPIOI_ODR        reg32(0x48002014)
#define R_GPIOI_BSRR       reg32(0x48002018)
#define R_GPIOI_LCKR       reg32(0x4800201c)
#define R_GPIOI_AFRL       reg32(0x48002020)
#define R_GPIOI_AFRH       reg32(0x48002024)
#define R_GPIOI_BRR        reg32(0x48002028)

/* SPI1 registers */
#define R_SPI1_CR1         reg32(0x40013000)
#define R_SPI1_CR2         reg32(0x40013004)
#define R_SPI1_SR          reg32(0x40013008)
#define R_SPI1_DR          reg8 (0x4001300c)
#define R_SPI1_CRCPR       reg32(0x40013010)
#define R_SPI1_RXCRCR      reg32(0x40013014)
#define R_SPI1_TXCRCR      reg32(0x40013018)

/* SPI2 registers */
#define R_SPI2_CR1         reg32(0x40003800)
#define R_SPI2_CR2         reg32(0x40003804)
#define R_SPI2_SR          reg32(0x40003808)
#define R_SPI2_DR          reg8 (0x4000380c)
#define R_SPI2_CRCPR       reg32(0x40003810)
#define R_SPI2_RXCRCR      reg32(0x40003814)
#define R_SPI2_TXCRCR      reg32(0x40003818)

/* SPI3 registers */
#define R_SPI3_CR1         reg32(0x40003c00)
#define R_SPI3_CR2         reg32(0x40003c04)
#define R_SPI3_SR          reg32(0x40003c08)
#define R_SPI3_DR          reg8 (0x40003c0c)
#define R_SPI3_CRCPR       reg32(0x40003c10)
#define R_SPI3_RXCRCR      reg32(0x40003c14)
#define R_SPI3_TXCRCR      reg32(0x40003c18)

/* I2C1 registers */
#define R_I2C1_CR1         reg32(0x40005400)
#define R_I2C1_CR2         reg32(0x40005404)
#define R_I2C1_OAR1        reg32(0x40005408)
#define R_I2C1_OAR2        reg32(0x4000540c)
#define R_I2C1_TIMINGR     reg32(0x40005410)
#define R_I2C1_TIMEOUTR    reg32(0x40005414)
#define R_I2C1_ISR         reg32(0x40005418)
#define R_I2C1_ICR         reg32(0x4000541c)
#define R_I2C1_PECR        reg32(0x40005420)
#define R_I2C1_RXDR        reg32(0x40005424)
#define R_I2C1_TXDR        reg32(0x40005428)

/* I2C2 registers */
#define R_I2C2_CR1         reg32(0x40005800)
#define R_I2C2_CR2         reg32(0x40005804)
#define R_I2C2_OAR1        reg32(0x40005808)
#define R_I2C2_OAR2        reg32(0x4000580c)
#define R_I2C2_TIMINGR     reg32(0x40005810)
#define R_I2C2_TIMEOUTR    reg32(0x40005814)
#define R_I2C2_ISR         reg32(0x40005818)
#define R_I2C2_ICR         reg32(0x4000581c)
#define R_I2C2_PECR        reg32(0x40005820)
#define R_I2C2_RXDR        reg32(0x40005824)
#define R_I2C2_TXDR        reg32(0x40005828)

/* I2C3 registers */
#define R_I2C3_CR1         reg32(0x40005c00)
#define R_I2C3_CR2         reg32(0x40005c04)
#define R_I2C3_OAR1        reg32(0x40005c08)
#define R_I2C3_OAR2        reg32(0x40005c0c)
#define R_I2C3_TIMINGR     reg32(0x40005c10)
#define R_I2C3_TIMEOUTR    reg32(0x40005c14)
#define R_I2C3_ISR         reg32(0x40005c18)
#define R_I2C3_ICR         reg32(0x40005c1c)
#define R_I2C3_PECR        reg32(0x40005c20)
#define R_I2C3_RXDR        reg32(0x40005c24)
#define R_I2C3_TXDR        reg32(0x40005c28)

/* I2C4 registers */
#define R_I2C4_CR1         reg32(0x40008400)
#define R_I2C4_CR2         reg32(0x40008404)
#define R_I2C4_OAR1        reg32(0x40008408)
#define R_I2C4_OAR2        reg32(0x4000840c)
#define R_I2C4_TIMINGR     reg32(0x40008410)
#define R_I2C4_TIMEOUTR    reg32(0x40008414)
#define R_I2C4_ISR         reg32(0x40008418)
#define R_I2C4_ICR         reg32(0x4000841c)
#define R_I2C4_PECR        reg32(0x40008420)
#define R_I2C4_RXDR        reg32(0x40008424)
#define R_I2C4_TXDR        reg32(0x40008428)

/* Generic I2C register defines */
#define I2C1 0x40005400  /* base for I2C1 */
#define I2C2 0x40005800  /* base for I2C2 */
#define I2C3 0x40005c00  /* base for I2C3 */
#define I2C4 0x40008400  /* base for I2C4 */

#define R_I2C_CR1(base)      reg32(base)
#define R_I2C_CR2(base)      reg32(base + 0x04)
#define R_I2C_OAR1(base)     reg32(base + 0x08)
#define R_I2C_OAR2(base)     reg32(base + 0x0c)
#define R_I2C_TIMINGR(base)  reg32(base + 0x10)
#define R_I2C_TIMEOUTR(base) reg32(base + 0x14)
#define R_I2C_ISR(base)      reg32(base + 0x18)
#define R_I2C_ICR(base)      reg32(base + 0x1c)
#define R_I2C_PECR(base)     reg32(base + 0x20)
#define R_I2C_RXDR(base)     reg32(base + 0x24)
#define R_I2C_TXDR(base)     reg32(base + 0x28)

/* DFSDM1 registers */
#define R_DFSDM1_CHyCFGR1(y)   reg32(0x40016000 + ((y) * 0x20))
#define R_DFSDM1_CHyCFGR2(y)   reg32(0x40016004 + ((y) * 0x20))
#define R_DFSDM1_CHyAWSCDR(y)  reg32(0x40016008 + ((y) * 0x20))
#define R_DFSDM1_CHyWDATR(y)   reg32(0x4001600c + ((y) * 0x20))
#define R_DFSDM1_CHyDATINR(y)  reg32(0x40016010 + ((y) * 0x20))
#define R_DFSDM1_CHyDLYR(y)    reg32(0x40016014 + ((y) * 0x20))
#define R_DFSDM1_FLTxCR1(x)    reg32(0x40016100 + ((x) * 0x80))
#define R_DFSDM1_FLTxCR2(x)    reg32(0x40016104 + ((x) * 0x80))
#define R_DFSDM1_FLTxISR(x)    reg32(0x40016108 + ((x) * 0x80))
#define R_DFSDM1_FLTxICR(x)    reg32(0x4001610c + ((x) * 0x80))
#define R_DFSDM1_FLTxJCHGR(x)  reg32(0x40016110 + ((x) * 0x80))
#define R_DFSDM1_FLTxFCR(x)    reg32(0x40016114 + ((x) * 0x80))
#define R_DFSDM1_FLTxJDATAR(x) reg32(0x40016118 + ((x) * 0x80))
#define R_DFSDM1_FLTxRDATAR(x) reg32(0x4001611c + ((x) * 0x80))
#define R_DFSDM1_FLTxAWHTR(x)  reg32(0x40016120 + ((x) * 0x80))
#define R_DFSDM1_FLTxAWLTR(x)  reg32(0x40016124 + ((x) * 0x80))
#define R_DFSDM1_FLTxAWSR(x)   reg32(0x40016128 + ((x) * 0x80))
#define R_DFSDM1_FLTxAWCFR(x)  reg32(0x4001612c + ((x) * 0x80))
#define R_DFSDM1_FLTxEXMAX(x)  reg32(0x40016130 + ((x) * 0x80))
#define R_DFSDM1_FLTxEXMIN(x)  reg32(0x40016134 + ((x) * 0x80))
#define R_DFSDM1_FLTxCNVTIMR(x) reg32(0x40016138 + ((x) * 0x80))

#endif /* _REG_H_ */
