--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12054 paths analyzed, 6236 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.227ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_48 (SLICE_X35Y6.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_48 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.747ns (Levels of Logic = 1)
  Clock Path Skew:      -0.445ns (1.399 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X90Y12.B5      net (fanout=4)        1.303   usr/rx_kchar<2>
    SLICE_X90Y12.BMUX    Tilo                  0.205   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X35Y6.CE       net (fanout=56)       3.380   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X35Y6.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<51>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_48
    -------------------------------------------------  ---------------------------
    Total                                      5.747ns (1.064ns logic, 4.683ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_48 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.585ns (Levels of Logic = 1)
  Clock Path Skew:      -0.445ns (1.399 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X90Y12.B4      net (fanout=4)        1.145   usr/rx_kchar<3>
    SLICE_X90Y12.BMUX    Tilo                  0.201   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X35Y6.CE       net (fanout=56)       3.380   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X35Y6.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<51>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_48
    -------------------------------------------------  ---------------------------
    Total                                      5.585ns (1.060ns logic, 4.525ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_48 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.785ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (1.399 - 1.460)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y12.AQ      Tcko                  0.381   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X90Y12.B1      net (fanout=12)       0.501   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X90Y12.BMUX    Tilo                  0.205   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X35Y6.CE       net (fanout=56)       3.380   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X35Y6.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<51>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_48
    -------------------------------------------------  ---------------------------
    Total                                      4.785ns (0.904ns logic, 3.881ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_49 (SLICE_X35Y6.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_49 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.747ns (Levels of Logic = 1)
  Clock Path Skew:      -0.445ns (1.399 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X90Y12.B5      net (fanout=4)        1.303   usr/rx_kchar<2>
    SLICE_X90Y12.BMUX    Tilo                  0.205   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X35Y6.CE       net (fanout=56)       3.380   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X35Y6.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<51>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_49
    -------------------------------------------------  ---------------------------
    Total                                      5.747ns (1.064ns logic, 4.683ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_49 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.585ns (Levels of Logic = 1)
  Clock Path Skew:      -0.445ns (1.399 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X90Y12.B4      net (fanout=4)        1.145   usr/rx_kchar<3>
    SLICE_X90Y12.BMUX    Tilo                  0.201   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X35Y6.CE       net (fanout=56)       3.380   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X35Y6.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<51>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_49
    -------------------------------------------------  ---------------------------
    Total                                      5.585ns (1.060ns logic, 4.525ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_49 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.785ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (1.399 - 1.460)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y12.AQ      Tcko                  0.381   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X90Y12.B1      net (fanout=12)       0.501   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X90Y12.BMUX    Tilo                  0.205   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X35Y6.CE       net (fanout=56)       3.380   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X35Y6.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<51>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_49
    -------------------------------------------------  ---------------------------
    Total                                      4.785ns (0.904ns logic, 3.881ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_50 (SLICE_X35Y6.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_50 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.747ns (Levels of Logic = 1)
  Clock Path Skew:      -0.445ns (1.399 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X90Y12.B5      net (fanout=4)        1.303   usr/rx_kchar<2>
    SLICE_X90Y12.BMUX    Tilo                  0.205   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X35Y6.CE       net (fanout=56)       3.380   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X35Y6.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<51>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_50
    -------------------------------------------------  ---------------------------
    Total                                      5.747ns (1.064ns logic, 4.683ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_50 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.585ns (Levels of Logic = 1)
  Clock Path Skew:      -0.445ns (1.399 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X90Y12.B4      net (fanout=4)        1.145   usr/rx_kchar<3>
    SLICE_X90Y12.BMUX    Tilo                  0.201   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X35Y6.CE       net (fanout=56)       3.380   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X35Y6.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<51>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_50
    -------------------------------------------------  ---------------------------
    Total                                      5.585ns (1.060ns logic, 4.525ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_50 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.785ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (1.399 - 1.460)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y12.AQ      Tcko                  0.381   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X90Y12.B1      net (fanout=12)       0.501   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X90Y12.BMUX    Tilo                  0.205   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X35Y6.CE       net (fanout=56)       3.380   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X35Y6.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<51>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_50
    -------------------------------------------------  ---------------------------
    Total                                      4.785ns (0.904ns logic, 3.881ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y0.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_57 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.141ns (0.566 - 0.425)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_57 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y1.BQ         Tcko                  0.098   usr/link_tracking_1_inst/track_rx_data<59>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_57
    RAMB36_X2Y0.DIADI3     net (fanout=1)        0.264   usr/link_tracking_1_inst/track_rx_data<57>
    RAMB36_X2Y0.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.164ns (-0.100ns logic, 0.264ns route)
                                                         (-61.0% logic, 161.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y8.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_34 (FF)
  Destination:          usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.544 - 0.390)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_34 to usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X86Y40.AQ        Tcko                  0.115   usr/link_trigger_inst/trigger_rx_data<37>
                                                         usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_34
    RAMB36_X5Y8.DIADI1     net (fanout=4)        0.261   usr/link_trigger_inst/trigger_rx_data<34>
    RAMB36_X5Y8.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.178ns (-0.083ns logic, 0.261ns route)
                                                         (-46.6% logic, 146.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y0.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_194 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.561 - 0.406)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_194 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X70Y2.CQ         Tcko                  0.115   usr/link_tracking_1_inst/track_rx_data<195>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_194
    RAMB36_X3Y0.DIADI5     net (fanout=1)        0.262   usr/link_tracking_1_inst/track_rx_data<194>
    RAMB36_X3Y0.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.179ns (-0.083ns logic, 0.262ns route)
                                                         (-46.4% logic, 146.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.218ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X34Y58.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.238ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (1.496 - 1.441)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y120.DQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X23Y103.D5     net (fanout=2)        1.029   system/rst/d25
    SLICE_X23Y103.D      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X34Y58.CE      net (fanout=2)        2.442   system/rst/d25_d25_d_AND_3_o
    SLICE_X34Y58.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.238ns (0.767ns logic, 3.471ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.655ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (1.496 - 1.428)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X23Y103.D3     net (fanout=1)        0.446   system/rst/d25_d
    SLICE_X23Y103.D      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X34Y58.CE      net (fanout=2)        2.442   system/rst/d25_d25_d_AND_3_o
    SLICE_X34Y58.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.655ns (0.767ns logic, 2.888ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/nuke_d2 (SLICE_X26Y66.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (1.475 - 1.441)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y120.DQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X23Y103.D5     net (fanout=2)        1.029   system/rst/d25
    SLICE_X23Y103.D      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X26Y66.CE      net (fanout=2)        1.661   system/rst/d25_d25_d_AND_3_o
    SLICE_X26Y66.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (0.733ns logic, 2.690ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.475 - 1.428)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X23Y103.D3     net (fanout=1)        0.446   system/rst/d25_d
    SLICE_X23Y103.D      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X26Y66.CE      net (fanout=2)        1.661   system/rst/d25_d25_d_AND_3_o
    SLICE_X26Y66.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.840ns (0.733ns logic, 2.107ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/Mshreg_nuke_d2 (SLICE_X26Y66.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.232ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (1.475 - 1.441)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y120.DQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X23Y103.D5     net (fanout=2)        1.029   system/rst/d25
    SLICE_X23Y103.D      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X26Y66.CE      net (fanout=2)        1.661   system/rst/d25_d25_d_AND_3_o
    SLICE_X26Y66.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (0.542ns logic, 2.690ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.649ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.475 - 1.428)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.AQ     Tcko                  0.381   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X23Y103.D3     net (fanout=1)        0.446   system/rst/d25_d
    SLICE_X23Y103.D      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X26Y66.CE      net (fanout=2)        1.661   system/rst/d25_d25_d_AND_3_o
    SLICE_X26Y66.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.649ns (0.542ns logic, 2.107ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X97Y102.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y102.AQ     Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X97Y102.A5     net (fanout=2)        0.066   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X97Y102.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/d25 (SLICE_X22Y120.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_24 (FF)
  Destination:          system/rst/clkdiv/d25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.158ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.433 - 0.397)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_24 to system/rst/clkdiv/d25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y123.AQ     Tcko                  0.098   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    SLICE_X22Y120.DX     net (fanout=2)        0.149   system/rst/clkdiv/cnt<24>
    SLICE_X22Y120.CLK    Tckdi       (-Th)     0.089   system/rst/d25
                                                       system/rst/clkdiv/d25
    -------------------------------------------------  ---------------------------
    Total                                      0.158ns (0.009ns logic, 0.149ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X99Y111.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y111.BQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X99Y111.B4     net (fanout=2)        0.097   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X99Y111.CLK    Tah         (-Th)     0.057   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.041ns logic, 0.097ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13561 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.033ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16 (SLICE_X61Y95.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.754ns (Levels of Logic = 2)
  Clock Path Skew:      -0.244ns (0.769 - 1.013)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y121.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X85Y138.A1     net (fanout=140)      1.331   system/mac_rx_valid<2>
    SLICE_X85Y138.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X66Y111.A4     net (fanout=536)      2.816   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X66Y111.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y95.SR      net (fanout=8)        1.493   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y95.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16
    -------------------------------------------------  ---------------------------
    Total                                      6.754ns (1.114ns logic, 5.640ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.896ns (Levels of Logic = 2)
  Clock Path Skew:      -0.227ns (0.769 - 0.996)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y138.BMUX   Tshcko                0.468   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X85Y138.A3     net (fanout=2)        0.470   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X85Y138.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X66Y111.A4     net (fanout=536)      2.816   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X66Y111.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y95.SR      net (fanout=8)        1.493   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y95.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16
    -------------------------------------------------  ---------------------------
    Total                                      5.896ns (1.117ns logic, 4.779ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.426ns (Levels of Logic = 1)
  Clock Path Skew:      -0.244ns (0.769 - 1.013)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y121.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X66Y111.A2     net (fanout=140)      1.887   system/mac_rx_valid<2>
    SLICE_X66Y111.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y95.SR      net (fanout=8)        1.493   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y95.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_16
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (1.046ns logic, 3.380ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17 (SLICE_X61Y95.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.754ns (Levels of Logic = 2)
  Clock Path Skew:      -0.244ns (0.769 - 1.013)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y121.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X85Y138.A1     net (fanout=140)      1.331   system/mac_rx_valid<2>
    SLICE_X85Y138.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X66Y111.A4     net (fanout=536)      2.816   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X66Y111.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y95.SR      net (fanout=8)        1.493   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y95.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17
    -------------------------------------------------  ---------------------------
    Total                                      6.754ns (1.114ns logic, 5.640ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.896ns (Levels of Logic = 2)
  Clock Path Skew:      -0.227ns (0.769 - 0.996)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y138.BMUX   Tshcko                0.468   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X85Y138.A3     net (fanout=2)        0.470   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X85Y138.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X66Y111.A4     net (fanout=536)      2.816   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X66Y111.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y95.SR      net (fanout=8)        1.493   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y95.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17
    -------------------------------------------------  ---------------------------
    Total                                      5.896ns (1.117ns logic, 4.779ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.426ns (Levels of Logic = 1)
  Clock Path Skew:      -0.244ns (0.769 - 1.013)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y121.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X66Y111.A2     net (fanout=140)      1.887   system/mac_rx_valid<2>
    SLICE_X66Y111.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y95.SR      net (fanout=8)        1.493   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y95.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_17
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (1.046ns logic, 3.380ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_18 (SLICE_X61Y95.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.754ns (Levels of Logic = 2)
  Clock Path Skew:      -0.244ns (0.769 - 1.013)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y121.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X85Y138.A1     net (fanout=140)      1.331   system/mac_rx_valid<2>
    SLICE_X85Y138.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X66Y111.A4     net (fanout=536)      2.816   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X66Y111.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y95.SR      net (fanout=8)        1.493   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y95.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_18
    -------------------------------------------------  ---------------------------
    Total                                      6.754ns (1.114ns logic, 5.640ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.896ns (Levels of Logic = 2)
  Clock Path Skew:      -0.227ns (0.769 - 0.996)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y138.BMUX   Tshcko                0.468   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X85Y138.A3     net (fanout=2)        0.470   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X85Y138.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X66Y111.A4     net (fanout=536)      2.816   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X66Y111.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y95.SR      net (fanout=8)        1.493   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y95.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_18
    -------------------------------------------------  ---------------------------
    Total                                      5.896ns (1.117ns logic, 4.779ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.426ns (Levels of Logic = 1)
  Clock Path Skew:      -0.244ns (0.769 - 1.013)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y121.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X66Y111.A2     net (fanout=140)      1.887   system/mac_rx_valid<2>
    SLICE_X66Y111.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable321
    SLICE_X61Y95.SR      net (fanout=8)        1.493   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/Reset_OR_DriverANDClockEnable
    SLICE_X61Y95.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int_18
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (1.046ns logic, 3.380ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y10.TXDATA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/mgt_tx_data_r_2 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Clock Path Skew:      0.436ns (1.155 - 0.719)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/mgt_tx_data_r_2 to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y105.CQ     Tcko                  0.270   system/phy_en.phy_eth/sgmii/mgt_tx_data_r<3>
                                                       system/phy_en.phy_eth/sgmii/mgt_tx_data_r_2
    GTXE1_X0Y10.TXDATA2  net (fanout=1)        1.054   system/phy_en.phy_eth/sgmii/mgt_tx_data_r<2>
    GTXE1_X0Y10.TXUSRCLK2Tgtxckc_TXDATA(-Th)     0.865   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (-0.595ns logic, 1.054ns route)
                                                       (-129.6% logic, 229.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxdisperr_r (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.355 - 0.318)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/rxdisperr_r to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y98.AQ             Tcko                  0.098   system/phy_en.phy_eth/sgmii/rxchariscomma_r
                                                              system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACRXDISPERR net (fanout=1)        0.291   system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                              system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.067ns (-0.224ns logic, 0.291ns route)
                                                              (-334.3% logic, 434.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer_76 (SLICE_X76Y120.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer_68 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer_76 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.488 - 0.385)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer_68 to system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer_76
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y119.AQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer<71>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer_68
    SLICE_X76Y120.A5     net (fanout=1)        0.111   system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer<68>
    SLICE_X76Y120.CLK    Tah         (-Th)     0.076   system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer<79>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT<68>1
                                                       system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer_76
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.022ns logic, 0.111ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13568 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.121ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_23 (SLICE_X99Y47.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.059ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.946 - 0.973)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y88.AQ      Tcko                  0.381   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X83Y57.A1      net (fanout=529)      2.671   system/rst_macclk<0>
    SLICE_X83Y57.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X83Y56.A4      net (fanout=1)        0.414   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X83Y56.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y56.D2      net (fanout=9)        0.638   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y56.DMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X99Y47.CE      net (fanout=24)       1.310   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X99Y47.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<26>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_23
    -------------------------------------------------  ---------------------------
    Total                                      6.059ns (1.026ns logic, 5.033ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.241ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.727 - 0.772)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y67.CQ      Tcko                  0.337   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X88Y64.A3      net (fanout=2)        0.659   system/mac_rx_last<0>
    SLICE_X88Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X83Y57.A3      net (fanout=41)       1.170   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X83Y57.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X83Y56.A4      net (fanout=1)        0.414   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X83Y56.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y56.D2      net (fanout=9)        0.638   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y56.DMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X99Y47.CE      net (fanout=24)       1.310   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X99Y47.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<26>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_23
    -------------------------------------------------  ---------------------------
    Total                                      5.241ns (1.050ns logic, 4.191ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.987ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.727 - 0.766)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y64.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X88Y64.A4      net (fanout=1)        0.405   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X88Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X83Y57.A3      net (fanout=41)       1.170   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X83Y57.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X83Y56.A4      net (fanout=1)        0.414   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X83Y56.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y56.D2      net (fanout=9)        0.638   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y56.DMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X99Y47.CE      net (fanout=24)       1.310   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X99Y47.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<26>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_23
    -------------------------------------------------  ---------------------------
    Total                                      4.987ns (1.050ns logic, 3.937ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_24 (SLICE_X99Y47.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.059ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.946 - 0.973)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y88.AQ      Tcko                  0.381   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X83Y57.A1      net (fanout=529)      2.671   system/rst_macclk<0>
    SLICE_X83Y57.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X83Y56.A4      net (fanout=1)        0.414   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X83Y56.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y56.D2      net (fanout=9)        0.638   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y56.DMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X99Y47.CE      net (fanout=24)       1.310   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X99Y47.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<26>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_24
    -------------------------------------------------  ---------------------------
    Total                                      6.059ns (1.026ns logic, 5.033ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.241ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.727 - 0.772)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y67.CQ      Tcko                  0.337   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X88Y64.A3      net (fanout=2)        0.659   system/mac_rx_last<0>
    SLICE_X88Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X83Y57.A3      net (fanout=41)       1.170   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X83Y57.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X83Y56.A4      net (fanout=1)        0.414   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X83Y56.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y56.D2      net (fanout=9)        0.638   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y56.DMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X99Y47.CE      net (fanout=24)       1.310   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X99Y47.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<26>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_24
    -------------------------------------------------  ---------------------------
    Total                                      5.241ns (1.050ns logic, 4.191ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.987ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.727 - 0.766)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y64.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X88Y64.A4      net (fanout=1)        0.405   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X88Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X83Y57.A3      net (fanout=41)       1.170   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X83Y57.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X83Y56.A4      net (fanout=1)        0.414   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X83Y56.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y56.D2      net (fanout=9)        0.638   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y56.DMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X99Y47.CE      net (fanout=24)       1.310   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X99Y47.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<26>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_24
    -------------------------------------------------  ---------------------------
    Total                                      4.987ns (1.050ns logic, 3.937ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_25 (SLICE_X99Y47.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.059ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.946 - 0.973)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y88.AQ      Tcko                  0.381   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X83Y57.A1      net (fanout=529)      2.671   system/rst_macclk<0>
    SLICE_X83Y57.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X83Y56.A4      net (fanout=1)        0.414   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X83Y56.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y56.D2      net (fanout=9)        0.638   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y56.DMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X99Y47.CE      net (fanout=24)       1.310   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X99Y47.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<26>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_25
    -------------------------------------------------  ---------------------------
    Total                                      6.059ns (1.026ns logic, 5.033ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.241ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.727 - 0.772)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y67.CQ      Tcko                  0.337   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X88Y64.A3      net (fanout=2)        0.659   system/mac_rx_last<0>
    SLICE_X88Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X83Y57.A3      net (fanout=41)       1.170   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X83Y57.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X83Y56.A4      net (fanout=1)        0.414   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X83Y56.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y56.D2      net (fanout=9)        0.638   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y56.DMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X99Y47.CE      net (fanout=24)       1.310   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X99Y47.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<26>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_25
    -------------------------------------------------  ---------------------------
    Total                                      5.241ns (1.050ns logic, 4.191ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.987ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.727 - 0.766)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y64.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X88Y64.A4      net (fanout=1)        0.405   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X88Y64.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X83Y57.A3      net (fanout=41)       1.170   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X83Y57.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X83Y56.A4      net (fanout=1)        0.414   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X83Y56.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X85Y56.D2      net (fanout=9)        0.638   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X85Y56.DMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X99Y47.CE      net (fanout=24)       1.310   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X99Y47.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<26>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_25
    -------------------------------------------------  ---------------------------
    Total                                      4.987ns (1.050ns logic, 3.937ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXCLKCORCNT1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.078ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.788 - 0.728)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_1 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X99Y85.BQ                Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<2>
                                                                 system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_1
    TEMAC_X0Y0.PHYEMACRXCLKCORCNT1 net (fanout=1)        0.515   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<1>
    TEMAC_X0Y0.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                 system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.078ns (-0.437ns logic, 0.515ns route)
                                                                 (-560.3% logic, 660.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXCLKCORCNT2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.788 - 0.728)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_2 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X99Y85.CQ                Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<2>
                                                                 system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_2
    TEMAC_X0Y0.PHYEMACRXCLKCORCNT2 net (fanout=1)        0.519   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<2>
    TEMAC_X0Y0.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                 system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.082ns (-0.437ns logic, 0.519ns route)
                                                                 (-532.9% logic, 632.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXCLKCORCNT0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.085ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.788 - 0.728)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_0 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X99Y85.AQ                Tcko                  0.270   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<2>
                                                                 system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r_0
    TEMAC_X0Y0.PHYEMACRXCLKCORCNT0 net (fanout=1)        0.522   system/amc_p0_en.amc_p0_eth/basex/rxclkcorcnt_r<0>
    TEMAC_X0Y0.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                 system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.085ns (-0.437ns logic, 0.522ns route)
                                                                 (-514.1% logic, 614.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.158ns (1.603 - 1.445)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y124.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y65.D2      net (fanout=22)       3.697   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y65.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.720   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.140ns (0.723ns logic, 5.417ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.052ns (Levels of Logic = 1)
  Clock Path Skew:      0.158ns (1.603 - 1.445)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y124.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y65.D4      net (fanout=23)       3.526   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y65.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.720   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.052ns (0.806ns logic, 5.246ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.150ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (1.603 - 1.445)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y124.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       4.696   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.150ns (0.454ns logic, 4.696ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X31Y65.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.682ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (1.487 - 1.445)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y124.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y65.D2      net (fanout=22)       3.697   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y65.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y65.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X31Y65.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.682ns (0.723ns logic, 3.959ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (1.487 - 1.445)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y124.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y65.D4      net (fanout=23)       3.526   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y65.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y65.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X31Y65.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.594ns (0.806ns logic, 3.788ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X17Y121.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y121.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X17Y121.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_2
    SLICE_X17Y121.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X17Y124.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y124.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X17Y124.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X17Y124.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X17Y123.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y123.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X17Y123.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_10
    SLICE_X17Y123.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X10Y87.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y28.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y14.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y27.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X36Y28.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.730ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X42Y75.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.449ns (Levels of Logic = 9)
  Clock Path Skew:      -0.076ns (3.086 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X66Y40.A3      net (fanout=68)       3.116   system/ipb_arb/src<1>
    SLICE_X66Y40.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y72.D5      net (fanout=110)      2.790   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y72.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X48Y72.B1      net (fanout=1)        0.579   system/ipb_fabric/N01
    SLICE_X48Y72.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y76.B4      net (fanout=39)       0.562   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y76.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X47Y75.C2      net (fanout=1)        0.725   system/ipb_fabric/N36
    SLICE_X47Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X47Y75.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X47Y75.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X28Y92.B2      net (fanout=4)        1.959   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X28Y92.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X28Y92.A5      net (fanout=7)        0.313   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X28Y92.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X30Y94.A5      net (fanout=7)        0.446   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X30Y94.A       Tilo                  0.068   system/buffers/data_from_fpga<2><2>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y75.SR      net (fanout=15)       1.843   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y75.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.449ns (1.766ns logic, 12.683ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.343ns (Levels of Logic = 9)
  Clock Path Skew:      -0.076ns (3.086 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X66Y40.A4      net (fanout=69)       3.010   system/ipb_arb/src<0>
    SLICE_X66Y40.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y72.D5      net (fanout=110)      2.790   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y72.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X48Y72.B1      net (fanout=1)        0.579   system/ipb_fabric/N01
    SLICE_X48Y72.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y76.B4      net (fanout=39)       0.562   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y76.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X47Y75.C2      net (fanout=1)        0.725   system/ipb_fabric/N36
    SLICE_X47Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X47Y75.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X47Y75.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X28Y92.B2      net (fanout=4)        1.959   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X28Y92.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X28Y92.A5      net (fanout=7)        0.313   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X28Y92.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X30Y94.A5      net (fanout=7)        0.446   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X30Y94.A       Tilo                  0.068   system/buffers/data_from_fpga<2><2>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y75.SR      net (fanout=15)       1.843   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y75.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.343ns (1.766ns logic, 12.577ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.154ns (Levels of Logic = 9)
  Clock Path Skew:      -0.076ns (3.086 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X54Y39.B2      net (fanout=69)       2.711   system/ipb_arb/src<0>
    SLICE_X54Y39.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X49Y72.D6      net (fanout=409)      2.900   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X49Y72.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X48Y72.B1      net (fanout=1)        0.579   system/ipb_fabric/N01
    SLICE_X48Y72.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y76.B4      net (fanout=39)       0.562   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y76.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X47Y75.C2      net (fanout=1)        0.725   system/ipb_fabric/N36
    SLICE_X47Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X47Y75.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X47Y75.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X28Y92.B2      net (fanout=4)        1.959   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X28Y92.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X28Y92.A5      net (fanout=7)        0.313   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X28Y92.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X30Y94.A5      net (fanout=7)        0.446   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X30Y94.A       Tilo                  0.068   system/buffers/data_from_fpga<2><2>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y75.SR      net (fanout=15)       1.843   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y75.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.154ns (1.766ns logic, 12.388ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X42Y75.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.449ns (Levels of Logic = 9)
  Clock Path Skew:      -0.076ns (3.086 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X66Y40.A3      net (fanout=68)       3.116   system/ipb_arb/src<1>
    SLICE_X66Y40.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y72.D5      net (fanout=110)      2.790   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y72.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X48Y72.B1      net (fanout=1)        0.579   system/ipb_fabric/N01
    SLICE_X48Y72.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y76.B4      net (fanout=39)       0.562   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y76.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X47Y75.C2      net (fanout=1)        0.725   system/ipb_fabric/N36
    SLICE_X47Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X47Y75.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X47Y75.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X28Y92.B2      net (fanout=4)        1.959   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X28Y92.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X28Y92.A5      net (fanout=7)        0.313   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X28Y92.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X30Y94.A5      net (fanout=7)        0.446   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X30Y94.A       Tilo                  0.068   system/buffers/data_from_fpga<2><2>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y75.SR      net (fanout=15)       1.843   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y75.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.449ns (1.766ns logic, 12.683ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.343ns (Levels of Logic = 9)
  Clock Path Skew:      -0.076ns (3.086 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X66Y40.A4      net (fanout=69)       3.010   system/ipb_arb/src<0>
    SLICE_X66Y40.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y72.D5      net (fanout=110)      2.790   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y72.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X48Y72.B1      net (fanout=1)        0.579   system/ipb_fabric/N01
    SLICE_X48Y72.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y76.B4      net (fanout=39)       0.562   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y76.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X47Y75.C2      net (fanout=1)        0.725   system/ipb_fabric/N36
    SLICE_X47Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X47Y75.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X47Y75.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X28Y92.B2      net (fanout=4)        1.959   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X28Y92.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X28Y92.A5      net (fanout=7)        0.313   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X28Y92.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X30Y94.A5      net (fanout=7)        0.446   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X30Y94.A       Tilo                  0.068   system/buffers/data_from_fpga<2><2>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y75.SR      net (fanout=15)       1.843   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y75.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.343ns (1.766ns logic, 12.577ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.154ns (Levels of Logic = 9)
  Clock Path Skew:      -0.076ns (3.086 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X54Y39.B2      net (fanout=69)       2.711   system/ipb_arb/src<0>
    SLICE_X54Y39.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X49Y72.D6      net (fanout=409)      2.900   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X49Y72.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X48Y72.B1      net (fanout=1)        0.579   system/ipb_fabric/N01
    SLICE_X48Y72.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y76.B4      net (fanout=39)       0.562   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y76.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X47Y75.C2      net (fanout=1)        0.725   system/ipb_fabric/N36
    SLICE_X47Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X47Y75.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X47Y75.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X28Y92.B2      net (fanout=4)        1.959   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X28Y92.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X28Y92.A5      net (fanout=7)        0.313   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X28Y92.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X30Y94.A5      net (fanout=7)        0.446   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X30Y94.A       Tilo                  0.068   system/buffers/data_from_fpga<2><2>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y75.SR      net (fanout=15)       1.843   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y75.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.154ns (1.766ns logic, 12.388ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/control_process.readCounter_0 (SLICE_X30Y95.CE), 525 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/control_process.readCounter_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.722ns (Levels of Logic = 10)
  Clock Path Skew:      -0.236ns (2.926 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/control_process.readCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X66Y40.A3      net (fanout=68)       3.116   system/ipb_arb/src<1>
    SLICE_X66Y40.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y72.D5      net (fanout=110)      2.790   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y72.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X48Y72.B1      net (fanout=1)        0.579   system/ipb_fabric/N01
    SLICE_X48Y72.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y76.B4      net (fanout=39)       0.562   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y76.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X47Y75.C2      net (fanout=1)        0.725   system/ipb_fabric/N36
    SLICE_X47Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X47Y75.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X47Y75.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X28Y92.B2      net (fanout=4)        1.959   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X28Y92.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X28Y92.A5      net (fanout=7)        0.313   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X28Y92.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X29Y95.A3      net (fanout=7)        0.734   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X29Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/Mmux_control_process.readState[1]_X_72_o_Mux_25_o11
    SLICE_X30Y95.B2      net (fanout=1)        0.610   system/sram2_if/sramInterface/control_process.readState[1]_X_72_o_Mux_25_o_inv_inv
    SLICE_X30Y95.B       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n0225_inv1
    SLICE_X30Y95.CE      net (fanout=1)        0.379   system/sram2_if/sramInterface/_n0225_inv
    SLICE_X30Y95.CLK     Tceck                 0.284   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/control_process.readCounter_0
    -------------------------------------------------  ---------------------------
    Total                                     13.722ns (1.605ns logic, 12.117ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/control_process.readCounter_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.616ns (Levels of Logic = 10)
  Clock Path Skew:      -0.236ns (2.926 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/control_process.readCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X66Y40.A4      net (fanout=69)       3.010   system/ipb_arb/src<0>
    SLICE_X66Y40.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y72.D5      net (fanout=110)      2.790   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y72.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X48Y72.B1      net (fanout=1)        0.579   system/ipb_fabric/N01
    SLICE_X48Y72.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y76.B4      net (fanout=39)       0.562   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y76.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X47Y75.C2      net (fanout=1)        0.725   system/ipb_fabric/N36
    SLICE_X47Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X47Y75.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X47Y75.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X28Y92.B2      net (fanout=4)        1.959   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X28Y92.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X28Y92.A5      net (fanout=7)        0.313   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X28Y92.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X29Y95.A3      net (fanout=7)        0.734   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X29Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/Mmux_control_process.readState[1]_X_72_o_Mux_25_o11
    SLICE_X30Y95.B2      net (fanout=1)        0.610   system/sram2_if/sramInterface/control_process.readState[1]_X_72_o_Mux_25_o_inv_inv
    SLICE_X30Y95.B       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n0225_inv1
    SLICE_X30Y95.CE      net (fanout=1)        0.379   system/sram2_if/sramInterface/_n0225_inv
    SLICE_X30Y95.CLK     Tceck                 0.284   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/control_process.readCounter_0
    -------------------------------------------------  ---------------------------
    Total                                     13.616ns (1.605ns logic, 12.011ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/control_process.readCounter_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.427ns (Levels of Logic = 10)
  Clock Path Skew:      -0.236ns (2.926 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/control_process.readCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X54Y39.B2      net (fanout=69)       2.711   system/ipb_arb/src<0>
    SLICE_X54Y39.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X49Y72.D6      net (fanout=409)      2.900   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X49Y72.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X48Y72.B1      net (fanout=1)        0.579   system/ipb_fabric/N01
    SLICE_X48Y72.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y76.B4      net (fanout=39)       0.562   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y76.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X47Y75.C2      net (fanout=1)        0.725   system/ipb_fabric/N36
    SLICE_X47Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X47Y75.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X47Y75.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X28Y92.B2      net (fanout=4)        1.959   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X28Y92.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X28Y92.A5      net (fanout=7)        0.313   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X28Y92.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X29Y95.A3      net (fanout=7)        0.734   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X29Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/Mmux_control_process.readState[1]_X_72_o_Mux_25_o11
    SLICE_X30Y95.B2      net (fanout=1)        0.610   system/sram2_if/sramInterface/control_process.readState[1]_X_72_o_Mux_25_o_inv_inv
    SLICE_X30Y95.B       Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n0225_inv1
    SLICE_X30Y95.CE      net (fanout=1)        0.379   system/sram2_if/sramInterface/_n0225_inv
    SLICE_X30Y95.CLK     Tceck                 0.284   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/control_process.readCounter_0
    -------------------------------------------------  ---------------------------
    Total                                     13.427ns (1.605ns logic, 11.822ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_35 (SLICE_X34Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_20 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.371ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (1.417 - 1.327)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_20 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y80.CQ      Tcko                  0.098   system/regs_from_ipbus<8><20>
                                                       system/ipb_sys_regs/regs_8_20
    SLICE_X34Y83.D5      net (fanout=58)       0.170   system/regs_from_ipbus<8><20>
    SLICE_X34Y83.D       Tilo                  0.034   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/buffers/Mmux_SRAM2_O_data291
    SLICE_X34Y83.BX      net (fanout=1)        0.145   system/sram_r[2]_data<35>
    SLICE_X34Y83.CLK     Tckdi       (-Th)     0.076   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                      0.371ns (0.056ns logic, 0.315ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_25 (SLICE_X18Y100.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_25 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.100ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.050 - 0.041)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_25 to system/sram2_if/bist/prbsPatterGenerator/pdata_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y100.AMUX   Tshcko                0.130   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<16>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_25
    SLICE_X18Y100.B5     net (fanout=1)        0.069   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<25>
    SLICE_X18Y100.CLK    Tah         (-Th)     0.099   system/sram2_if/data_from_bist<31>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<25>_rt
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_25
    -------------------------------------------------  ---------------------------
    Total                                      0.100ns (0.031ns logic, 0.069ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/addr_rr_5 (SLICE_X15Y89.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/addr_rrr_5 (FF)
  Destination:          system/sram2_if/bist/addr_rr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.436 - 0.403)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/addr_rrr_5 to system/sram2_if/bist/addr_rr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.BQ      Tcko                  0.115   system/sram2_if/bist/addr_rrr<7>
                                                       system/sram2_if/bist/addr_rrr_5
    SLICE_X15Y89.BX      net (fanout=1)        0.099   system/sram2_if/bist/addr_rrr<5>
    SLICE_X15Y89.CLK     Tckdi       (-Th)     0.076   system/sram2_if/bist/addr_rr<7>
                                                       system/sram2_if/bist/addr_rr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.039ns logic, 0.099ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X10Y87.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12995660 paths analyzed, 15230 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.780ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8 (SLICE_X67Y143.CE), 33290 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.580ns (Levels of Logic = 12)
  Clock Path Skew:      -0.115ns (1.399 - 1.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X66Y40.A3      net (fanout=68)       3.116   system/ipb_arb/src<1>
    SLICE_X66Y40.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y70.D2      net (fanout=110)      2.954   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y70.D       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X49Y72.A4      net (fanout=1)        0.412   system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X49Y72.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_usr_fabric/GND_364_o_INV_1028_o13
    SLICE_X53Y63.D2      net (fanout=6)        1.038   system/ipb_usr_fabric/GND_364_o_INV_1028_o1
    SLICE_X53Y63.D       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                       system/ipb_usr_fabric/Mmux_n039823
    SLICE_X53Y63.C2      net (fanout=1)        0.463   system/ipb_usr_fabric/Mmux_n039822
    SLICE_X53Y63.C       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                       system/ipb_usr_fabric/Mmux_n039824
    SLICE_X66Y42.B5      net (fanout=60)       1.913   system/ipb_usr_fabric/n0398<1>
    SLICE_X66Y42.BMUX    Tilo                  0.221   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X66Y42.A5      net (fanout=2)        0.318   user_ipb_mosi[12]_ipb_strobe
    SLICE_X66Y42.A       Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X50Y47.D5      net (fanout=1)        1.171   user_ipb_miso[12]_ipb_ack
    SLICE_X50Y47.D       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X50Y47.C6      net (fanout=1)        0.121   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X50Y47.C       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y101.A4     net (fanout=18)       3.431   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y101.A      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_d_clk_cdce_o
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next3
    SLICE_X57Y107.B2     net (fanout=1)        1.136   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next3
    SLICE_X57Y107.BMUX   Tilo                  0.197   system/phy_en.phy_ipb_ctrl/trans/sm/state<2>_0
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X63Y123.A4     net (fanout=4)        1.151   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X63Y123.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ARP/next_addr.addr_to_set_buf<5>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X67Y143.CE     net (fanout=3)        1.559   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X67Y143.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/raddr<8>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8
    -------------------------------------------------  ---------------------------
    Total                                     20.580ns (1.797ns logic, 18.783ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.474ns (Levels of Logic = 12)
  Clock Path Skew:      -0.115ns (1.399 - 1.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X66Y40.A3      net (fanout=68)       3.116   system/ipb_arb/src<1>
    SLICE_X66Y40.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y70.D2      net (fanout=110)      2.954   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y70.D       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X49Y72.A4      net (fanout=1)        0.412   system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X49Y72.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_usr_fabric/GND_364_o_INV_1028_o13
    SLICE_X53Y62.C3      net (fanout=6)        0.918   system/ipb_usr_fabric/GND_364_o_INV_1028_o1
    SLICE_X53Y62.C       Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                       system/ipb_usr_fabric/Mmux_n039812
    SLICE_X53Y62.D3      net (fanout=1)        0.333   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X53Y62.D       Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                       system/ipb_usr_fabric/Mmux_n039813
    SLICE_X66Y42.B2      net (fanout=59)       2.056   system/ipb_usr_fabric/n0398<0>
    SLICE_X66Y42.BMUX    Tilo                  0.222   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X66Y42.A5      net (fanout=2)        0.318   user_ipb_mosi[12]_ipb_strobe
    SLICE_X66Y42.A       Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X50Y47.D5      net (fanout=1)        1.171   user_ipb_miso[12]_ipb_ack
    SLICE_X50Y47.D       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X50Y47.C6      net (fanout=1)        0.121   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X50Y47.C       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y101.A4     net (fanout=18)       3.431   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y101.A      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_d_clk_cdce_o
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next3
    SLICE_X57Y107.B2     net (fanout=1)        1.136   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next3
    SLICE_X57Y107.BMUX   Tilo                  0.197   system/phy_en.phy_ipb_ctrl/trans/sm/state<2>_0
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X63Y123.A4     net (fanout=4)        1.151   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X63Y123.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ARP/next_addr.addr_to_set_buf<5>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X67Y143.CE     net (fanout=3)        1.559   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X67Y143.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/raddr<8>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8
    -------------------------------------------------  ---------------------------
    Total                                     20.474ns (1.798ns logic, 18.676ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8 (FF)
  Requirement:          32.000ns
  Data Path Delay:      20.474ns (Levels of Logic = 12)
  Clock Path Skew:      -0.115ns (1.399 - 1.514)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X66Y40.A4      net (fanout=69)       3.010   system/ipb_arb/src<0>
    SLICE_X66Y40.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y70.D2      net (fanout=110)      2.954   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y70.D       Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                       system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X49Y72.A4      net (fanout=1)        0.412   system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X49Y72.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_usr_fabric/GND_364_o_INV_1028_o13
    SLICE_X53Y63.D2      net (fanout=6)        1.038   system/ipb_usr_fabric/GND_364_o_INV_1028_o1
    SLICE_X53Y63.D       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                       system/ipb_usr_fabric/Mmux_n039823
    SLICE_X53Y63.C2      net (fanout=1)        0.463   system/ipb_usr_fabric/Mmux_n039822
    SLICE_X53Y63.C       Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                       system/ipb_usr_fabric/Mmux_n039824
    SLICE_X66Y42.B5      net (fanout=60)       1.913   system/ipb_usr_fabric/n0398<1>
    SLICE_X66Y42.BMUX    Tilo                  0.221   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X66Y42.A5      net (fanout=2)        0.318   user_ipb_mosi[12]_ipb_strobe
    SLICE_X66Y42.A       Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                       usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X50Y47.D5      net (fanout=1)        1.171   user_ipb_miso[12]_ipb_ack
    SLICE_X50Y47.D       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X50Y47.C6      net (fanout=1)        0.121   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X50Y47.C       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y101.A4     net (fanout=18)       3.431   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y101.A      Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/debug_test_d_clk_cdce_o
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next3
    SLICE_X57Y107.B2     net (fanout=1)        1.136   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next3
    SLICE_X57Y107.BMUX   Tilo                  0.197   system/phy_en.phy_ipb_ctrl/trans/sm/state<2>_0
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X63Y123.A4     net (fanout=4)        1.151   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X63Y123.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ARP/next_addr.addr_to_set_buf<5>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o1
    SLICE_X67Y143.CE     net (fanout=3)        1.559   system/phy_en.phy_ipb_ctrl/trans/iface/dnext_dinit_d_OR_265_o
    SLICE_X67Y143.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/raddr<8>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/raddr_8
    -------------------------------------------------  ---------------------------
    Total                                     20.474ns (1.797ns logic, 18.677ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X3Y21.WEAU2), 16643 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.675ns (Levels of Logic = 12)
  Clock Path Skew:      0.034ns (1.004 - 0.970)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y80.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X66Y40.A3         net (fanout=68)       3.116   system/ipb_arb/src<1>
    SLICE_X66Y40.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y70.D2         net (fanout=110)      2.954   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y70.D          Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                          system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X49Y72.A4         net (fanout=1)        0.412   system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X49Y72.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_usr_fabric/GND_364_o_INV_1028_o13
    SLICE_X53Y63.D2         net (fanout=6)        1.038   system/ipb_usr_fabric/GND_364_o_INV_1028_o1
    SLICE_X53Y63.D          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                          system/ipb_usr_fabric/Mmux_n039823
    SLICE_X53Y63.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/Mmux_n039822
    SLICE_X53Y63.C          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                          system/ipb_usr_fabric/Mmux_n039824
    SLICE_X66Y42.B5         net (fanout=60)       1.913   system/ipb_usr_fabric/n0398<1>
    SLICE_X66Y42.BMUX       Tilo                  0.221   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X66Y42.A5         net (fanout=2)        0.318   user_ipb_mosi[12]_ipb_strobe
    SLICE_X66Y42.A          Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X50Y47.D5         net (fanout=1)        1.171   user_ipb_miso[12]_ipb_ack
    SLICE_X50Y47.D          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X50Y47.C6         net (fanout=1)        0.121   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X50Y47.C          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X57Y105.A4        net (fanout=18)       3.572   system/ipb_from_fabric_ipb_ack
    SLICE_X57Y105.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X57Y105.B3        net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X57Y105.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X68Y122.A2        net (fanout=7)        1.928   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X68Y122.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y21.WEAU2      net (fanout=64)       1.469   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y21.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        20.675ns (1.865ns logic, 18.810ns route)
                                                          (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.569ns (Levels of Logic = 12)
  Clock Path Skew:      0.034ns (1.004 - 0.970)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y80.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X66Y40.A3         net (fanout=68)       3.116   system/ipb_arb/src<1>
    SLICE_X66Y40.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y70.D2         net (fanout=110)      2.954   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y70.D          Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                          system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X49Y72.A4         net (fanout=1)        0.412   system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X49Y72.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_usr_fabric/GND_364_o_INV_1028_o13
    SLICE_X53Y62.C3         net (fanout=6)        0.918   system/ipb_usr_fabric/GND_364_o_INV_1028_o1
    SLICE_X53Y62.C          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039812
    SLICE_X53Y62.D3         net (fanout=1)        0.333   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X53Y62.D          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039813
    SLICE_X66Y42.B2         net (fanout=59)       2.056   system/ipb_usr_fabric/n0398<0>
    SLICE_X66Y42.BMUX       Tilo                  0.222   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X66Y42.A5         net (fanout=2)        0.318   user_ipb_mosi[12]_ipb_strobe
    SLICE_X66Y42.A          Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X50Y47.D5         net (fanout=1)        1.171   user_ipb_miso[12]_ipb_ack
    SLICE_X50Y47.D          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X50Y47.C6         net (fanout=1)        0.121   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X50Y47.C          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X57Y105.A4        net (fanout=18)       3.572   system/ipb_from_fabric_ipb_ack
    SLICE_X57Y105.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X57Y105.B3        net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X57Y105.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X68Y122.A2        net (fanout=7)        1.928   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X68Y122.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y21.WEAU2      net (fanout=64)       1.469   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y21.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        20.569ns (1.866ns logic, 18.703ns route)
                                                          (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.569ns (Levels of Logic = 12)
  Clock Path Skew:      0.034ns (1.004 - 0.970)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y80.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X66Y40.A4         net (fanout=69)       3.010   system/ipb_arb/src<0>
    SLICE_X66Y40.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y70.D2         net (fanout=110)      2.954   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y70.D          Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                          system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X49Y72.A4         net (fanout=1)        0.412   system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X49Y72.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_usr_fabric/GND_364_o_INV_1028_o13
    SLICE_X53Y63.D2         net (fanout=6)        1.038   system/ipb_usr_fabric/GND_364_o_INV_1028_o1
    SLICE_X53Y63.D          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                          system/ipb_usr_fabric/Mmux_n039823
    SLICE_X53Y63.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/Mmux_n039822
    SLICE_X53Y63.C          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                          system/ipb_usr_fabric/Mmux_n039824
    SLICE_X66Y42.B5         net (fanout=60)       1.913   system/ipb_usr_fabric/n0398<1>
    SLICE_X66Y42.BMUX       Tilo                  0.221   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X66Y42.A5         net (fanout=2)        0.318   user_ipb_mosi[12]_ipb_strobe
    SLICE_X66Y42.A          Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X50Y47.D5         net (fanout=1)        1.171   user_ipb_miso[12]_ipb_ack
    SLICE_X50Y47.D          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X50Y47.C6         net (fanout=1)        0.121   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X50Y47.C          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X57Y105.A4        net (fanout=18)       3.572   system/ipb_from_fabric_ipb_ack
    SLICE_X57Y105.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X57Y105.B3        net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X57Y105.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X68Y122.A2        net (fanout=7)        1.928   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X68Y122.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y21.WEAU2      net (fanout=64)       1.469   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y21.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        20.569ns (1.865ns logic, 18.704ns route)
                                                          (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X3Y21.WEAU3), 16643 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.675ns (Levels of Logic = 12)
  Clock Path Skew:      0.034ns (1.004 - 0.970)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y80.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X66Y40.A3         net (fanout=68)       3.116   system/ipb_arb/src<1>
    SLICE_X66Y40.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y70.D2         net (fanout=110)      2.954   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y70.D          Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                          system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X49Y72.A4         net (fanout=1)        0.412   system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X49Y72.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_usr_fabric/GND_364_o_INV_1028_o13
    SLICE_X53Y63.D2         net (fanout=6)        1.038   system/ipb_usr_fabric/GND_364_o_INV_1028_o1
    SLICE_X53Y63.D          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                          system/ipb_usr_fabric/Mmux_n039823
    SLICE_X53Y63.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/Mmux_n039822
    SLICE_X53Y63.C          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                          system/ipb_usr_fabric/Mmux_n039824
    SLICE_X66Y42.B5         net (fanout=60)       1.913   system/ipb_usr_fabric/n0398<1>
    SLICE_X66Y42.BMUX       Tilo                  0.221   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X66Y42.A5         net (fanout=2)        0.318   user_ipb_mosi[12]_ipb_strobe
    SLICE_X66Y42.A          Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X50Y47.D5         net (fanout=1)        1.171   user_ipb_miso[12]_ipb_ack
    SLICE_X50Y47.D          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X50Y47.C6         net (fanout=1)        0.121   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X50Y47.C          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X57Y105.A4        net (fanout=18)       3.572   system/ipb_from_fabric_ipb_ack
    SLICE_X57Y105.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X57Y105.B3        net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X57Y105.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X68Y122.A2        net (fanout=7)        1.928   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X68Y122.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y21.WEAU3      net (fanout=64)       1.469   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y21.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        20.675ns (1.865ns logic, 18.810ns route)
                                                          (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.569ns (Levels of Logic = 12)
  Clock Path Skew:      0.034ns (1.004 - 0.970)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y80.CQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X66Y40.A3         net (fanout=68)       3.116   system/ipb_arb/src<1>
    SLICE_X66Y40.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y70.D2         net (fanout=110)      2.954   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y70.D          Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                          system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X49Y72.A4         net (fanout=1)        0.412   system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X49Y72.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_usr_fabric/GND_364_o_INV_1028_o13
    SLICE_X53Y62.C3         net (fanout=6)        0.918   system/ipb_usr_fabric/GND_364_o_INV_1028_o1
    SLICE_X53Y62.C          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039812
    SLICE_X53Y62.D3         net (fanout=1)        0.333   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X53Y62.D          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039813
    SLICE_X66Y42.B2         net (fanout=59)       2.056   system/ipb_usr_fabric/n0398<0>
    SLICE_X66Y42.BMUX       Tilo                  0.222   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X66Y42.A5         net (fanout=2)        0.318   user_ipb_mosi[12]_ipb_strobe
    SLICE_X66Y42.A          Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X50Y47.D5         net (fanout=1)        1.171   user_ipb_miso[12]_ipb_ack
    SLICE_X50Y47.D          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X50Y47.C6         net (fanout=1)        0.121   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X50Y47.C          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X57Y105.A4        net (fanout=18)       3.572   system/ipb_from_fabric_ipb_ack
    SLICE_X57Y105.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X57Y105.B3        net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X57Y105.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X68Y122.A2        net (fanout=7)        1.928   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X68Y122.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y21.WEAU3      net (fanout=64)       1.469   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y21.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        20.569ns (1.866ns logic, 18.703ns route)
                                                          (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      20.569ns (Levels of Logic = 12)
  Clock Path Skew:      0.034ns (1.004 - 0.970)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y80.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X66Y40.A4         net (fanout=69)       3.010   system/ipb_arb/src<0>
    SLICE_X66Y40.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y70.D2         net (fanout=110)      2.954   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y70.D          Tilo                  0.068   system/ipb_sys_regs/addr_curr<6>
                                                          system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X49Y72.A4         net (fanout=1)        0.412   system/ipb_usr_fabric/GND_364_o_INV_1028_o12
    SLICE_X49Y72.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_usr_fabric/GND_364_o_INV_1028_o13
    SLICE_X53Y63.D2         net (fanout=6)        1.038   system/ipb_usr_fabric/GND_364_o_INV_1028_o1
    SLICE_X53Y63.D          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                          system/ipb_usr_fabric/Mmux_n039823
    SLICE_X53Y63.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/Mmux_n039822
    SLICE_X53Y63.C          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                          system/ipb_usr_fabric/Mmux_n039824
    SLICE_X66Y42.B5         net (fanout=60)       1.913   system/ipb_usr_fabric/n0398<1>
    SLICE_X66Y42.BMUX       Tilo                  0.221   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X66Y42.A5         net (fanout=2)        0.318   user_ipb_mosi[12]_ipb_strobe
    SLICE_X66Y42.A          Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X50Y47.D5         net (fanout=1)        1.171   user_ipb_miso[12]_ipb_ack
    SLICE_X50Y47.D          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X50Y47.C6         net (fanout=1)        0.121   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X50Y47.C          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X57Y105.A4        net (fanout=18)       3.572   system/ipb_from_fabric_ipb_ack
    SLICE_X57Y105.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X57Y105.B3        net (fanout=1)        0.335   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X57Y105.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X68Y122.A2        net (fanout=7)        1.928   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X68Y122.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X3Y21.WEAU3      net (fanout=64)       1.469   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X3Y21.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        20.569ns (1.865ns logic, 18.704ns route)
                                                          (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/reply_8 (SLICE_X20Y39.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/mst.i2c_m/u2/reg_0 (FF)
  Destination:          system/mst.i2c_m/u2/reply_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.700 - 0.595)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/mst.i2c_m/u2/reg_0 to system/mst.i2c_m/u2/reply_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.AQ      Tcko                  0.098   system/mst.i2c_m/u2/reg<3>
                                                       system/mst.i2c_m/u2/reg_0
    SLICE_X20Y39.A5      net (fanout=2)        0.115   system/mst.i2c_m/u2/reg<0>
    SLICE_X20Y39.CLK     Tah         (-Th)     0.101   system/reg_i2c_reply<15>
                                                       system/mst.i2c_m/u2/Mmux_reply[31]_GND_441_o_mux_139_OUT311
                                                       system/mst.i2c_m/u2/reply_8
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (-0.003ns logic, 0.115ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/reply_10 (SLICE_X20Y39.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/mst.i2c_m/u2/reg_2 (FF)
  Destination:          system/mst.i2c_m/u2/reply_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.700 - 0.595)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/mst.i2c_m/u2/reg_2 to system/mst.i2c_m/u2/reply_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.CQ      Tcko                  0.098   system/mst.i2c_m/u2/reg<3>
                                                       system/mst.i2c_m/u2/reg_2
    SLICE_X20Y39.B5      net (fanout=2)        0.115   system/mst.i2c_m/u2/reg<2>
    SLICE_X20Y39.CLK     Tah         (-Th)     0.099   system/reg_i2c_reply<15>
                                                       system/mst.i2c_m/u2/Mmux_reply[31]_GND_441_o_mux_139_OUT21
                                                       system/mst.i2c_m/u2/reply_10
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (-0.001ns logic, 0.115ns route)
                                                       (-0.9% logic, 100.9% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/wrdata_1 (SLICE_X17Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/mst.i2c_m/u2/datatoslave_reg_1 (FF)
  Destination:          system/mst.i2c_m/u2/wrdata_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.706 - 0.601)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/mst.i2c_m/u2/datatoslave_reg_1 to system/mst.i2c_m/u2/wrdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.BQ      Tcko                  0.115   system/mst.i2c_m/u2/datatoslave_reg<3>
                                                       system/mst.i2c_m/u2/datatoslave_reg_1
    SLICE_X17Y39.BX      net (fanout=1)        0.092   system/mst.i2c_m/u2/datatoslave_reg<1>
    SLICE_X17Y39.CLK     Tckdi       (-Th)     0.076   system/mst.i2c_m/u2/wrdata<3>
                                                       system/mst.i2c_m/u2/wrdata_1
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.039ns logic, 0.092ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y28.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y14.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y27.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.190ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X37Y72.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.904ns (Levels of Logic = 8)
  Clock Path Skew:      -0.081ns (3.081 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X66Y40.A3      net (fanout=68)       3.116   system/ipb_arb/src<1>
    SLICE_X66Y40.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y72.D5      net (fanout=110)      2.790   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y72.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X48Y72.B1      net (fanout=1)        0.579   system/ipb_fabric/N01
    SLICE_X48Y72.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X49Y77.A2      net (fanout=39)       0.866   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X49Y77.A       Tilo                  0.068   system/sfp_phase_mon_stats<11>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X41Y50.A4      net (fanout=33)       1.856   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X41Y50.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X41Y50.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X41Y50.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X46Y44.B5      net (fanout=7)        0.773   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X46Y44.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X47Y43.A2      net (fanout=7)        0.600   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X47Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y72.SR      net (fanout=9)        2.427   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     14.904ns (1.556ns logic, 13.348ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.798ns (Levels of Logic = 8)
  Clock Path Skew:      -0.081ns (3.081 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X66Y40.A4      net (fanout=69)       3.010   system/ipb_arb/src<0>
    SLICE_X66Y40.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y72.D5      net (fanout=110)      2.790   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y72.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X48Y72.B1      net (fanout=1)        0.579   system/ipb_fabric/N01
    SLICE_X48Y72.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X49Y77.A2      net (fanout=39)       0.866   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X49Y77.A       Tilo                  0.068   system/sfp_phase_mon_stats<11>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X41Y50.A4      net (fanout=33)       1.856   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X41Y50.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X41Y50.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X41Y50.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X46Y44.B5      net (fanout=7)        0.773   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X46Y44.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X47Y43.A2      net (fanout=7)        0.600   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X47Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y72.SR      net (fanout=9)        2.427   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     14.798ns (1.556ns logic, 13.242ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.609ns (Levels of Logic = 8)
  Clock Path Skew:      -0.081ns (3.081 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X54Y39.B2      net (fanout=69)       2.711   system/ipb_arb/src<0>
    SLICE_X54Y39.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X49Y72.D6      net (fanout=409)      2.900   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X49Y72.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X48Y72.B1      net (fanout=1)        0.579   system/ipb_fabric/N01
    SLICE_X48Y72.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X49Y77.A2      net (fanout=39)       0.866   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X49Y77.A       Tilo                  0.068   system/sfp_phase_mon_stats<11>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X41Y50.A4      net (fanout=33)       1.856   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X41Y50.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X41Y50.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X41Y50.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X46Y44.B5      net (fanout=7)        0.773   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X46Y44.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X47Y43.A2      net (fanout=7)        0.600   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X47Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y72.SR      net (fanout=9)        2.427   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     14.609ns (1.556ns logic, 13.053ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_1 (SLICE_X37Y72.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.904ns (Levels of Logic = 8)
  Clock Path Skew:      -0.081ns (3.081 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X66Y40.A3      net (fanout=68)       3.116   system/ipb_arb/src<1>
    SLICE_X66Y40.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y72.D5      net (fanout=110)      2.790   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y72.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X48Y72.B1      net (fanout=1)        0.579   system/ipb_fabric/N01
    SLICE_X48Y72.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X49Y77.A2      net (fanout=39)       0.866   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X49Y77.A       Tilo                  0.068   system/sfp_phase_mon_stats<11>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X41Y50.A4      net (fanout=33)       1.856   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X41Y50.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X41Y50.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X41Y50.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X46Y44.B5      net (fanout=7)        0.773   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X46Y44.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X47Y43.A2      net (fanout=7)        0.600   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X47Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y72.SR      net (fanout=9)        2.427   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     14.904ns (1.556ns logic, 13.348ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.798ns (Levels of Logic = 8)
  Clock Path Skew:      -0.081ns (3.081 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X66Y40.A4      net (fanout=69)       3.010   system/ipb_arb/src<0>
    SLICE_X66Y40.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y72.D5      net (fanout=110)      2.790   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y72.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X48Y72.B1      net (fanout=1)        0.579   system/ipb_fabric/N01
    SLICE_X48Y72.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X49Y77.A2      net (fanout=39)       0.866   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X49Y77.A       Tilo                  0.068   system/sfp_phase_mon_stats<11>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X41Y50.A4      net (fanout=33)       1.856   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X41Y50.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X41Y50.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X41Y50.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X46Y44.B5      net (fanout=7)        0.773   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X46Y44.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X47Y43.A2      net (fanout=7)        0.600   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X47Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y72.SR      net (fanout=9)        2.427   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     14.798ns (1.556ns logic, 13.242ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.609ns (Levels of Logic = 8)
  Clock Path Skew:      -0.081ns (3.081 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X54Y39.B2      net (fanout=69)       2.711   system/ipb_arb/src<0>
    SLICE_X54Y39.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X49Y72.D6      net (fanout=409)      2.900   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X49Y72.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X48Y72.B1      net (fanout=1)        0.579   system/ipb_fabric/N01
    SLICE_X48Y72.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X49Y77.A2      net (fanout=39)       0.866   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X49Y77.A       Tilo                  0.068   system/sfp_phase_mon_stats<11>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X41Y50.A4      net (fanout=33)       1.856   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X41Y50.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X41Y50.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X41Y50.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X46Y44.B5      net (fanout=7)        0.773   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X46Y44.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X47Y43.A2      net (fanout=7)        0.600   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X47Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y72.SR      net (fanout=9)        2.427   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     14.609ns (1.556ns logic, 13.053ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_2 (SLICE_X37Y72.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.904ns (Levels of Logic = 8)
  Clock Path Skew:      -0.081ns (3.081 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X66Y40.A3      net (fanout=68)       3.116   system/ipb_arb/src<1>
    SLICE_X66Y40.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y72.D5      net (fanout=110)      2.790   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y72.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X48Y72.B1      net (fanout=1)        0.579   system/ipb_fabric/N01
    SLICE_X48Y72.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X49Y77.A2      net (fanout=39)       0.866   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X49Y77.A       Tilo                  0.068   system/sfp_phase_mon_stats<11>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X41Y50.A4      net (fanout=33)       1.856   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X41Y50.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X41Y50.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X41Y50.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X46Y44.B5      net (fanout=7)        0.773   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X46Y44.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X47Y43.A2      net (fanout=7)        0.600   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X47Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y72.SR      net (fanout=9)        2.427   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     14.904ns (1.556ns logic, 13.348ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.798ns (Levels of Logic = 8)
  Clock Path Skew:      -0.081ns (3.081 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X66Y40.A4      net (fanout=69)       3.010   system/ipb_arb/src<0>
    SLICE_X66Y40.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X49Y72.D5      net (fanout=110)      2.790   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X49Y72.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X48Y72.B1      net (fanout=1)        0.579   system/ipb_fabric/N01
    SLICE_X48Y72.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X49Y77.A2      net (fanout=39)       0.866   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X49Y77.A       Tilo                  0.068   system/sfp_phase_mon_stats<11>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X41Y50.A4      net (fanout=33)       1.856   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X41Y50.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X41Y50.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X41Y50.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X46Y44.B5      net (fanout=7)        0.773   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X46Y44.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X47Y43.A2      net (fanout=7)        0.600   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X47Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y72.SR      net (fanout=9)        2.427   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     14.798ns (1.556ns logic, 13.242ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.609ns (Levels of Logic = 8)
  Clock Path Skew:      -0.081ns (3.081 - 3.162)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y80.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X54Y39.B2      net (fanout=69)       2.711   system/ipb_arb/src<0>
    SLICE_X54Y39.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X49Y72.D6      net (fanout=409)      2.900   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X49Y72.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X48Y72.B1      net (fanout=1)        0.579   system/ipb_fabric/N01
    SLICE_X48Y72.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X49Y77.A2      net (fanout=39)       0.866   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X49Y77.A       Tilo                  0.068   system/sfp_phase_mon_stats<11>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X41Y50.A4      net (fanout=33)       1.856   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X41Y50.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X41Y50.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X41Y50.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X46Y44.B5      net (fanout=7)        0.773   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X46Y44.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X47Y43.A2      net (fanout=7)        0.600   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X47Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X37Y72.SR      net (fanout=9)        2.427   system/sram1_if/sramInterface/_n0147
    SLICE_X37Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     14.609ns (1.556ns logic, 13.053ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/ADDR_O_20 (SLICE_X37Y74.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (1.488 - 1.381)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y73.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X37Y74.A5      net (fanout=75)       0.311   system/regs_from_ipbus<8><0>
    SLICE_X37Y74.CLK     Tah         (-Th)     0.055   system/sram_w[1]_addr<20>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram1_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.043ns logic, 0.311ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X33Y41.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y41.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X33Y41.A5      net (fanout=58)       0.066   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X33Y41.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.016ns logic, 0.066ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_16 (SLICE_X44Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_16 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.461 - 0.430)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_16 to system/sram1_if/bist/prbsPatterGenerator/pdata_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.BQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<21>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_16
    SLICE_X44Y61.AX      net (fanout=1)        0.096   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<16>
    SLICE_X44Y61.CLK     Tckdi       (-Th)     0.076   system/sram1_if/data_from_bist<19>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_16
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X36Y28.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y85.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y85.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y85.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.053ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X60Y83.A6), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.908ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.909 - 0.971)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y82.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X63Y82.A2      net (fanout=1)        0.706   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<0>
    SLICE_X63Y82.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X62Y84.C3      net (fanout=1)        0.475   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X62Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X62Y84.A3      net (fanout=1)        0.352   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X62Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X62Y83.C6      net (fanout=2)        0.366   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X62Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y83.A6      net (fanout=1)        0.370   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X60Y83.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.908ns (0.639ns logic, 2.269ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.822ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.909 - 0.957)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y82.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X63Y82.A3      net (fanout=4)        0.620   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X63Y82.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X62Y84.C3      net (fanout=1)        0.475   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X62Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X62Y84.A3      net (fanout=1)        0.352   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X62Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X62Y83.C6      net (fanout=2)        0.366   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X62Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y83.A6      net (fanout=1)        0.370   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X60Y83.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (0.639ns logic, 2.183ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.823ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.BMUX    Tshcko                0.420   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9
    SLICE_X62Y84.B2      net (fanout=1)        0.723   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<9>
    SLICE_X62Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y84.C5      net (fanout=1)        0.319   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X62Y84.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D6      net (fanout=1)        0.243   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X62Y83.C5      net (fanout=2)        0.323   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y83.A6      net (fanout=1)        0.370   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X60Y83.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.823ns (0.845ns logic, 1.978ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X60Y83.A5), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.898ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.BMUX    Tshcko                0.420   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9
    SLICE_X62Y84.B2      net (fanout=1)        0.723   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<9>
    SLICE_X62Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y84.C5      net (fanout=1)        0.319   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X62Y84.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D6      net (fanout=1)        0.243   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X60Y83.B5      net (fanout=2)        0.449   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y83.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X60Y83.A5      net (fanout=1)        0.319   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y83.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.898ns (0.845ns logic, 2.053ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.885ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.AMUX    Tshcko                0.422   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X62Y84.B1      net (fanout=1)        0.708   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<8>
    SLICE_X62Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y84.C5      net (fanout=1)        0.319   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X62Y84.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D6      net (fanout=1)        0.243   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X60Y83.B5      net (fanout=2)        0.449   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y83.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X60Y83.A5      net (fanout=1)        0.319   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y83.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.885ns (0.847ns logic, 2.038ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.831ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.909 - 0.957)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y82.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X62Y84.B3      net (fanout=4)        0.739   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X62Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y84.C5      net (fanout=1)        0.319   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X62Y84.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D6      net (fanout=1)        0.243   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X60Y83.B5      net (fanout=2)        0.449   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y83.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X60Y83.A5      net (fanout=1)        0.319   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y83.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.831ns (0.762ns logic, 2.069ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X65Y80.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.773ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.896 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y87.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_13
    SLICE_X60Y87.D2      net (fanout=2)        0.491   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<13>
    SLICE_X60Y87.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X63Y87.D3      net (fanout=2)        0.575   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X63Y87.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X65Y80.CE      net (fanout=4)        0.916   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X65Y80.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (0.791ns logic, 1.982ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.682ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.896 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y87.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_12
    SLICE_X60Y87.D4      net (fanout=2)        0.400   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<12>
    SLICE_X60Y87.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X63Y87.D3      net (fanout=2)        0.575   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X63Y87.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X65Y80.CE      net (fanout=4)        0.916   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X65Y80.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (0.791ns logic, 1.891ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_1 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.665ns (Levels of Logic = 2)
  Clock Path Skew:      -0.073ns (0.896 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_1 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y84.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_1
    SLICE_X62Y87.A3      net (fanout=2)        0.756   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<1>
    SLICE_X62Y87.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X63Y87.D5      net (fanout=2)        0.202   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X63Y87.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X65Y80.CE      net (fanout=4)        0.916   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X65Y80.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.665ns (0.791ns logic, 1.874ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X64Y80.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y80.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X64Y80.AI      net (fanout=2)        0.054   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X64Y80.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (0.011ns logic, 0.054ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (SLICE_X64Y81.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y81.CQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_6
    SLICE_X64Y81.AI      net (fanout=2)        0.099   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<6>
    SLICE_X64Y81.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.011ns logic, 0.099ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (SLICE_X64Y81.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y82.CQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X64Y81.CI      net (fanout=4)        0.101   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X64Y81.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.013ns logic, 0.101ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y85.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y85.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y85.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.184ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X10Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.184ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y55.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X11Y47.C3      net (fanout=5)        1.018   system/regs_from_ipbus<11><12>
    SLICE_X11Y47.CMUX    Tilo                  0.179   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X10Y47.SR      net (fanout=2)        0.352   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X10Y47.CLK     Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.184ns (0.814ns logic, 1.370ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X10Y47.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.298ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.702ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y55.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X11Y47.C3      net (fanout=5)        1.018   system/regs_from_ipbus<11><12>
    SLICE_X11Y47.C       Tilo                  0.068   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X10Y47.CLK     net (fanout=2)        0.235   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.702ns (0.449ns logic, 1.253ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X10Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y55.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X11Y47.C3      net (fanout=5)        0.396   system/regs_from_ipbus<11><12>
    SLICE_X11Y47.CMUX    Tilo                  0.078   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X10Y47.SR      net (fanout=2)        0.133   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X10Y47.CLK     Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.247ns logic, 0.529ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X10Y47.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.642ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.642ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y55.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X11Y47.C3      net (fanout=5)        0.396   system/regs_from_ipbus<11><12>
    SLICE_X11Y47.C       Tilo                  0.034   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X10Y47.CLK     net (fanout=2)        0.097   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.642ns (0.149ns logic, 0.493ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.195ns|            0|            0|            0|     13233964|
| TS_clk125_2_n                 |      8.000ns|      4.218ns|      5.195ns|            0|            0|         2456|     13231506|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     14.730ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     20.780ns|          N/A|            0|            0|     12995660|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.190ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      2.184ns|            0|            0|            0|            2|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.184ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     18.318ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     18.318ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.053ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   20.780|         |         |         |
clk125_2_p     |   20.780|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   20.780|         |         |         |
clk125_2_p     |   20.780|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.017|         |         |         |
xpoint1_clk1_p |    6.017|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.017|         |         |         |
xpoint1_clk1_p |    6.017|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13337656 paths, 0 nets, and 57685 connections

Design statistics:
   Minimum period:  20.780ns{1}   (Maximum frequency:  48.123MHz)
   Maximum path delay from/to any node:   2.184ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 01 11:31:33 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 759 MB



