A51 MACRO ASSEMBLER  TASK2                                                                02/04/2026 15:32:58 PAGE     1


MACRO ASSEMBLER A51 V8.02c
OBJECT MODULE PLACED IN .\Objects\task2.obj
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE Source\task2.asm SET(SMALL) DEBUG PRINT(.\Listings\task2.lst) OBJECT(.\
                      Objects\task2.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     
                       2     
                       3     
                       4     
                       5     
                       6     
                       7     
                       8     
                       9     
                      10     
                      11     
                      12     
                      13     
                      14     
                      15     
                      16     
                      17     
                      18     
                      19     
                      20     
                      21     
                      22     
                      23     
                      24     
                      25     
                      26     
                      27     
                      28     
                      29     
                      30     
                      31     
                      32     
                      33     
                      34     
                      35     
                      36     
                      37     
                      38     ;********************************************************************
                      39     ; Example program for Analog Devices EVAL-ADuC841 board.
                      40     ; Based on example code from Analog Devices, 
                      41     ; author        : ADI - Apps            www.analog.com/MicroConverter
                      42     ; Date          : October 2003
                      43     ;
                      44     ; File          : blink.asm
                      45     ;
                      46     ; Hardware      : ADuC841 with clock frequency 11.0592 MHz
                      47     ; Description   : Blinks LED on port 3 pin 4 continuously.
                      48     ;                 400 ms period @ 50% duty cycle.
                      49     ;
                      50     ;********************************************************************
                      51     
                      52     $nomod51                        ; for Keil uVision - do not pre-define 8051 SFRs
                      53     ;$include (MOD841) ; load this definition file instead
                +1    54     ;REV.  1.0   30 September 2003
                +1    55     ;ADuC841   Apps, Analog Devices Inc.
  0080          +1    56     P0       DATA  080H  ;PORT 0    
  0081          +1    57     SP       DATA  081H  ;STACK POINTER     
A51 MACRO ASSEMBLER  TASK2                                                                02/04/2026 15:32:58 PAGE     2

  0082          +1    58     DPL      DATA  082H  ;DATA POINTER - LOW BYTE
  0083          +1    59     DPH      DATA  083H  ;DATA POINTER - HIGH BYTE
  0084          +1    60     DPP      DATA  084H  ;DATA POINTER - PAGE BYTE
  0087          +1    61     PCON     DATA  087H  ;POWER CONTROL
  0088          +1    62     TCON     DATA  088H  ;TIMER CONTROL
  0089          +1    63     TMOD     DATA  089H  ;TIMER MODE
  008A          +1    64     TL0      DATA  08AH  ;TIMER 0 - LOW BYTE
  008B          +1    65     TL1      DATA  08BH  ;TIMER 1 - LOW BYTE
  008C          +1    66     TH0      DATA  08CH  ;TIMER 0 - HIGH BYTE
  008D          +1    67     TH1      DATA  08DH  ;TIMER 1 - HIGH BYTE
  0090          +1    68     P1       DATA  090H  ;PORT 1
  0091          +1    69     I2CADD1  DATA  091H  ;I2C ADDRESS REGISTER1
  0092          +1    70     I2CADD2  DATA  092H  ;I2C ADDRESS REGISTER2
  0093          +1    71     I2CADD3  DATA  093H  ;I2C ADDRESS REGISTER3
  0098          +1    72     SCON     DATA  098H  ;SERIAL PORT CONTROL
  0099          +1    73     SBUF     DATA  099H  ;SERIAL PORT BUFFER
  009A          +1    74     I2CDAT   DATA  09AH  ;I2C DATA REGISTER
  009B          +1    75     I2CADD   DATA  09BH  ;I2C ADDRESS REGISTER
  009E          +1    76     T3CON    DATA  09EH  ;TIMER 3 CONTROL
  009D          +1    77     T3FD     DATA  09DH  ;TIMER 3 FRACTIONAL DIVIDER
  00A0          +1    78     P2       DATA  0A0H  ;PORT 2
  00A1          +1    79     TIMECON  DATA  0A1H  ;TIC CONTROL
  00A2          +1    80     HTHSEC   DATA  0A2H  ;TIC - HTHSEC DATA
  00A3          +1    81     SEC      DATA  0A3H  ;TIC - SEC DATA
  00A4          +1    82     MIN      DATA  0A4H  ;TIC - MIN DATA
  00A5          +1    83     HOUR     DATA  0A5H  ;TIC - HOUR DATA
  00A6          +1    84     INTVAL   DATA  0A6H  ;TIC INTERVAL REGISTER
  00A7          +1    85     DPCON    DATA  0A7H  ;DUAL DATA POINTER CONTROL REGISTER
  00A8          +1    86     IE       DATA  0A8H  ;INTERRUPT ENABLE 1
  00A9          +1    87     IEIP2    DATA  0A9H  ;INTERRUPT ENABLE 2
  00AE          +1    88     PWMCON   DATA  0AEH  ;PWM CONTROL REGISTER
  00AF          +1    89     CFG841   DATA  0AFH  ;GENERAL FLASH/PWM CONTROL REGISTER
  00B0          +1    90     P3       DATA  0B0H  ;PORT 3
  00B1          +1    91     PWM0L    DATA  0B1H  ;PWM DATA REGISTER
  00B2          +1    92     PWM0H    DATA  0B2H  ;PWM DATA REGISTER
  00B3          +1    93     PWM1L    DATA  0B3H  ;PWM DATA REGISTER
  00B4          +1    94     PWM1H    DATA  0B4H  ;PWM DATA REGISTER
  00B7          +1    95     SPH      DATA  0B7H  ;EXTENDED STACK POINTER REGISTER
  00B8          +1    96     IP       DATA  0B8H  ;INTERRUPT PRIORITY
  00B9          +1    97     ECON     DATA  0B9H  ;FLASH EEPROM CONTROL
  00BC          +1    98     EDATA1   DATA  0BCH  ;FLASH EEPROM DATA1 
  00BD          +1    99     EDATA2   DATA  0BDH  ;FLASH EEPROM DATA2 
  00BE          +1   100     EDATA3   DATA  0BEH  ;FLASH EEPROM DATA3 
  00BF          +1   101     EDATA4   DATA  0BFH  ;FLASH EEPROM DATA4 
  00C0          +1   102     WDCON    DATA  0C0H  ;WATCHDOG TIMER CONTROL
  00C2          +1   103     CHIPID   DATA  0C2H  ;CHIPID REGISTER
  00C6          +1   104     EADRL    DATA  0C6H  ;FLASH EEPROM PAGE ADDRESS - LOW BYTE
  00C7          +1   105     EADRH    DATA  0C7H  ;FLASH EEPROM PAGE ADDRESS - LOW BYTE
  00C8          +1   106     T2CON    DATA  0C8H  ;TIMER 2 CONTROL
  00CA          +1   107     RCAP2L   DATA  0CAH  ;TIMER 2 CAPTURE REGISTER - LOW BYTE
  00CB          +1   108     RCAP2H   DATA  0CBH  ;TIMER 2 CAPTURE REGISTER - HIGH BYTE
  00CC          +1   109     TL2      DATA  0CCH  ;TIMER 2 - LOW BYTE
  00CD          +1   110     TH2      DATA  0CDH  ;TIMER 2 - HIGH BYTE
  00D0          +1   111     PSW      DATA  0D0H  ;PROGRAM STATUS WORD
  00D2          +1   112     DMAL     DATA  0D2H  ;DMA ADDRESS LOW BYTE
  00D3          +1   113     DMAH     DATA  0D3H  ;DMA ADDRESS HIGH BYTE
  00D4          +1   114     DMAP     DATA  0D4H  ;DMA ADDRESS PAGE BYTE
  00D7          +1   115     PLLCON   DATA  0D7H  ;PLL CONTROL
  00D8          +1   116     ADCCON2  DATA  0D8H  ;ADC CONTROL
  00D9          +1   117     ADCDATAL DATA  0D9H  ;ADC DATA LOW BYTE
  00DA          +1   118     ADCDATAH DATA  0DAH  ;ADC DATA HIGH BYTE
  00DF          +1   119     PSMCON   DATA  0DFH  ;POWER SUPPLY MONITOR
  00E0          +1   120     ACC      DATA  0E0H  ;ACCUMULATOR
  00E8          +1   121     DCON     DATA  0E8H  ;D1 AND D0 CONTROL
  00E8          +1   122     I2CCON   DATA  0E8H  ;I2C CONTROL
  00EF          +1   123     ADCCON1  DATA  0EFH  ;ADC CONTROL
A51 MACRO ASSEMBLER  TASK2                                                                02/04/2026 15:32:58 PAGE     3

  00F0          +1   124     B        DATA  0F0H  ;MULTIPLICATION REGISTER
  00F1          +1   125     ADCOFSL  DATA  0F1H  ;ADC OFFSET LOW BYTE
  00F2          +1   126     ADCOFSH  DATA  0F2H  ;ADC OFFSET HIGH BYTE
  00F3          +1   127     ADCGAINL DATA  0F3H  ;ADC GAIN LOW BYTE
  00F4          +1   128     ADCGAINH DATA  0F4H  ;ADC GAIN HIGH BYTE
  00F5          +1   129     ADCCON3  DATA  0F5H  ;ADC CONTROL
  00F7          +1   130     SPIDAT   DATA  0F7H  ;SPI DATA REGISTER
  00F8          +1   131     SPICON   DATA  0F8H  ;SPI CONTROL REGISTER
  00F9          +1   132     DAC0L    DATA  0F9H  ;DAC0 LOW BYTE
  00FA          +1   133     DAC0H    DATA  0FAH  ;DAC0 HIGH BYTE
  00FB          +1   134     DAC1L    DATA  0FBH  ;DAC1 LOW BYTE
  00FC          +1   135     DAC1H    DATA  0FCH  ;DAC1 HIGH BYTE
  00FD          +1   136     DACCON   DATA  0FDH  ;DAC CONTROL REGISTER
  0088          +1   137     IT0      BIT   088H  ;TCON.0 - EXT. INTERRUPT 0 TYPE
  0089          +1   138     IE0      BIT   089H  ;TCON.1 - EXT. INTERRUPT 0 EDGE FLAG
  008A          +1   139     IT1      BIT   08AH  ;TCON.2 - EXT. INTERRUPT 1 TYPE
  008B          +1   140     IE1      BIT   08BH  ;TCON.3 - EXT. INTERRUPT 1 EDGE FLAG
  008C          +1   141     TR0      BIT   08CH  ;TCON.4 - TIMER 0 ON/OFF CONTROL
  008D          +1   142     TF0      BIT   08DH  ;TCON.5 - TIMER 0 OVERFLOW FLAG
  008E          +1   143     TR1      BIT   08EH  ;TCON.6 - TIMER 1 ON/OFF CONTROL
  008F          +1   144     TF1      BIT   08FH  ;TCON.7 - TIMER 1 OVERFLOW FLAG
  0090          +1   145     T2       BIT   090H  ;P1.0 - TIMER 2 TRIGGER INPUT
  0091          +1   146     T2EX     BIT   091H  ;P1.1 - TIMER 2 COUNT INPUT
  0098          +1   147     RI       BIT   098H  ;SCON.0 - RECEIVE INTERRUPT FLAG
  0099          +1   148     TI       BIT   099H  ;SCON.1 - TRANSMIT INTERRUPT FLAG
  009A          +1   149     RB8      BIT   09AH  ;SCON.2 - RECEIVE BIT 8
  009B          +1   150     TB8      BIT   09BH  ;SCON.3 - TRANSMIT BIT 8
  009C          +1   151     REN      BIT   09CH  ;SCON.4 - RECEIVE ENABLE
  009D          +1   152     SM2      BIT   09DH  ;SCON.5 - SERIAL MODE CONTROL BIT 2
  009E          +1   153     SM1      BIT   09EH  ;SCON.6 - SERIAL MODE CONTROL BIT 1
  009F          +1   154     SM0      BIT   09FH  ;SCON.7 - SERIAL MODE CONTROL BIT 0
  00A8          +1   155     EX0      BIT   0A8H  ;IE.0 - EXTERNAL INTERRUPT 0 ENABLE
  00A9          +1   156     ET0      BIT   0A9H  ;IE.1 - TIMER 0 INTERRUPT ENABLE
  00AA          +1   157     EX1      BIT   0AAH  ;IE.2 - EXTERNAL INTERRUPT 1 ENABLE
  00AB          +1   158     ET1      BIT   0ABH  ;IE.3 - TIMER 1 INTERRUPT ENABLE
  00AC          +1   159     ES       BIT   0ACH  ;IE.4 - SERIAL PORT INTERRUPT ENABLE
  00AD          +1   160     ET2      BIT   0ADH  ;IE.5 - TIMER 2 INTERRUPT ENABLE
  00AE          +1   161     EADC     BIT   0AEH  ;IE.6 - ENABLE ADC INTURRUPT
  00AF          +1   162     EA       BIT   0AFH  ;IE.7 - GLOBAL INTERRUPT ENABLE
  00B0          +1   163     RXD      BIT   0B0H  ;P3.0 - SERIAL PORT RECEIVE INPUT
  00B1          +1   164     TXD      BIT   0B1H  ;P3.1 - SERIAL PORT TRANSMIT OUTPUT
  00B2          +1   165     INT0     BIT   0B2H  ;P3.2 - EXTERNAL INTERRUPT 0 INPUT
  00B3          +1   166     INT1     BIT   0B3H  ;P3.3 - EXTERNAL INTERRUPT 1 INPUT
  00B4          +1   167     T0       BIT   0B4H  ;P3.4 - TIMER 0 COUNT INPUT
  00B5          +1   168     T1       BIT   0B5H  ;P3.5 - TIMER 1 COUNT INPUT
  00B6          +1   169     WR       BIT   0B6H  ;P3.6 - WRITE CONTROL FOR EXT. MEMORY
  00B7          +1   170     RD       BIT   0B7H  ;P3.7 - READ CONTROL FOR EXT. MEMORY
  00B8          +1   171     PX0      BIT   0B8H  ;IP.0 - EXTERNAL INTERRUPT 0 PRIORITY
  00B9          +1   172     PT0      BIT   0B9H  ;IP.1 - TIMER 0 PRIORITY
  00BA          +1   173     PX1      BIT   0BAH  ;IP.2 - EXTERNAL INTERRUPT 1 PRIORITY
  00BB          +1   174     PT1      BIT   0BBH  ;IP.3 - TIMER 1 PRIORITY
  00BC          +1   175     PS       BIT   0BCH  ;IP.4 - SERIAL PORT PRIORITY
  00BD          +1   176     PT2      BIT   0BDH  ;IP.5 - TIMER 2 PRIORITY
  00BE          +1   177     PADC     BIT   0BEH  ;IP.6 - ADC PRIORITY
  00BF          +1   178     PSI      BIT   0BFH  ;IP.7 - SPI OR 2-WIRE SERIAL INTERFACE PRIORITY
  00C0          +1   179     WDWR     BIT   0C0H  ;WDCON.0 - WATCHDOG WRITE ENABLE
  00C1          +1   180     WDE      BIT   0C1H  ;WDCON.1 - WATCHDOG ENABLE
  00C2          +1   181     WDS      BIT   0C2H  ;WDCON.2 - WATCHDOG STATUS BIT
  00C3          +1   182     WDIR     BIT   0C3H  ;WDCON.3 - WATCHDOG INTERRUPT RESPONSE ENABLE BIT
  00C4          +1   183     PRE0     BIT   0C4H  ;WDCON.4 - WATCHDOG TIMEOUT SELECTION BIT0
  00C5          +1   184     PRE1     BIT   0C5H  ;WDCON.5 - WATCHDOG TIMEOUT SELECTION BIT1
  00C6          +1   185     PRE2     BIT   0C6H  ;WDCON.6 - WATCHDOG TIMEOUT SELECTION BIT2
  00C7          +1   186     PRE3     BIT   0C7H  ;WDCON.7 - WATCHDOG TIMEOUT SELECTION BIT3
  00C8          +1   187     CAP2     BIT   0C8H  ;T2CON.0 - CAPTURE OR RELOAD SELECT
  00C9          +1   188     CNT2     BIT   0C9H  ;T2CON.1 - TIMER OR COUNTER SELECT
  00CA          +1   189     TR2      BIT   0CAH  ;T2CON.2 - TIMER 2 ON/OFF CONTROL
A51 MACRO ASSEMBLER  TASK2                                                                02/04/2026 15:32:58 PAGE     4

  00CB          +1   190     EXEN2    BIT   0CBH  ;T2CON.3 - TIMER 2 EXTERNAL ENABLE FLAG
  00CC          +1   191     TCLK     BIT   0CCH  ;T2CON.4 - TRANSMIT CLOCK SELECT
  00CD          +1   192     RCLK     BIT   0CDH  ;T2CON.5 - RECEIVE CLOCK SELECTT
  00CE          +1   193     EXF2     BIT   0CEH  ;T2CON.6 - EXTERNAL TRANSITION FLAG
  00CF          +1   194     TF2      BIT   0CFH  ;T2CON.7 - TIMER 2 OVERFLOW FLAG
  00D0          +1   195     P        BIT   0D0H  ;PSW.0 - ACCUMULATOR PARITY FLAG
  00D1          +1   196     F1       BIT   0D1H  ;PSW.1 - FLAG 0
  00D2          +1   197     OV       BIT   0D2H  ;PSW.2 - OVERFLOW FLAG
  00D3          +1   198     RS0      BIT   0D3H  ;PSW.3 - REGISTER BANK SELECT 0
  00D4          +1   199     RS1      BIT   0D4H  ;PSW.4 - REGISTER BANK SELECT 1
  00D5          +1   200     F0       BIT   0D5H  ;PSW.5 - FLAG 0
  00D6          +1   201     AC       BIT   0D6H  ;PSW.6 - AUXILIARY CARRY FLAG
  00D7          +1   202     CY       BIT   0D7H  ;PSW.7 - CARRY FLAG
  00D8          +1   203     CS0      BIT   0D8H  ;ADCCON2.0 - ADC INPUT CHANNEL SELECT BIT0
  00D9          +1   204     CS1      BIT   0D9H  ;ADCCON2.1 - ADC INPUT CHANNEL SELECT BIT1
  00DA          +1   205     CS2      BIT   0DAH  ;ADCCON2.2 - ADC INPUT CHANNEL SELECT BIT2
  00DB          +1   206     CS3      BIT   0DBH  ;ADCCON2.3 - ADC INPUT CHANNEL SELECT BIT3
  00DC          +1   207     SCONV    BIT   0DCH  ;ADCCON2.4 - SINGLE CONVERSION ENABLE
  00DD          +1   208     CCONV    BIT   0DDH  ;ADCCON2.5 - CONTINUOUS CONVERSION ENABLE
  00DE          +1   209     DMA      BIT   0DEH  ;ADCCON2.6 - DMA MODE ENABLE
  00DF          +1   210     ADCI     BIT   0DFH  ;ADCCON2.7 - ADC INTURRUPT FLAG
  00E8          +1   211     I2CI     BIT   0E8H  ;I2CCON.0 - I2C INTURRUPT FLAG
  00E9          +1   212     I2CTX    BIT   0E9H  ;I2CCON.1 - I2C TRANSMIT SELECT
  00EA          +1   213     I2CRS    BIT   0EAH  ;I2CCON.2 - I2C RESET
  00EB          +1   214     I2CM     BIT   0EBH  ;I2CCON.3 - I2C MASTER MODE SELECT
  00EC          +1   215     MDI      BIT   0ECH  ;I2CCON.4 - I2C MASTER MODE SDATA INPUT
  00EC          +1   216     I2CID0   BIT   0ECH  ;I2CCON.4 - I2C SLAVE MODE INTERRUPT DECODE
  00ED          +1   217     MCO      BIT   0EDH  ;I2CCON.5 - I2C MASTER MODE SCLOCK OUTPUT
  00ED          +1   218     I2CID1   BIT   0EDH  ;I2CCON.5 - I2C SLAVE MODE INTERRUPT DECODE
  00EE          +1   219     MDE      BIT   0EEH  ;I2CCON.6 - I2C MASTER MODE SDATA ENABLE
  00EE          +1   220     I2CGC    BIT   0EEH  ;I2CCON.6 - I2C SLAVE MODE GENERAL CALL STATUS BIT
  00EF          +1   221     MDO      BIT   0EFH  ;I2CCON.7 - I2C MASTER MODE SDATA OUTPUT
  00EF          +1   222     I2CSI    BIT   0EFH  ;I2CCON.7 - I2C SLAVE  MODE STOP INTERRUPT ENABLE 
  00F8          +1   223     SPR0     BIT   0F8H  ;SPICON.0 - SPI BITRATE SELECT BIT0
  00F9          +1   224     SPR1     BIT   0F9H  ;SPICON.1 - SPI BITRATE SELECT BIT1
  00FA          +1   225     CPHA     BIT   0FAH  ;SPICON.2 - SPI CLOCK PHASE SELECT
  00FB          +1   226     CPOL     BIT   0FBH  ;SPICON.3 - SPI CLOCK POLARITY SELECT
  00FC          +1   227     SPIM     BIT   0FCH  ;SPICON.4 - SPI MASTER/SLAVE MODE SELECT
  00FD          +1   228     SPE      BIT   0FDH  ;SPICON.5 - SPI INTERFACE ENABLE
  00FE          +1   229     WCOL     BIT   0FEH  ;SPICON.6 - SPI WRITE COLLISION ERROR FLAG
  00FF          +1   230     ISPI     BIT   0FFH  ;SPICON.7 - SPI END OF TRANSFER FLAG
                     231     
  00B4               232     LED             EQU     P3.4            ; P3.4 is red LED on eval board
                     233     
                     234     ;____________________________________________________________________
                     235                     ; MAIN PROGRAM
----                 236     CSEG    
0000                 237                     ORG     0000h           ; starting at address 0
0000 7414            238                     MOV     A, #020 ; set delay length for 200 ms
0002 7901            239                     MOV R1, #00000001b
0004 B2B4            240     BLINK:  CPL     LED             ; change state of red LED
0006 110C            241                     CALL    DELAY           ; call software delay routine
0008 80FA            242                     JMP     BLINK           ; repeat indefinately
000A E5B0            243                     MOV A, P3
                     244     ;____________________________________________________________________
                     245                     ; SUBROUTINES
000C                 246     DELAY:  ; delay for time A x 10 ms.  A is not changed. 
000C FD              247                     MOV     R5, A           ; set number of repetitions for outer loop
000D 7E90            248     DLY2:   MOV     R6, #144                ; middle loop repeats 144 times         
000F 7FFF            249     DLY1:   MOV     R7, #255                ; inner loop repeats 255 times      
0011 DFFE            250                     DJNZ    R7, $           ; inner loop 255 x 3 cycles = 765 cycles           
                              
0013 DEFA            251                     DJNZ    R6, DLY1                ; + 5 to reload, x 144 = 110880 cycles
0015 DDF6            252                     DJNZ    R5, DLY2                ; + 5 to reload = 110885 cycles = 10.0264 m
                             s
0017 22              253                     RET                             ; return from subroutine
A51 MACRO ASSEMBLER  TASK2                                                                02/04/2026 15:32:58 PAGE     5

                     254                     
0018 C9              255     LOOKUP: XCH A, R1
0019 23              256                     RL A
001A F5B0            257                     MOV P3, A
001C C9              258                     XCH A, R1
001D 22              259                     RET
                     260     END
                                     
                                     
A51 MACRO ASSEMBLER  TASK2                                                                02/04/2026 15:32:58 PAGE     6

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

AC . . . . . . . .  B ADDR   00D0H.6 A   
ACC. . . . . . . .  D ADDR   00E0H   A   
ADCCON1. . . . . .  D ADDR   00EFH   A   
ADCCON2. . . . . .  D ADDR   00D8H   A   
ADCCON3. . . . . .  D ADDR   00F5H   A   
ADCDATAH . . . . .  D ADDR   00DAH   A   
ADCDATAL . . . . .  D ADDR   00D9H   A   
ADCGAINH . . . . .  D ADDR   00F4H   A   
ADCGAINL . . . . .  D ADDR   00F3H   A   
ADCI . . . . . . .  B ADDR   00D8H.7 A   
ADCOFSH. . . . . .  D ADDR   00F2H   A   
ADCOFSL. . . . . .  D ADDR   00F1H   A   
B. . . . . . . . .  D ADDR   00F0H   A   
BLINK. . . . . . .  C ADDR   0004H   A   
CAP2 . . . . . . .  B ADDR   00C8H.0 A   
CCONV. . . . . . .  B ADDR   00D8H.5 A   
CFG841 . . . . . .  D ADDR   00AFH   A   
CHIPID . . . . . .  D ADDR   00C2H   A   
CNT2 . . . . . . .  B ADDR   00C8H.1 A   
CPHA . . . . . . .  B ADDR   00F8H.2 A   
CPOL . . . . . . .  B ADDR   00F8H.3 A   
CS0. . . . . . . .  B ADDR   00D8H.0 A   
CS1. . . . . . . .  B ADDR   00D8H.1 A   
CS2. . . . . . . .  B ADDR   00D8H.2 A   
CS3. . . . . . . .  B ADDR   00D8H.3 A   
CY . . . . . . . .  B ADDR   00D0H.7 A   
DAC0H. . . . . . .  D ADDR   00FAH   A   
DAC0L. . . . . . .  D ADDR   00F9H   A   
DAC1H. . . . . . .  D ADDR   00FCH   A   
DAC1L. . . . . . .  D ADDR   00FBH   A   
DACCON . . . . . .  D ADDR   00FDH   A   
DCON . . . . . . .  D ADDR   00E8H   A   
DELAY. . . . . . .  C ADDR   000CH   A   
DLY1 . . . . . . .  C ADDR   000FH   A   
DLY2 . . . . . . .  C ADDR   000DH   A   
DMA. . . . . . . .  B ADDR   00D8H.6 A   
DMAH . . . . . . .  D ADDR   00D3H   A   
DMAL . . . . . . .  D ADDR   00D2H   A   
DMAP . . . . . . .  D ADDR   00D4H   A   
DPCON. . . . . . .  D ADDR   00A7H   A   
DPH. . . . . . . .  D ADDR   0083H   A   
DPL. . . . . . . .  D ADDR   0082H   A   
DPP. . . . . . . .  D ADDR   0084H   A   
EA . . . . . . . .  B ADDR   00A8H.7 A   
EADC . . . . . . .  B ADDR   00A8H.6 A   
EADRH. . . . . . .  D ADDR   00C7H   A   
EADRL. . . . . . .  D ADDR   00C6H   A   
ECON . . . . . . .  D ADDR   00B9H   A   
EDATA1 . . . . . .  D ADDR   00BCH   A   
EDATA2 . . . . . .  D ADDR   00BDH   A   
EDATA3 . . . . . .  D ADDR   00BEH   A   
EDATA4 . . . . . .  D ADDR   00BFH   A   
ES . . . . . . . .  B ADDR   00A8H.4 A   
ET0. . . . . . . .  B ADDR   00A8H.1 A   
ET1. . . . . . . .  B ADDR   00A8H.3 A   
ET2. . . . . . . .  B ADDR   00A8H.5 A   
EX0. . . . . . . .  B ADDR   00A8H.0 A   
EX1. . . . . . . .  B ADDR   00A8H.2 A   
EXEN2. . . . . . .  B ADDR   00C8H.3 A   
EXF2 . . . . . . .  B ADDR   00C8H.6 A   
A51 MACRO ASSEMBLER  TASK2                                                                02/04/2026 15:32:58 PAGE     7

F0 . . . . . . . .  B ADDR   00D0H.5 A   
F1 . . . . . . . .  B ADDR   00D0H.1 A   
HOUR . . . . . . .  D ADDR   00A5H   A   
HTHSEC . . . . . .  D ADDR   00A2H   A   
I2CADD . . . . . .  D ADDR   009BH   A   
I2CADD1. . . . . .  D ADDR   0091H   A   
I2CADD2. . . . . .  D ADDR   0092H   A   
I2CADD3. . . . . .  D ADDR   0093H   A   
I2CCON . . . . . .  D ADDR   00E8H   A   
I2CDAT . . . . . .  D ADDR   009AH   A   
I2CGC. . . . . . .  B ADDR   00E8H.6 A   
I2CI . . . . . . .  B ADDR   00E8H.0 A   
I2CID0 . . . . . .  B ADDR   00E8H.4 A   
I2CID1 . . . . . .  B ADDR   00E8H.5 A   
I2CM . . . . . . .  B ADDR   00E8H.3 A   
I2CRS. . . . . . .  B ADDR   00E8H.2 A   
I2CSI. . . . . . .  B ADDR   00E8H.7 A   
I2CTX. . . . . . .  B ADDR   00E8H.1 A   
IE . . . . . . . .  D ADDR   00A8H   A   
IE0. . . . . . . .  B ADDR   0088H.1 A   
IE1. . . . . . . .  B ADDR   0088H.3 A   
IEIP2. . . . . . .  D ADDR   00A9H   A   
INT0 . . . . . . .  B ADDR   00B0H.2 A   
INT1 . . . . . . .  B ADDR   00B0H.3 A   
INTVAL . . . . . .  D ADDR   00A6H   A   
IP . . . . . . . .  D ADDR   00B8H   A   
ISPI . . . . . . .  B ADDR   00F8H.7 A   
IT0. . . . . . . .  B ADDR   0088H.0 A   
IT1. . . . . . . .  B ADDR   0088H.2 A   
LED. . . . . . . .  B ADDR   00B0H.4 A   
LOOKUP . . . . . .  C ADDR   0018H   A   
MCO. . . . . . . .  B ADDR   00E8H.5 A   
MDE. . . . . . . .  B ADDR   00E8H.6 A   
MDI. . . . . . . .  B ADDR   00E8H.4 A   
MDO. . . . . . . .  B ADDR   00E8H.7 A   
MIN. . . . . . . .  D ADDR   00A4H   A   
OV . . . . . . . .  B ADDR   00D0H.2 A   
P. . . . . . . . .  B ADDR   00D0H.0 A   
P0 . . . . . . . .  D ADDR   0080H   A   
P1 . . . . . . . .  D ADDR   0090H   A   
P2 . . . . . . . .  D ADDR   00A0H   A   
P3 . . . . . . . .  D ADDR   00B0H   A   
PADC . . . . . . .  B ADDR   00B8H.6 A   
PCON . . . . . . .  D ADDR   0087H   A   
PLLCON . . . . . .  D ADDR   00D7H   A   
PRE0 . . . . . . .  B ADDR   00C0H.4 A   
PRE1 . . . . . . .  B ADDR   00C0H.5 A   
PRE2 . . . . . . .  B ADDR   00C0H.6 A   
PRE3 . . . . . . .  B ADDR   00C0H.7 A   
PS . . . . . . . .  B ADDR   00B8H.4 A   
PSI. . . . . . . .  B ADDR   00B8H.7 A   
PSMCON . . . . . .  D ADDR   00DFH   A   
PSW. . . . . . . .  D ADDR   00D0H   A   
PT0. . . . . . . .  B ADDR   00B8H.1 A   
PT1. . . . . . . .  B ADDR   00B8H.3 A   
PT2. . . . . . . .  B ADDR   00B8H.5 A   
PWM0H. . . . . . .  D ADDR   00B2H   A   
PWM0L. . . . . . .  D ADDR   00B1H   A   
PWM1H. . . . . . .  D ADDR   00B4H   A   
PWM1L. . . . . . .  D ADDR   00B3H   A   
PWMCON . . . . . .  D ADDR   00AEH   A   
PX0. . . . . . . .  B ADDR   00B8H.0 A   
PX1. . . . . . . .  B ADDR   00B8H.2 A   
RB8. . . . . . . .  B ADDR   0098H.2 A   
RCAP2H . . . . . .  D ADDR   00CBH   A   
RCAP2L . . . . . .  D ADDR   00CAH   A   
A51 MACRO ASSEMBLER  TASK2                                                                02/04/2026 15:32:58 PAGE     8

RCLK . . . . . . .  B ADDR   00C8H.5 A   
RD . . . . . . . .  B ADDR   00B0H.7 A   
REN. . . . . . . .  B ADDR   0098H.4 A   
RI . . . . . . . .  B ADDR   0098H.0 A   
RS0. . . . . . . .  B ADDR   00D0H.3 A   
RS1. . . . . . . .  B ADDR   00D0H.4 A   
RXD. . . . . . . .  B ADDR   00B0H.0 A   
SBUF . . . . . . .  D ADDR   0099H   A   
SCON . . . . . . .  D ADDR   0098H   A   
SCONV. . . . . . .  B ADDR   00D8H.4 A   
SEC. . . . . . . .  D ADDR   00A3H   A   
SM0. . . . . . . .  B ADDR   0098H.7 A   
SM1. . . . . . . .  B ADDR   0098H.6 A   
SM2. . . . . . . .  B ADDR   0098H.5 A   
SP . . . . . . . .  D ADDR   0081H   A   
SPE. . . . . . . .  B ADDR   00F8H.5 A   
SPH. . . . . . . .  D ADDR   00B7H   A   
SPICON . . . . . .  D ADDR   00F8H   A   
SPIDAT . . . . . .  D ADDR   00F7H   A   
SPIM . . . . . . .  B ADDR   00F8H.4 A   
SPR0 . . . . . . .  B ADDR   00F8H.0 A   
SPR1 . . . . . . .  B ADDR   00F8H.1 A   
T0 . . . . . . . .  B ADDR   00B0H.4 A   
T1 . . . . . . . .  B ADDR   00B0H.5 A   
T2 . . . . . . . .  B ADDR   0090H.0 A   
T2CON. . . . . . .  D ADDR   00C8H   A   
T2EX . . . . . . .  B ADDR   0090H.1 A   
T3CON. . . . . . .  D ADDR   009EH   A   
T3FD . . . . . . .  D ADDR   009DH   A   
TB8. . . . . . . .  B ADDR   0098H.3 A   
TCLK . . . . . . .  B ADDR   00C8H.4 A   
TCON . . . . . . .  D ADDR   0088H   A   
TF0. . . . . . . .  B ADDR   0088H.5 A   
TF1. . . . . . . .  B ADDR   0088H.7 A   
TF2. . . . . . . .  B ADDR   00C8H.7 A   
TH0. . . . . . . .  D ADDR   008CH   A   
TH1. . . . . . . .  D ADDR   008DH   A   
TH2. . . . . . . .  D ADDR   00CDH   A   
TI . . . . . . . .  B ADDR   0098H.1 A   
TIMECON. . . . . .  D ADDR   00A1H   A   
TL0. . . . . . . .  D ADDR   008AH   A   
TL1. . . . . . . .  D ADDR   008BH   A   
TL2. . . . . . . .  D ADDR   00CCH   A   
TMOD . . . . . . .  D ADDR   0089H   A   
TR0. . . . . . . .  B ADDR   0088H.4 A   
TR1. . . . . . . .  B ADDR   0088H.6 A   
TR2. . . . . . . .  B ADDR   00C8H.2 A   
TXD. . . . . . . .  B ADDR   00B0H.1 A   
WCOL . . . . . . .  B ADDR   00F8H.6 A   
WDCON. . . . . . .  D ADDR   00C0H   A   
WDE. . . . . . . .  B ADDR   00C0H.1 A   
WDIR . . . . . . .  B ADDR   00C0H.3 A   
WDS. . . . . . . .  B ADDR   00C0H.2 A   
WDWR . . . . . . .  B ADDR   00C0H.0 A   
WR . . . . . . . .  B ADDR   00B0H.6 A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
