

================================================================
== Vitis HLS Report for 'node1'
================================================================
* Date:           Fri Oct  4 15:53:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.466 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1815|     1815|  6.044 us|  6.044 us|  1815|  1815|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop4_loop5  |     1813|     1813|        15|          1|          1|  1800|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      130|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   176|    13288|     7788|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      477|    -|
|Register             |        -|     -|     3584|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   176|    16872|     8395|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     5|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1148  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1149  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1150  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1151  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1152  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1153  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1154  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1155  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1156  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1157  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1158  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1159  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1160  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1161  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1162  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1163  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1164  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1165  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1166  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1167  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1168  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1169  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1170   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1171   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1172   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1173   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1174   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1175   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1176   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1177   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1178   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1179   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1180   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1181   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1182   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1183   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1184   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1185   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1186   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1187   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1188   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1189   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1190   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1191   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1192   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1193   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1194   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1195   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1196   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1197   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1198   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1199   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1200   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1201   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1202   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1203   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1204   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1205   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1206   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1207   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1208   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1209   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1210   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1211   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1212   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1213   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0| 176|13288| 7788|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln49_1_fu_1106_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln49_fu_1118_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln50_fu_1182_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln56_1_fu_1176_p2               |         +|   0|  0|  17|          11|          11|
    |add_ln56_fu_1166_p2                 |         +|   0|  0|  17|          11|          11|
    |ap_condition_1447                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln49_fu_1100_p2                |      icmp|   0|  0|  18|          11|           9|
    |icmp_ln50_fu_1124_p2                |      icmp|   0|  0|  12|           5|           5|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage0_iter14  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |        or|   0|  0|   2|           1|           1|
    |select_ln49_1_fu_1138_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln49_fu_1130_p3              |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 130|          68|          53|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_v12_load             |   9|          2|    7|         14|
    |ap_sig_allocacmp_v13_load             |   9|          2|    5|         10|
    |indvar_flatten_fu_198                 |   9|          2|   11|         22|
    |real_start                            |   9|          2|    1|          2|
    |v12_fu_194                            |   9|          2|    7|         14|
    |v13_fu_190                            |   9|          2|    5|         10|
    |v63_0_0_blk_n                         |   9|          2|    1|          2|
    |v63_0_10_blk_n                        |   9|          2|    1|          2|
    |v63_0_1_blk_n                         |   9|          2|    1|          2|
    |v63_0_2_blk_n                         |   9|          2|    1|          2|
    |v63_0_3_blk_n                         |   9|          2|    1|          2|
    |v63_0_4_blk_n                         |   9|          2|    1|          2|
    |v63_0_5_blk_n                         |   9|          2|    1|          2|
    |v63_0_6_blk_n                         |   9|          2|    1|          2|
    |v63_0_7_blk_n                         |   9|          2|    1|          2|
    |v63_0_8_blk_n                         |   9|          2|    1|          2|
    |v63_0_9_blk_n                         |   9|          2|    1|          2|
    |v63_1_0_blk_n                         |   9|          2|    1|          2|
    |v63_1_10_blk_n                        |   9|          2|    1|          2|
    |v63_1_1_blk_n                         |   9|          2|    1|          2|
    |v63_1_2_blk_n                         |   9|          2|    1|          2|
    |v63_1_3_blk_n                         |   9|          2|    1|          2|
    |v63_1_4_blk_n                         |   9|          2|    1|          2|
    |v63_1_5_blk_n                         |   9|          2|    1|          2|
    |v63_1_6_blk_n                         |   9|          2|    1|          2|
    |v63_1_7_blk_n                         |   9|          2|    1|          2|
    |v63_1_8_blk_n                         |   9|          2|    1|          2|
    |v63_1_9_blk_n                         |   9|          2|    1|          2|
    |v64_0_0_blk_n                         |   9|          2|    1|          2|
    |v64_0_10_blk_n                        |   9|          2|    1|          2|
    |v64_0_1_blk_n                         |   9|          2|    1|          2|
    |v64_0_2_blk_n                         |   9|          2|    1|          2|
    |v64_0_3_blk_n                         |   9|          2|    1|          2|
    |v64_0_4_blk_n                         |   9|          2|    1|          2|
    |v64_0_5_blk_n                         |   9|          2|    1|          2|
    |v64_0_6_blk_n                         |   9|          2|    1|          2|
    |v64_0_7_blk_n                         |   9|          2|    1|          2|
    |v64_0_8_blk_n                         |   9|          2|    1|          2|
    |v64_0_9_blk_n                         |   9|          2|    1|          2|
    |v64_1_0_blk_n                         |   9|          2|    1|          2|
    |v64_1_10_blk_n                        |   9|          2|    1|          2|
    |v64_1_1_blk_n                         |   9|          2|    1|          2|
    |v64_1_2_blk_n                         |   9|          2|    1|          2|
    |v64_1_3_blk_n                         |   9|          2|    1|          2|
    |v64_1_4_blk_n                         |   9|          2|    1|          2|
    |v64_1_5_blk_n                         |   9|          2|    1|          2|
    |v64_1_6_blk_n                         |   9|          2|    1|          2|
    |v64_1_7_blk_n                         |   9|          2|    1|          2|
    |v64_1_8_blk_n                         |   9|          2|    1|          2|
    |v64_1_9_blk_n                         |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 477|        106|   93|        186|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln56_1_reg_1517                |  11|   0|   11|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_198              |  11|   0|   11|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |v12_fu_194                         |   7|   0|    7|          0|
    |v13_fu_190                         |   5|   0|    5|          0|
    |v19_10_reg_2172                    |  32|   0|   32|          0|
    |v19_11_reg_2182                    |  32|   0|   32|          0|
    |v19_12_reg_2192                    |  32|   0|   32|          0|
    |v19_13_reg_2202                    |  32|   0|   32|          0|
    |v19_14_reg_2212                    |  32|   0|   32|          0|
    |v19_15_reg_2222                    |  32|   0|   32|          0|
    |v19_16_reg_2232                    |  32|   0|   32|          0|
    |v19_17_reg_2242                    |  32|   0|   32|          0|
    |v19_18_reg_2252                    |  32|   0|   32|          0|
    |v19_19_reg_2262                    |  32|   0|   32|          0|
    |v19_1_reg_2082                     |  32|   0|   32|          0|
    |v19_20_reg_2272                    |  32|   0|   32|          0|
    |v19_21_reg_2282                    |  32|   0|   32|          0|
    |v19_2_reg_2092                     |  32|   0|   32|          0|
    |v19_3_reg_2102                     |  32|   0|   32|          0|
    |v19_4_reg_2112                     |  32|   0|   32|          0|
    |v19_5_reg_2122                     |  32|   0|   32|          0|
    |v19_6_reg_2132                     |  32|   0|   32|          0|
    |v19_7_reg_2142                     |  32|   0|   32|          0|
    |v19_8_reg_2152                     |  32|   0|   32|          0|
    |v19_9_reg_2162                     |  32|   0|   32|          0|
    |v19_reg_2072                       |  32|   0|   32|          0|
    |v20_10_reg_2177                    |  32|   0|   32|          0|
    |v20_11_reg_2187                    |  32|   0|   32|          0|
    |v20_12_reg_2197                    |  32|   0|   32|          0|
    |v20_13_reg_2207                    |  32|   0|   32|          0|
    |v20_14_reg_2217                    |  32|   0|   32|          0|
    |v20_15_reg_2227                    |  32|   0|   32|          0|
    |v20_16_reg_2237                    |  32|   0|   32|          0|
    |v20_17_reg_2247                    |  32|   0|   32|          0|
    |v20_18_reg_2257                    |  32|   0|   32|          0|
    |v20_19_reg_2267                    |  32|   0|   32|          0|
    |v20_1_reg_2087                     |  32|   0|   32|          0|
    |v20_20_reg_2277                    |  32|   0|   32|          0|
    |v20_21_reg_2287                    |  32|   0|   32|          0|
    |v20_2_reg_2097                     |  32|   0|   32|          0|
    |v20_3_reg_2107                     |  32|   0|   32|          0|
    |v20_4_reg_2117                     |  32|   0|   32|          0|
    |v20_5_reg_2127                     |  32|   0|   32|          0|
    |v20_6_reg_2137                     |  32|   0|   32|          0|
    |v20_7_reg_2147                     |  32|   0|   32|          0|
    |v20_8_reg_2157                     |  32|   0|   32|          0|
    |v20_9_reg_2167                     |  32|   0|   32|          0|
    |v20_reg_2077                       |  32|   0|   32|          0|
    |v21_10_reg_2342                    |  32|   0|   32|          0|
    |v21_11_reg_2347                    |  32|   0|   32|          0|
    |v21_12_reg_2352                    |  32|   0|   32|          0|
    |v21_13_reg_2357                    |  32|   0|   32|          0|
    |v21_14_reg_2362                    |  32|   0|   32|          0|
    |v21_15_reg_2367                    |  32|   0|   32|          0|
    |v21_16_reg_2372                    |  32|   0|   32|          0|
    |v21_17_reg_2377                    |  32|   0|   32|          0|
    |v21_18_reg_2382                    |  32|   0|   32|          0|
    |v21_19_reg_2387                    |  32|   0|   32|          0|
    |v21_1_reg_2297                     |  32|   0|   32|          0|
    |v21_20_reg_2392                    |  32|   0|   32|          0|
    |v21_21_reg_2397                    |  32|   0|   32|          0|
    |v21_2_reg_2302                     |  32|   0|   32|          0|
    |v21_3_reg_2307                     |  32|   0|   32|          0|
    |v21_4_reg_2312                     |  32|   0|   32|          0|
    |v21_5_reg_2317                     |  32|   0|   32|          0|
    |v21_6_reg_2322                     |  32|   0|   32|          0|
    |v21_7_reg_2327                     |  32|   0|   32|          0|
    |v21_8_reg_2332                     |  32|   0|   32|          0|
    |v21_9_reg_2337                     |  32|   0|   32|          0|
    |v21_reg_2292                       |  32|   0|   32|          0|
    |v61_0_0_load_reg_1637              |  32|   0|   32|          0|
    |v61_0_10_load_reg_1737             |  32|   0|   32|          0|
    |v61_0_1_load_reg_1647              |  32|   0|   32|          0|
    |v61_0_2_load_reg_1657              |  32|   0|   32|          0|
    |v61_0_3_load_reg_1667              |  32|   0|   32|          0|
    |v61_0_4_load_reg_1677              |  32|   0|   32|          0|
    |v61_0_5_load_reg_1687              |  32|   0|   32|          0|
    |v61_0_6_load_reg_1697              |  32|   0|   32|          0|
    |v61_0_7_load_reg_1707              |  32|   0|   32|          0|
    |v61_0_8_load_reg_1717              |  32|   0|   32|          0|
    |v61_0_9_load_reg_1727              |  32|   0|   32|          0|
    |v61_1_0_load_reg_1747              |  32|   0|   32|          0|
    |v61_1_10_load_reg_1847             |  32|   0|   32|          0|
    |v61_1_1_load_reg_1757              |  32|   0|   32|          0|
    |v61_1_2_load_reg_1767              |  32|   0|   32|          0|
    |v61_1_3_load_reg_1777              |  32|   0|   32|          0|
    |v61_1_4_load_reg_1787              |  32|   0|   32|          0|
    |v61_1_5_load_reg_1797              |  32|   0|   32|          0|
    |v61_1_6_load_reg_1807              |  32|   0|   32|          0|
    |v61_1_7_load_reg_1817              |  32|   0|   32|          0|
    |v61_1_8_load_reg_1827              |  32|   0|   32|          0|
    |v61_1_9_load_reg_1837              |  32|   0|   32|          0|
    |v64_0_0_read_reg_1632              |  32|   0|   32|          0|
    |v64_0_10_read_reg_1732             |  32|   0|   32|          0|
    |v64_0_1_read_reg_1642              |  32|   0|   32|          0|
    |v64_0_2_read_reg_1652              |  32|   0|   32|          0|
    |v64_0_3_read_reg_1662              |  32|   0|   32|          0|
    |v64_0_4_read_reg_1672              |  32|   0|   32|          0|
    |v64_0_5_read_reg_1682              |  32|   0|   32|          0|
    |v64_0_6_read_reg_1692              |  32|   0|   32|          0|
    |v64_0_7_read_reg_1702              |  32|   0|   32|          0|
    |v64_0_8_read_reg_1712              |  32|   0|   32|          0|
    |v64_0_9_read_reg_1722              |  32|   0|   32|          0|
    |v64_1_0_read_reg_1742              |  32|   0|   32|          0|
    |v64_1_10_read_reg_1842             |  32|   0|   32|          0|
    |v64_1_1_read_reg_1752              |  32|   0|   32|          0|
    |v64_1_2_read_reg_1762              |  32|   0|   32|          0|
    |v64_1_3_read_reg_1772              |  32|   0|   32|          0|
    |v64_1_4_read_reg_1782              |  32|   0|   32|          0|
    |v64_1_5_read_reg_1792              |  32|   0|   32|          0|
    |v64_1_6_read_reg_1802              |  32|   0|   32|          0|
    |v64_1_7_read_reg_1812              |  32|   0|   32|          0|
    |v64_1_8_read_reg_1822              |  32|   0|   32|          0|
    |v64_1_9_read_reg_1832              |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |3584|   0| 3584|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node1|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|         node1|  return value|
|v64_0_0_dout             |   in|   32|     ap_fifo|       v64_0_0|       pointer|
|v64_0_0_num_data_valid   |   in|   12|     ap_fifo|       v64_0_0|       pointer|
|v64_0_0_fifo_cap         |   in|   12|     ap_fifo|       v64_0_0|       pointer|
|v64_0_0_empty_n          |   in|    1|     ap_fifo|       v64_0_0|       pointer|
|v64_0_0_read             |  out|    1|     ap_fifo|       v64_0_0|       pointer|
|v64_0_1_dout             |   in|   32|     ap_fifo|       v64_0_1|       pointer|
|v64_0_1_num_data_valid   |   in|   12|     ap_fifo|       v64_0_1|       pointer|
|v64_0_1_fifo_cap         |   in|   12|     ap_fifo|       v64_0_1|       pointer|
|v64_0_1_empty_n          |   in|    1|     ap_fifo|       v64_0_1|       pointer|
|v64_0_1_read             |  out|    1|     ap_fifo|       v64_0_1|       pointer|
|v64_0_2_dout             |   in|   32|     ap_fifo|       v64_0_2|       pointer|
|v64_0_2_num_data_valid   |   in|   12|     ap_fifo|       v64_0_2|       pointer|
|v64_0_2_fifo_cap         |   in|   12|     ap_fifo|       v64_0_2|       pointer|
|v64_0_2_empty_n          |   in|    1|     ap_fifo|       v64_0_2|       pointer|
|v64_0_2_read             |  out|    1|     ap_fifo|       v64_0_2|       pointer|
|v64_0_3_dout             |   in|   32|     ap_fifo|       v64_0_3|       pointer|
|v64_0_3_num_data_valid   |   in|   12|     ap_fifo|       v64_0_3|       pointer|
|v64_0_3_fifo_cap         |   in|   12|     ap_fifo|       v64_0_3|       pointer|
|v64_0_3_empty_n          |   in|    1|     ap_fifo|       v64_0_3|       pointer|
|v64_0_3_read             |  out|    1|     ap_fifo|       v64_0_3|       pointer|
|v64_0_4_dout             |   in|   32|     ap_fifo|       v64_0_4|       pointer|
|v64_0_4_num_data_valid   |   in|   12|     ap_fifo|       v64_0_4|       pointer|
|v64_0_4_fifo_cap         |   in|   12|     ap_fifo|       v64_0_4|       pointer|
|v64_0_4_empty_n          |   in|    1|     ap_fifo|       v64_0_4|       pointer|
|v64_0_4_read             |  out|    1|     ap_fifo|       v64_0_4|       pointer|
|v64_0_5_dout             |   in|   32|     ap_fifo|       v64_0_5|       pointer|
|v64_0_5_num_data_valid   |   in|   12|     ap_fifo|       v64_0_5|       pointer|
|v64_0_5_fifo_cap         |   in|   12|     ap_fifo|       v64_0_5|       pointer|
|v64_0_5_empty_n          |   in|    1|     ap_fifo|       v64_0_5|       pointer|
|v64_0_5_read             |  out|    1|     ap_fifo|       v64_0_5|       pointer|
|v64_0_6_dout             |   in|   32|     ap_fifo|       v64_0_6|       pointer|
|v64_0_6_num_data_valid   |   in|   12|     ap_fifo|       v64_0_6|       pointer|
|v64_0_6_fifo_cap         |   in|   12|     ap_fifo|       v64_0_6|       pointer|
|v64_0_6_empty_n          |   in|    1|     ap_fifo|       v64_0_6|       pointer|
|v64_0_6_read             |  out|    1|     ap_fifo|       v64_0_6|       pointer|
|v64_0_7_dout             |   in|   32|     ap_fifo|       v64_0_7|       pointer|
|v64_0_7_num_data_valid   |   in|   12|     ap_fifo|       v64_0_7|       pointer|
|v64_0_7_fifo_cap         |   in|   12|     ap_fifo|       v64_0_7|       pointer|
|v64_0_7_empty_n          |   in|    1|     ap_fifo|       v64_0_7|       pointer|
|v64_0_7_read             |  out|    1|     ap_fifo|       v64_0_7|       pointer|
|v64_0_8_dout             |   in|   32|     ap_fifo|       v64_0_8|       pointer|
|v64_0_8_num_data_valid   |   in|   12|     ap_fifo|       v64_0_8|       pointer|
|v64_0_8_fifo_cap         |   in|   12|     ap_fifo|       v64_0_8|       pointer|
|v64_0_8_empty_n          |   in|    1|     ap_fifo|       v64_0_8|       pointer|
|v64_0_8_read             |  out|    1|     ap_fifo|       v64_0_8|       pointer|
|v64_0_9_dout             |   in|   32|     ap_fifo|       v64_0_9|       pointer|
|v64_0_9_num_data_valid   |   in|   12|     ap_fifo|       v64_0_9|       pointer|
|v64_0_9_fifo_cap         |   in|   12|     ap_fifo|       v64_0_9|       pointer|
|v64_0_9_empty_n          |   in|    1|     ap_fifo|       v64_0_9|       pointer|
|v64_0_9_read             |  out|    1|     ap_fifo|       v64_0_9|       pointer|
|v64_0_10_dout            |   in|   32|     ap_fifo|      v64_0_10|       pointer|
|v64_0_10_num_data_valid  |   in|   12|     ap_fifo|      v64_0_10|       pointer|
|v64_0_10_fifo_cap        |   in|   12|     ap_fifo|      v64_0_10|       pointer|
|v64_0_10_empty_n         |   in|    1|     ap_fifo|      v64_0_10|       pointer|
|v64_0_10_read            |  out|    1|     ap_fifo|      v64_0_10|       pointer|
|v64_1_0_dout             |   in|   32|     ap_fifo|       v64_1_0|       pointer|
|v64_1_0_num_data_valid   |   in|   12|     ap_fifo|       v64_1_0|       pointer|
|v64_1_0_fifo_cap         |   in|   12|     ap_fifo|       v64_1_0|       pointer|
|v64_1_0_empty_n          |   in|    1|     ap_fifo|       v64_1_0|       pointer|
|v64_1_0_read             |  out|    1|     ap_fifo|       v64_1_0|       pointer|
|v64_1_1_dout             |   in|   32|     ap_fifo|       v64_1_1|       pointer|
|v64_1_1_num_data_valid   |   in|   12|     ap_fifo|       v64_1_1|       pointer|
|v64_1_1_fifo_cap         |   in|   12|     ap_fifo|       v64_1_1|       pointer|
|v64_1_1_empty_n          |   in|    1|     ap_fifo|       v64_1_1|       pointer|
|v64_1_1_read             |  out|    1|     ap_fifo|       v64_1_1|       pointer|
|v64_1_2_dout             |   in|   32|     ap_fifo|       v64_1_2|       pointer|
|v64_1_2_num_data_valid   |   in|   12|     ap_fifo|       v64_1_2|       pointer|
|v64_1_2_fifo_cap         |   in|   12|     ap_fifo|       v64_1_2|       pointer|
|v64_1_2_empty_n          |   in|    1|     ap_fifo|       v64_1_2|       pointer|
|v64_1_2_read             |  out|    1|     ap_fifo|       v64_1_2|       pointer|
|v64_1_3_dout             |   in|   32|     ap_fifo|       v64_1_3|       pointer|
|v64_1_3_num_data_valid   |   in|   12|     ap_fifo|       v64_1_3|       pointer|
|v64_1_3_fifo_cap         |   in|   12|     ap_fifo|       v64_1_3|       pointer|
|v64_1_3_empty_n          |   in|    1|     ap_fifo|       v64_1_3|       pointer|
|v64_1_3_read             |  out|    1|     ap_fifo|       v64_1_3|       pointer|
|v64_1_4_dout             |   in|   32|     ap_fifo|       v64_1_4|       pointer|
|v64_1_4_num_data_valid   |   in|   12|     ap_fifo|       v64_1_4|       pointer|
|v64_1_4_fifo_cap         |   in|   12|     ap_fifo|       v64_1_4|       pointer|
|v64_1_4_empty_n          |   in|    1|     ap_fifo|       v64_1_4|       pointer|
|v64_1_4_read             |  out|    1|     ap_fifo|       v64_1_4|       pointer|
|v64_1_5_dout             |   in|   32|     ap_fifo|       v64_1_5|       pointer|
|v64_1_5_num_data_valid   |   in|   12|     ap_fifo|       v64_1_5|       pointer|
|v64_1_5_fifo_cap         |   in|   12|     ap_fifo|       v64_1_5|       pointer|
|v64_1_5_empty_n          |   in|    1|     ap_fifo|       v64_1_5|       pointer|
|v64_1_5_read             |  out|    1|     ap_fifo|       v64_1_5|       pointer|
|v64_1_6_dout             |   in|   32|     ap_fifo|       v64_1_6|       pointer|
|v64_1_6_num_data_valid   |   in|   12|     ap_fifo|       v64_1_6|       pointer|
|v64_1_6_fifo_cap         |   in|   12|     ap_fifo|       v64_1_6|       pointer|
|v64_1_6_empty_n          |   in|    1|     ap_fifo|       v64_1_6|       pointer|
|v64_1_6_read             |  out|    1|     ap_fifo|       v64_1_6|       pointer|
|v64_1_7_dout             |   in|   32|     ap_fifo|       v64_1_7|       pointer|
|v64_1_7_num_data_valid   |   in|   12|     ap_fifo|       v64_1_7|       pointer|
|v64_1_7_fifo_cap         |   in|   12|     ap_fifo|       v64_1_7|       pointer|
|v64_1_7_empty_n          |   in|    1|     ap_fifo|       v64_1_7|       pointer|
|v64_1_7_read             |  out|    1|     ap_fifo|       v64_1_7|       pointer|
|v64_1_8_dout             |   in|   32|     ap_fifo|       v64_1_8|       pointer|
|v64_1_8_num_data_valid   |   in|   12|     ap_fifo|       v64_1_8|       pointer|
|v64_1_8_fifo_cap         |   in|   12|     ap_fifo|       v64_1_8|       pointer|
|v64_1_8_empty_n          |   in|    1|     ap_fifo|       v64_1_8|       pointer|
|v64_1_8_read             |  out|    1|     ap_fifo|       v64_1_8|       pointer|
|v64_1_9_dout             |   in|   32|     ap_fifo|       v64_1_9|       pointer|
|v64_1_9_num_data_valid   |   in|   12|     ap_fifo|       v64_1_9|       pointer|
|v64_1_9_fifo_cap         |   in|   12|     ap_fifo|       v64_1_9|       pointer|
|v64_1_9_empty_n          |   in|    1|     ap_fifo|       v64_1_9|       pointer|
|v64_1_9_read             |  out|    1|     ap_fifo|       v64_1_9|       pointer|
|v64_1_10_dout            |   in|   32|     ap_fifo|      v64_1_10|       pointer|
|v64_1_10_num_data_valid  |   in|   12|     ap_fifo|      v64_1_10|       pointer|
|v64_1_10_fifo_cap        |   in|   12|     ap_fifo|      v64_1_10|       pointer|
|v64_1_10_empty_n         |   in|    1|     ap_fifo|      v64_1_10|       pointer|
|v64_1_10_read            |  out|    1|     ap_fifo|      v64_1_10|       pointer|
|v63_0_0_din              |  out|   32|     ap_fifo|       v63_0_0|       pointer|
|v63_0_0_num_data_valid   |   in|   12|     ap_fifo|       v63_0_0|       pointer|
|v63_0_0_fifo_cap         |   in|   12|     ap_fifo|       v63_0_0|       pointer|
|v63_0_0_full_n           |   in|    1|     ap_fifo|       v63_0_0|       pointer|
|v63_0_0_write            |  out|    1|     ap_fifo|       v63_0_0|       pointer|
|v63_0_1_din              |  out|   32|     ap_fifo|       v63_0_1|       pointer|
|v63_0_1_num_data_valid   |   in|   12|     ap_fifo|       v63_0_1|       pointer|
|v63_0_1_fifo_cap         |   in|   12|     ap_fifo|       v63_0_1|       pointer|
|v63_0_1_full_n           |   in|    1|     ap_fifo|       v63_0_1|       pointer|
|v63_0_1_write            |  out|    1|     ap_fifo|       v63_0_1|       pointer|
|v63_0_2_din              |  out|   32|     ap_fifo|       v63_0_2|       pointer|
|v63_0_2_num_data_valid   |   in|   12|     ap_fifo|       v63_0_2|       pointer|
|v63_0_2_fifo_cap         |   in|   12|     ap_fifo|       v63_0_2|       pointer|
|v63_0_2_full_n           |   in|    1|     ap_fifo|       v63_0_2|       pointer|
|v63_0_2_write            |  out|    1|     ap_fifo|       v63_0_2|       pointer|
|v63_0_3_din              |  out|   32|     ap_fifo|       v63_0_3|       pointer|
|v63_0_3_num_data_valid   |   in|   12|     ap_fifo|       v63_0_3|       pointer|
|v63_0_3_fifo_cap         |   in|   12|     ap_fifo|       v63_0_3|       pointer|
|v63_0_3_full_n           |   in|    1|     ap_fifo|       v63_0_3|       pointer|
|v63_0_3_write            |  out|    1|     ap_fifo|       v63_0_3|       pointer|
|v63_0_4_din              |  out|   32|     ap_fifo|       v63_0_4|       pointer|
|v63_0_4_num_data_valid   |   in|   12|     ap_fifo|       v63_0_4|       pointer|
|v63_0_4_fifo_cap         |   in|   12|     ap_fifo|       v63_0_4|       pointer|
|v63_0_4_full_n           |   in|    1|     ap_fifo|       v63_0_4|       pointer|
|v63_0_4_write            |  out|    1|     ap_fifo|       v63_0_4|       pointer|
|v63_0_5_din              |  out|   32|     ap_fifo|       v63_0_5|       pointer|
|v63_0_5_num_data_valid   |   in|   12|     ap_fifo|       v63_0_5|       pointer|
|v63_0_5_fifo_cap         |   in|   12|     ap_fifo|       v63_0_5|       pointer|
|v63_0_5_full_n           |   in|    1|     ap_fifo|       v63_0_5|       pointer|
|v63_0_5_write            |  out|    1|     ap_fifo|       v63_0_5|       pointer|
|v63_0_6_din              |  out|   32|     ap_fifo|       v63_0_6|       pointer|
|v63_0_6_num_data_valid   |   in|   12|     ap_fifo|       v63_0_6|       pointer|
|v63_0_6_fifo_cap         |   in|   12|     ap_fifo|       v63_0_6|       pointer|
|v63_0_6_full_n           |   in|    1|     ap_fifo|       v63_0_6|       pointer|
|v63_0_6_write            |  out|    1|     ap_fifo|       v63_0_6|       pointer|
|v63_0_7_din              |  out|   32|     ap_fifo|       v63_0_7|       pointer|
|v63_0_7_num_data_valid   |   in|   12|     ap_fifo|       v63_0_7|       pointer|
|v63_0_7_fifo_cap         |   in|   12|     ap_fifo|       v63_0_7|       pointer|
|v63_0_7_full_n           |   in|    1|     ap_fifo|       v63_0_7|       pointer|
|v63_0_7_write            |  out|    1|     ap_fifo|       v63_0_7|       pointer|
|v63_0_8_din              |  out|   32|     ap_fifo|       v63_0_8|       pointer|
|v63_0_8_num_data_valid   |   in|   12|     ap_fifo|       v63_0_8|       pointer|
|v63_0_8_fifo_cap         |   in|   12|     ap_fifo|       v63_0_8|       pointer|
|v63_0_8_full_n           |   in|    1|     ap_fifo|       v63_0_8|       pointer|
|v63_0_8_write            |  out|    1|     ap_fifo|       v63_0_8|       pointer|
|v63_0_9_din              |  out|   32|     ap_fifo|       v63_0_9|       pointer|
|v63_0_9_num_data_valid   |   in|   12|     ap_fifo|       v63_0_9|       pointer|
|v63_0_9_fifo_cap         |   in|   12|     ap_fifo|       v63_0_9|       pointer|
|v63_0_9_full_n           |   in|    1|     ap_fifo|       v63_0_9|       pointer|
|v63_0_9_write            |  out|    1|     ap_fifo|       v63_0_9|       pointer|
|v63_0_10_din             |  out|   32|     ap_fifo|      v63_0_10|       pointer|
|v63_0_10_num_data_valid  |   in|   12|     ap_fifo|      v63_0_10|       pointer|
|v63_0_10_fifo_cap        |   in|   12|     ap_fifo|      v63_0_10|       pointer|
|v63_0_10_full_n          |   in|    1|     ap_fifo|      v63_0_10|       pointer|
|v63_0_10_write           |  out|    1|     ap_fifo|      v63_0_10|       pointer|
|v63_1_0_din              |  out|   32|     ap_fifo|       v63_1_0|       pointer|
|v63_1_0_num_data_valid   |   in|   12|     ap_fifo|       v63_1_0|       pointer|
|v63_1_0_fifo_cap         |   in|   12|     ap_fifo|       v63_1_0|       pointer|
|v63_1_0_full_n           |   in|    1|     ap_fifo|       v63_1_0|       pointer|
|v63_1_0_write            |  out|    1|     ap_fifo|       v63_1_0|       pointer|
|v63_1_1_din              |  out|   32|     ap_fifo|       v63_1_1|       pointer|
|v63_1_1_num_data_valid   |   in|   12|     ap_fifo|       v63_1_1|       pointer|
|v63_1_1_fifo_cap         |   in|   12|     ap_fifo|       v63_1_1|       pointer|
|v63_1_1_full_n           |   in|    1|     ap_fifo|       v63_1_1|       pointer|
|v63_1_1_write            |  out|    1|     ap_fifo|       v63_1_1|       pointer|
|v63_1_2_din              |  out|   32|     ap_fifo|       v63_1_2|       pointer|
|v63_1_2_num_data_valid   |   in|   12|     ap_fifo|       v63_1_2|       pointer|
|v63_1_2_fifo_cap         |   in|   12|     ap_fifo|       v63_1_2|       pointer|
|v63_1_2_full_n           |   in|    1|     ap_fifo|       v63_1_2|       pointer|
|v63_1_2_write            |  out|    1|     ap_fifo|       v63_1_2|       pointer|
|v63_1_3_din              |  out|   32|     ap_fifo|       v63_1_3|       pointer|
|v63_1_3_num_data_valid   |   in|   12|     ap_fifo|       v63_1_3|       pointer|
|v63_1_3_fifo_cap         |   in|   12|     ap_fifo|       v63_1_3|       pointer|
|v63_1_3_full_n           |   in|    1|     ap_fifo|       v63_1_3|       pointer|
|v63_1_3_write            |  out|    1|     ap_fifo|       v63_1_3|       pointer|
|v63_1_4_din              |  out|   32|     ap_fifo|       v63_1_4|       pointer|
|v63_1_4_num_data_valid   |   in|   12|     ap_fifo|       v63_1_4|       pointer|
|v63_1_4_fifo_cap         |   in|   12|     ap_fifo|       v63_1_4|       pointer|
|v63_1_4_full_n           |   in|    1|     ap_fifo|       v63_1_4|       pointer|
|v63_1_4_write            |  out|    1|     ap_fifo|       v63_1_4|       pointer|
|v63_1_5_din              |  out|   32|     ap_fifo|       v63_1_5|       pointer|
|v63_1_5_num_data_valid   |   in|   12|     ap_fifo|       v63_1_5|       pointer|
|v63_1_5_fifo_cap         |   in|   12|     ap_fifo|       v63_1_5|       pointer|
|v63_1_5_full_n           |   in|    1|     ap_fifo|       v63_1_5|       pointer|
|v63_1_5_write            |  out|    1|     ap_fifo|       v63_1_5|       pointer|
|v63_1_6_din              |  out|   32|     ap_fifo|       v63_1_6|       pointer|
|v63_1_6_num_data_valid   |   in|   12|     ap_fifo|       v63_1_6|       pointer|
|v63_1_6_fifo_cap         |   in|   12|     ap_fifo|       v63_1_6|       pointer|
|v63_1_6_full_n           |   in|    1|     ap_fifo|       v63_1_6|       pointer|
|v63_1_6_write            |  out|    1|     ap_fifo|       v63_1_6|       pointer|
|v63_1_7_din              |  out|   32|     ap_fifo|       v63_1_7|       pointer|
|v63_1_7_num_data_valid   |   in|   12|     ap_fifo|       v63_1_7|       pointer|
|v63_1_7_fifo_cap         |   in|   12|     ap_fifo|       v63_1_7|       pointer|
|v63_1_7_full_n           |   in|    1|     ap_fifo|       v63_1_7|       pointer|
|v63_1_7_write            |  out|    1|     ap_fifo|       v63_1_7|       pointer|
|v63_1_8_din              |  out|   32|     ap_fifo|       v63_1_8|       pointer|
|v63_1_8_num_data_valid   |   in|   12|     ap_fifo|       v63_1_8|       pointer|
|v63_1_8_fifo_cap         |   in|   12|     ap_fifo|       v63_1_8|       pointer|
|v63_1_8_full_n           |   in|    1|     ap_fifo|       v63_1_8|       pointer|
|v63_1_8_write            |  out|    1|     ap_fifo|       v63_1_8|       pointer|
|v63_1_9_din              |  out|   32|     ap_fifo|       v63_1_9|       pointer|
|v63_1_9_num_data_valid   |   in|   12|     ap_fifo|       v63_1_9|       pointer|
|v63_1_9_fifo_cap         |   in|   12|     ap_fifo|       v63_1_9|       pointer|
|v63_1_9_full_n           |   in|    1|     ap_fifo|       v63_1_9|       pointer|
|v63_1_9_write            |  out|    1|     ap_fifo|       v63_1_9|       pointer|
|v63_1_10_din             |  out|   32|     ap_fifo|      v63_1_10|       pointer|
|v63_1_10_num_data_valid  |   in|   12|     ap_fifo|      v63_1_10|       pointer|
|v63_1_10_fifo_cap        |   in|   12|     ap_fifo|      v63_1_10|       pointer|
|v63_1_10_full_n          |   in|    1|     ap_fifo|      v63_1_10|       pointer|
|v63_1_10_write           |  out|    1|     ap_fifo|      v63_1_10|       pointer|
|v61_0_0_address0         |  out|   11|   ap_memory|       v61_0_0|         array|
|v61_0_0_ce0              |  out|    1|   ap_memory|       v61_0_0|         array|
|v61_0_0_q0               |   in|   32|   ap_memory|       v61_0_0|         array|
|v61_0_1_address0         |  out|   11|   ap_memory|       v61_0_1|         array|
|v61_0_1_ce0              |  out|    1|   ap_memory|       v61_0_1|         array|
|v61_0_1_q0               |   in|   32|   ap_memory|       v61_0_1|         array|
|v61_0_2_address0         |  out|   11|   ap_memory|       v61_0_2|         array|
|v61_0_2_ce0              |  out|    1|   ap_memory|       v61_0_2|         array|
|v61_0_2_q0               |   in|   32|   ap_memory|       v61_0_2|         array|
|v61_0_3_address0         |  out|   11|   ap_memory|       v61_0_3|         array|
|v61_0_3_ce0              |  out|    1|   ap_memory|       v61_0_3|         array|
|v61_0_3_q0               |   in|   32|   ap_memory|       v61_0_3|         array|
|v61_0_4_address0         |  out|   11|   ap_memory|       v61_0_4|         array|
|v61_0_4_ce0              |  out|    1|   ap_memory|       v61_0_4|         array|
|v61_0_4_q0               |   in|   32|   ap_memory|       v61_0_4|         array|
|v61_0_5_address0         |  out|   11|   ap_memory|       v61_0_5|         array|
|v61_0_5_ce0              |  out|    1|   ap_memory|       v61_0_5|         array|
|v61_0_5_q0               |   in|   32|   ap_memory|       v61_0_5|         array|
|v61_0_6_address0         |  out|   11|   ap_memory|       v61_0_6|         array|
|v61_0_6_ce0              |  out|    1|   ap_memory|       v61_0_6|         array|
|v61_0_6_q0               |   in|   32|   ap_memory|       v61_0_6|         array|
|v61_0_7_address0         |  out|   11|   ap_memory|       v61_0_7|         array|
|v61_0_7_ce0              |  out|    1|   ap_memory|       v61_0_7|         array|
|v61_0_7_q0               |   in|   32|   ap_memory|       v61_0_7|         array|
|v61_0_8_address0         |  out|   11|   ap_memory|       v61_0_8|         array|
|v61_0_8_ce0              |  out|    1|   ap_memory|       v61_0_8|         array|
|v61_0_8_q0               |   in|   32|   ap_memory|       v61_0_8|         array|
|v61_0_9_address0         |  out|   11|   ap_memory|       v61_0_9|         array|
|v61_0_9_ce0              |  out|    1|   ap_memory|       v61_0_9|         array|
|v61_0_9_q0               |   in|   32|   ap_memory|       v61_0_9|         array|
|v61_0_10_address0        |  out|   11|   ap_memory|      v61_0_10|         array|
|v61_0_10_ce0             |  out|    1|   ap_memory|      v61_0_10|         array|
|v61_0_10_q0              |   in|   32|   ap_memory|      v61_0_10|         array|
|v61_1_0_address0         |  out|   11|   ap_memory|       v61_1_0|         array|
|v61_1_0_ce0              |  out|    1|   ap_memory|       v61_1_0|         array|
|v61_1_0_q0               |   in|   32|   ap_memory|       v61_1_0|         array|
|v61_1_1_address0         |  out|   11|   ap_memory|       v61_1_1|         array|
|v61_1_1_ce0              |  out|    1|   ap_memory|       v61_1_1|         array|
|v61_1_1_q0               |   in|   32|   ap_memory|       v61_1_1|         array|
|v61_1_2_address0         |  out|   11|   ap_memory|       v61_1_2|         array|
|v61_1_2_ce0              |  out|    1|   ap_memory|       v61_1_2|         array|
|v61_1_2_q0               |   in|   32|   ap_memory|       v61_1_2|         array|
|v61_1_3_address0         |  out|   11|   ap_memory|       v61_1_3|         array|
|v61_1_3_ce0              |  out|    1|   ap_memory|       v61_1_3|         array|
|v61_1_3_q0               |   in|   32|   ap_memory|       v61_1_3|         array|
|v61_1_4_address0         |  out|   11|   ap_memory|       v61_1_4|         array|
|v61_1_4_ce0              |  out|    1|   ap_memory|       v61_1_4|         array|
|v61_1_4_q0               |   in|   32|   ap_memory|       v61_1_4|         array|
|v61_1_5_address0         |  out|   11|   ap_memory|       v61_1_5|         array|
|v61_1_5_ce0              |  out|    1|   ap_memory|       v61_1_5|         array|
|v61_1_5_q0               |   in|   32|   ap_memory|       v61_1_5|         array|
|v61_1_6_address0         |  out|   11|   ap_memory|       v61_1_6|         array|
|v61_1_6_ce0              |  out|    1|   ap_memory|       v61_1_6|         array|
|v61_1_6_q0               |   in|   32|   ap_memory|       v61_1_6|         array|
|v61_1_7_address0         |  out|   11|   ap_memory|       v61_1_7|         array|
|v61_1_7_ce0              |  out|    1|   ap_memory|       v61_1_7|         array|
|v61_1_7_q0               |   in|   32|   ap_memory|       v61_1_7|         array|
|v61_1_8_address0         |  out|   11|   ap_memory|       v61_1_8|         array|
|v61_1_8_ce0              |  out|    1|   ap_memory|       v61_1_8|         array|
|v61_1_8_q0               |   in|   32|   ap_memory|       v61_1_8|         array|
|v61_1_9_address0         |  out|   11|   ap_memory|       v61_1_9|         array|
|v61_1_9_ce0              |  out|    1|   ap_memory|       v61_1_9|         array|
|v61_1_9_q0               |   in|   32|   ap_memory|       v61_1_9|         array|
|v61_1_10_address0        |  out|   11|   ap_memory|      v61_1_10|         array|
|v61_1_10_ce0             |  out|    1|   ap_memory|      v61_1_10|         array|
|v61_1_10_q0              |   in|   32|   ap_memory|      v61_1_10|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

