/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 2/15/2023 10:39:25 AM.
 * 
 * @copyright copyright(c) 2023 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_SERDES_RXDIG_PHY_CORE1P3_H__
#define __ADI_APOLLO_BF_SERDES_RXDIG_PHY_CORE1P3_H__

/*============= D E F I N E S ==============*/
#define DESER_PHY0_SERDES_RX_JRX_TX_DIGITAL0       0x61630000
#define DESER_PHY1_SERDES_RX_JRX_TX_DIGITAL0       0x61630800
#define DESER_PHY2_SERDES_RX_JRX_TX_DIGITAL0       0x61631000
#define DESER_PHY3_SERDES_RX_JRX_TX_DIGITAL0       0x61631800
#define DESER_PHY4_SERDES_RX_JRX_TX_DIGITAL0       0x61632000
#define DESER_PHY5_SERDES_RX_JRX_TX_DIGITAL0       0x61632800
#define DESER_PHY6_SERDES_RX_JRX_TX_DIGITAL0       0x61633000
#define DESER_PHY7_SERDES_RX_JRX_TX_DIGITAL0       0x61633800
#define DESER_PHY8_SERDES_RX_JRX_TX_DIGITAL0       0x61634000
#define DESER_PHY9_SERDES_RX_JRX_TX_DIGITAL0       0x61634800
#define DESER_PHY10_SERDES_RX_JRX_TX_DIGITAL0      0x61635000
#define DESER_PHY11_SERDES_RX_JRX_TX_DIGITAL0      0x61635800
#define DESER_PHY_ALL_SERDES_RX_JRX_TX_DIGITAL0    0x61636000
#define DESER_PHY0_SERDES_RX_JRX_TX_DIGITAL1       0x61E30000
#define DESER_PHY1_SERDES_RX_JRX_TX_DIGITAL1       0x61E30800
#define DESER_PHY2_SERDES_RX_JRX_TX_DIGITAL1       0x61E31000
#define DESER_PHY3_SERDES_RX_JRX_TX_DIGITAL1       0x61E31800
#define DESER_PHY4_SERDES_RX_JRX_TX_DIGITAL1       0x61E32000
#define DESER_PHY5_SERDES_RX_JRX_TX_DIGITAL1       0x61E32800
#define DESER_PHY6_SERDES_RX_JRX_TX_DIGITAL1       0x61E33000
#define DESER_PHY7_SERDES_RX_JRX_TX_DIGITAL1       0x61E33800
#define DESER_PHY8_SERDES_RX_JRX_TX_DIGITAL1       0x61E34000
#define DESER_PHY9_SERDES_RX_JRX_TX_DIGITAL1       0x61E34800
#define DESER_PHY10_SERDES_RX_JRX_TX_DIGITAL1      0x61E35000
#define DESER_PHY11_SERDES_RX_JRX_TX_DIGITAL1      0x61E35800
#define DESER_PHY_ALL_SERDES_RX_JRX_TX_DIGITAL1    0x61E36000

#define REG_SPI_INTFCONFA_ADDR(inst)               ((inst) + 0x00000000)
#define BF_SOFTRESET_INFO(inst)                    ((inst) + 0x00000000), 0x00000100

#define REG_CAL_EN_ADDR(inst)                      ((inst) + 0x00000001)
#define BF_RFPLL_LOCKED_INFO(inst)                 ((inst) + 0x00000001), 0x00000100
#define BF_AUTOCAL_EN_INFO(inst)                   ((inst) + 0x00000001), 0x00000104

#define REG_PD_REG_0_ADDR(inst)                    ((inst) + 0x00000002)
#define BF_CK_DIS_CKGATES_INFO(inst)               ((inst) + 0x00000002), 0x00000100
#define BF_RXDES_PD_MBIAS_INFO(inst)               ((inst) + 0x00000002), 0x00000101
#define BF_PD_CDR_D_DES_RC_INFO(inst)              ((inst) + 0x00000002), 0x00000102
#define BF_PD_CTLE_DES_RC_INFO(inst)               ((inst) + 0x00000002), 0x00000103
#define BF_CK_PD_PI_INFO(inst)                     ((inst) + 0x00000002), 0x00000104
#define BF_CK_PD_PI_DUTYDAC_INFO(inst)             ((inst) + 0x00000002), 0x00000105

#define REG_PD_REG_1_ADDR(inst)                    ((inst) + 0x00000003)
#define BF_AFE_PD_CAL_INFO(inst)                   ((inst) + 0x00000003), 0x00000100
#define BF_AFE_PD_VCM_INFO(inst)                   ((inst) + 0x00000003), 0x00000101
#define BF_CTLE_PD_ODAC_INFO(inst)                 ((inst) + 0x00000003), 0x00000102

#define REG_MBIAS_CTL_ADDR(inst)                   ((inst) + 0x00000004)
#define BF_RXDES_CTRL_MBIAS_INFO(inst)             ((inst) + 0x00000004), 0x00000800

#define REG_CAL_ADDR(inst)                         ((inst) + 0x00000007)
#define BF_PHASESTATE_CAL_EN_INFO(inst)            ((inst) + 0x00000007), 0x00000100
#define BF_PHASESTATE_INFO(inst)                   ((inst) + 0x00000007), 0x00000104

#define REG_LF_DLL_ADDR(inst)                      ((inst) + 0x00000008)
#define BF_DLLSLEW_INFO(inst)                      ((inst) + 0x00000008), 0x00000200
#define BF_DLLSLEW_PREDIV_INFO(inst)               ((inst) + 0x00000008), 0x00000204
#define BF_DLLSLEW_HALFDIV_INFO(inst)              ((inst) + 0x00000008), 0x00000206

#define REG_LF_DESER_ADDR(inst)                    ((inst) + 0x00000009)
#define BF_SYNC_DESER8TO32_INFO(inst)              ((inst) + 0x00000009), 0x00000100
#define BF_CLKDIV8_INV_DESER8TO32_INFO(inst)       ((inst) + 0x00000009), 0x00000101
#define BF_CLKDIV32_INV_DESER8TO32_INFO(inst)      ((inst) + 0x00000009), 0x00000102
#define BF_PHI_TEST_EN_INFO(inst)                  ((inst) + 0x00000009), 0x00000103

#define REG_PAR_DATA_CTL_ADDR(inst)                ((inst) + 0x0000000A)
#define BF_PAR_DATA_INV_INFO(inst)                 ((inst) + 0x0000000A), 0x00000100
#define BF_PAR_CLK_EDGE_INFO(inst)                 ((inst) + 0x0000000A), 0x00000101

#define REG_LF_PHI_RS0_ADDR(inst)                  ((inst) + 0x0000000B)
#define BF_LF_PHI_DES_RS_INFO(inst)                ((inst) + 0x0000000B), 0x00000E00

#define REG_LF_PHI_RS1_ADDR(inst)                  ((inst) + 0x0000000C)

#define REG_TEST_ADDR(inst)                        ((inst) + 0x0000000E)
#define BF_RXDES_AMUX_SEL_INFO(inst)               ((inst) + 0x0000000E), 0x00000500

#define REG_JTAG_ADDR(inst)                        ((inst) + 0x0000000F)
#define BF_JTAG_DBG_CLK_INFO(inst)                 ((inst) + 0x0000000F), 0x00000200
#define BF_JTAG_DBG_INIT_D_INFO(inst)              ((inst) + 0x0000000F), 0x00000202

#define REG_CK_CTL0_ADDR(inst)                     ((inst) + 0x00000010)
#define BF_CK_IBSEL_INFO(inst)                     ((inst) + 0x00000010), 0x00000100
#define BF_CK_QBSEL_INFO(inst)                     ((inst) + 0x00000010), 0x00000101
#define BF_CK_PI_COMSENSEEN_INFO(inst)             ((inst) + 0x00000010), 0x00000102
#define BF_CK_ENSLEWMEAS_INFO(inst)                ((inst) + 0x00000010), 0x00000103
#define BF_CK_PI_DUTYDAC_MAG_INFO(inst)            ((inst) + 0x00000010), 0x00000204
#define BF_CK_PI_DUTYDAC_SGN_INFO(inst)            ((inst) + 0x00000010), 0x00000106

#define REG_CK_CTL1_ADDR(inst)                     ((inst) + 0x00000011)
#define BF_CK_PI_PHI_INFO(inst)                    ((inst) + 0x00000011), 0x00000700
#define BF_CK_PI_PHI_CLK_INV_INFO(inst)            ((inst) + 0x00000011), 0x00000107

#define REG_CK_CTL2_ADDR(inst)                     ((inst) + 0x00000012)
#define BF_CK_PI_SLEWFS_INFO(inst)                 ((inst) + 0x00000012), 0x00000500
#define BF_CK_PI_SLEWFS_FORCE_INFO(inst)           ((inst) + 0x00000012), 0x00000105
#define BF_CK_PI_SLEWFS_CAL_FBEN_FORCE_INFO(inst)  ((inst) + 0x00000012), 0x00000106

#define REG_CK_CTL3_ADDR(inst)                     ((inst) + 0x00000013)
#define BF_CK_PI_FBEN_INFO(inst)                   ((inst) + 0x00000013), 0x00000400
#define BF_CK_PI_SLEW_DFLIP_INFO(inst)             ((inst) + 0x00000013), 0x00000104
#define BF_CK_SLEWRATE_CKFLIP_INFO(inst)           ((inst) + 0x00000013), 0x00000105

#define REG_CK_CTL4_ADDR(inst)                     ((inst) + 0x00000014)
#define BF_CK_SPO_ISTROBE_INFO(inst)               ((inst) + 0x00000014), 0x00000100
#define BF_CK_SPO_QSTROBE_INFO(inst)               ((inst) + 0x00000014), 0x00000101
#define BF_CK_SPO_UP_DN_INFO(inst)                 ((inst) + 0x00000014), 0x00000102

#define REG_CK_CTL5_ADDR(inst)                     ((inst) + 0x00000015)
#define BF_CK_PI_CAL_INIT_INFO(inst)               ((inst) + 0x00000015), 0x00000100
#define BF_CK_PI_COUNT_TOTAL_INFO(inst)            ((inst) + 0x00000015), 0x00000301
#define BF_CK_PI_COUNT_THR_DIFF_INFO(inst)         ((inst) + 0x00000015), 0x00000404

#define REG_CK_CTL6_ADDR(inst)                     ((inst) + 0x00000016)
#define BF_CK_PI_DUTY_SEL_INFO(inst)               ((inst) + 0x00000016), 0x00000300
#define BF_CK_PI_REG_READ_INFO(inst)               ((inst) + 0x00000016), 0x00000203
#define BF_CK_PI_ROCLK_INFO(inst)                  ((inst) + 0x00000016), 0x00000105
#define BF_CK_PI_ROCLK_BYPASS_INFO(inst)           ((inst) + 0x00000016), 0x00000106
#define BF_CK_PI_MEAS_INIT_INFO(inst)              ((inst) + 0x00000016), 0x00000107

#define REG_CK_CTL7_ADDR(inst)                     ((inst) + 0x00000017)
#define BF_CK_PI_SLEWFS_OUT_INFO(inst)             ((inst) + 0x00000017), 0x00000500
#define BF_CK_PI_MEASIOUT_INFO(inst)               ((inst) + 0x00000017), 0x00000105
#define BF_CK_PI_MEASQOUT_INFO(inst)               ((inst) + 0x00000017), 0x00000106

#define REG_CK_CTL8_ADDR(inst)                     ((inst) + 0x00000018)
#define BF_CK_PI_CAL_STATE_INFO(inst)              ((inst) + 0x00000018), 0x00000400
#define BF_CK_PI_CAL_DONE_INFO(inst)               ((inst) + 0x00000018), 0x00000104
#define BF_CK_PI_CAL_INPROGRESS_INFO(inst)         ((inst) + 0x00000018), 0x00000105
#define BF_CK_PI_MEAS_DONE_INFO(inst)              ((inst) + 0x00000018), 0x00000106
#define BF_CK_PI_MEAS_INPROGRESS_INFO(inst)        ((inst) + 0x00000018), 0x00000107

#define REG_CK_CTL9_ADDR(inst)                     ((inst) + 0x00000019)
#define BF_CK_PI_COUNT_OUT_INFO(inst)              ((inst) + 0x00000019), 0x00001000

#define REG_CK_CTL10_ADDR(inst)                    ((inst) + 0x0000001A)

#define REG_CTLE_CTL0_ADDR(inst)                   ((inst) + 0x00000020)
#define BF_CTLE_STROBE_INFO(inst)                  ((inst) + 0x00000020), 0x00000100
#define BF_AFE_CAL_STROBE_INFO(inst)               ((inst) + 0x00000020), 0x00000101
#define BF_AFE_CAL_STEP_INFO(inst)                 ((inst) + 0x00000020), 0x00000102
#define BF_AFE_CAL_INIT_INFO(inst)                 ((inst) + 0x00000020), 0x00000104
#define BF_FORCE_AFE_CAL_INFO(inst)                ((inst) + 0x00000020), 0x00000105
#define BF_FORCE_CTLE_REG_INFO(inst)               ((inst) + 0x00000020), 0x00000106
#define BF_CTLE_REG_OVERRIDE_INFO(inst)            ((inst) + 0x00000020), 0x00000107

#define REG_CTLE_CTL1_ADDR(inst)                   ((inst) + 0x00000021)
#define BF_AFE_STATE_INFO(inst)                    ((inst) + 0x00000021), 0x00000500
#define BF_AFE_CAL_DONE_INFO(inst)                 ((inst) + 0x00000021), 0x00000105
#define BF_AFE_CAL_OUT_INFO(inst)                  ((inst) + 0x00000021), 0x00000106

#define REG_CTLE_CTL2_ADDR(inst)                   ((inst) + 0x00000022)
#define BF_CTLE_REG_DROPOUT_INFO(inst)             ((inst) + 0x00000022), 0x00000500
#define BF_CTLE_REG_CM_ADJUST_INFO(inst)           ((inst) + 0x00000022), 0x00000305

#define REG_CTLE_CTL3_ADDR(inst)                   ((inst) + 0x00000023)
#define BF_CTLE_S1_GM_INFO(inst)                   ((inst) + 0x00000023), 0x00000500

#define REG_CTLE_CTL4_ADDR(inst)                   ((inst) + 0x00000024)
#define BF_CTLE_S1_LD_INFO(inst)                   ((inst) + 0x00000024), 0x00000400
#define BF_CTLE_SQUELCH_INFO(inst)                 ((inst) + 0x00000024), 0x00000104

#define REG_CTLE_CTL5_ADDR(inst)                   ((inst) + 0x00000025)
#define BF_CTLE_S2_GM_INFO(inst)                   ((inst) + 0x00000025), 0x00000400
#define BF_CTLE_S2_LD_INFO(inst)                   ((inst) + 0x00000025), 0x00000404

#define REG_CTLE_CTL6_ADDR(inst)                   ((inst) + 0x00000026)
#define BF_CTLE_S1_RP_INFO(inst)                   ((inst) + 0x00000026), 0x00000300
#define BF_CTLE_S2_RP_INFO(inst)                   ((inst) + 0x00000026), 0x00000304

#define REG_CTLE_CTL7_ADDR(inst)                   ((inst) + 0x00000027)
#define BF_CTLE_PGA_LD_INFO(inst)                  ((inst) + 0x00000027), 0x00000800

#define REG_CTLE_CTL8_ADDR(inst)                   ((inst) + 0x00000028)
#define BF_CTLE_PGA_GM_INFO(inst)                  ((inst) + 0x00000028), 0x00001000

#define REG_CTLE_CTL9_ADDR(inst)                   ((inst) + 0x00000029)

#define REG_CTLE_CTL10_ADDR(inst)                  ((inst) + 0x0000002A)
#define BF_CTLE_RSHUNT_EN_INFO(inst)               ((inst) + 0x0000002A), 0x00000200
#define BF_CTLE_RSHUNT_5K_EN_INFO(inst)            ((inst) + 0x0000002A), 0x00000102
#define BF_CTLE_RSER_EN_INFO(inst)                 ((inst) + 0x0000002A), 0x00000103
#define BF_CTLE_REG_OVERRIDE_AMP_INFO(inst)        ((inst) + 0x0000002A), 0x00000104

#define REG_CTLE_CTL11_ADDR(inst)                  ((inst) + 0x0000002B)
#define BF_CTLE_CSER_INFO(inst)                    ((inst) + 0x0000002B), 0x00000F00

#define REG_CTLE_CTL12_ADDR(inst)                  ((inst) + 0x0000002C)

#define REG_CTLE_CTL13_ADDR(inst)                  ((inst) + 0x0000002D)
#define BF_CTLE_B_CTLE_ODAC_INFO(inst)             ((inst) + 0x0000002D), 0x00000500

#define REG_CTLE_CTL14_ADDR(inst)                  ((inst) + 0x0000002E)
#define BF_CTLE_B_AFE_ODAC_INFO(inst)              ((inst) + 0x0000002E), 0x00000500

#define REG_CTLE_CTL15_ADDR(inst)                  ((inst) + 0x0000002F)
#define BF_AFE_PROG_DLY_INFO(inst)                 ((inst) + 0x0000002F), 0x00000200
#define BF_AFE_PROG_DROPOUT_MIN_INFO(inst)         ((inst) + 0x0000002F), 0x00000202
#define BF_AFE_PROG_DROPOUT_MAX_INFO(inst)         ((inst) + 0x0000002F), 0x00000204

#define REG_CTLE_CTL16_ADDR(inst)                  ((inst) + 0x00000030)
#define BF_CTLE_REG_DROPOUT_SM_INFO(inst)          ((inst) + 0x00000030), 0x00000500

#define REG_CTLE_CTL17_ADDR(inst)                  ((inst) + 0x00000031)
#define BF_CTLE_B_AFE_ODAC_SM_INFO(inst)           ((inst) + 0x00000031), 0x00000500

#define REG_RAM_CTL0_ADDR(inst)                    ((inst) + 0x00000032)
#define BF_RAM_CEN_INFO(inst)                      ((inst) + 0x00000032), 0x00000104
#define BF_RAM_WEN_INFO(inst)                      ((inst) + 0x00000032), 0x00000105
#define BF_RAM_BYPASS_INFO(inst)                   ((inst) + 0x00000032), 0x00000106

#define REG_RAM_CTL1_ADDR(inst)                    ((inst) + 0x00000033)
#define BF_RAM_ADDR_INFO(inst)                     ((inst) + 0x00000033), 0x00000C00

#define REG_RAM_CTL2_ADDR(inst)                    ((inst) + 0x00000034)
#define BF_RAM_WDATA_INFO(inst)                    ((inst) + 0x00000034), 0x00001000

#define REG_RAM_CTL3_ADDR(inst)                    ((inst) + 0x00000035)

#define REG_RAM_CTL4_ADDR(inst)                    ((inst) + 0x00000036)
#define BF_RAM_RDATA_INFO(inst)                    ((inst) + 0x00000036), 0x00001000

#define REG_RAM_CTL5_ADDR(inst)                    ((inst) + 0x00000037)

#define REG_LMS_CTL0_ADDR(inst)                    ((inst) + 0x00000038)
#define BF_LMS_RESET_INFO(inst)                    ((inst) + 0x00000038), 0x00000100
#define BF_LMS_BREAKPT_EN_INFO(inst)               ((inst) + 0x00000038), 0x00000101
#define BF_BOOTLOAD_EN_INFO(inst)                  ((inst) + 0x00000038), 0x00000104
#define BF_BOOTLOAD_START_INFO(inst)               ((inst) + 0x00000038), 0x00000105

#define REG_LMS_CTL1_ADDR(inst)                    ((inst) + 0x00000039)
#define BF_BOOTLOAD_ON_INFO(inst)                  ((inst) + 0x00000039), 0x00000104
#define BF_BOOTLOAD_DONE_INFO(inst)                ((inst) + 0x00000039), 0x00000105

#define REG_LMS_CTL2_ADDR(inst)                    ((inst) + 0x0000003A)
#define BF_LMS_NUM_ITER_INFO(inst)                 ((inst) + 0x0000003A), 0x00000800

#define REG_LMS_CTL3_ADDR(inst)                    ((inst) + 0x0000003B)
#define BF_LMS_FLASH_MSK_PRE_INFO(inst)            ((inst) + 0x0000003B), 0x00000800

#define REG_LMS_CTL4_ADDR(inst)                    ((inst) + 0x0000003C)
#define BF_LMS_FLASH_MSK_POST_INFO(inst)           ((inst) + 0x0000003C), 0x00000800

#define REG_LMS_CTL5_ADDR(inst)                    ((inst) + 0x0000003D)
#define BF_LMS_UPP_THRESH_INFO(inst)               ((inst) + 0x0000003D), 0x00001000

#define REG_LMS_CTL6_ADDR(inst)                    ((inst) + 0x0000003E)

#define REG_LMS_CTL7_ADDR(inst)                    ((inst) + 0x0000003F)
#define BF_LMS_BREAKPT_INFO(inst)                  ((inst) + 0x0000003F), 0x00000B00

#define REG_LMS_CTL8_ADDR(inst)                    ((inst) + 0x00000040)

#define REG_LMS_CTL9_ADDR(inst)                    ((inst) + 0x00000041)
#define BF_LMS_CTL_FLAG_INFO(inst)                 ((inst) + 0x00000041), 0x00000800

#define REG_LMS_CTL10_ADDR(inst)                   ((inst) + 0x00000042)
#define BF_LMS_INNER_UP_STA_INFO(inst)             ((inst) + 0x00000042), 0x00000700

#define REG_LMS_CTL11_ADDR(inst)                   ((inst) + 0x00000043)
#define BF_LMS_OUTER_UP_STA_INFO(inst)             ((inst) + 0x00000043), 0x00000700

#define REG_LMS_CTL12_ADDR(inst)                   ((inst) + 0x00000044)
#define BF_LMS_INNER_DN_STA_INFO(inst)             ((inst) + 0x00000044), 0x00000700

#define REG_LMS_CTL13_ADDR(inst)                   ((inst) + 0x00000045)
#define BF_LMS_OUTER_DN_STA_INFO(inst)             ((inst) + 0x00000045), 0x00000700

#define REG_LMS_CTL14_ADDR(inst)                   ((inst) + 0x00000046)
#define BF_LMS_B2_STA_INFO(inst)                   ((inst) + 0x00000046), 0x00000600

#define REG_LMS_CTL15_ADDR(inst)                   ((inst) + 0x00000047)
#define BF_LMS_B3_STA_INFO(inst)                   ((inst) + 0x00000047), 0x00000600

#define REG_LMS_CTL16_ADDR(inst)                   ((inst) + 0x00000048)
#define BF_LMS_B4_STA_INFO(inst)                   ((inst) + 0x00000048), 0x00000500

#define REG_LMS_CTL17_ADDR(inst)                   ((inst) + 0x00000049)
#define BF_LMS_B5_STA_INFO(inst)                   ((inst) + 0x00000049), 0x00000500

#define REG_LMS_CTL18_ADDR(inst)                   ((inst) + 0x0000004A)
#define BF_LMS_B6_STA_INFO(inst)                   ((inst) + 0x0000004A), 0x00000500

#define REG_LMS_CTL19_ADDR(inst)                   ((inst) + 0x0000004B)
#define BF_LMS_DONE_INFO(inst)                     ((inst) + 0x0000004B), 0x00000800

#define REG_CTL_SPARE0_ADDR(inst)                  ((inst) + 0x00000050)
#define BF_CTL_SPARE0_INFO(inst)                   ((inst) + 0x00000050), 0x00000800

#define REG_CTL_SPARE1_ADDR(inst)                  ((inst) + 0x00000051)
#define BF_CTL_SPARE1_INFO(inst)                   ((inst) + 0x00000051), 0x00000800

#define REG_CTL_SPARE2_ADDR(inst)                  ((inst) + 0x00000052)
#define BF_CTL_SPARE2_INFO(inst)                   ((inst) + 0x00000052), 0x00000800

#define REG_CTL_SPARE3_ADDR(inst)                  ((inst) + 0x00000053)
#define BF_CTL_SPARE3_INFO(inst)                   ((inst) + 0x00000053), 0x00000800

#define REG_STATUS_SPARE0_ADDR(inst)               ((inst) + 0x00000054)
#define BF_STATUS_SPARE0_INFO(inst)                ((inst) + 0x00000054), 0x00000800

#define REG_STATUS_SPARE1_ADDR(inst)               ((inst) + 0x00000055)
#define BF_STATUS_SPARE1_INFO(inst)                ((inst) + 0x00000055), 0x00000800

#define REG_VARDCO_CTL_0_ADDR(inst)                ((inst) + 0x00000058)
#define BF_VARDCO_LFSR_VALUE_INFO(inst)            ((inst) + 0x00000058), 0x00000500
#define BF_VARDCO_LFSR_BYPASS_INFO(inst)           ((inst) + 0x00000058), 0x00000105
#define BF_VARDCO_EN_INFO(inst)                    ((inst) + 0x00000058), 0x00000106

#define REG_VARDCO_CTL_1_ADDR(inst)                ((inst) + 0x00000059)
#define BF_VARDCO_DIVN_INFO(inst)                  ((inst) + 0x00000059), 0x00000300
#define BF_VARDCO_DIVM_INFO(inst)                  ((inst) + 0x00000059), 0x00000304

#define REG_USR_RETIMER_CTL_ADDR(inst)             ((inst) + 0x00000060)
#define BF_USR_PD_INFO(inst)                       ((inst) + 0x00000060), 0x00000100
#define BF_USR_SLICE0_PD_INFO(inst)                ((inst) + 0x00000060), 0x00000101
#define BF_USR_SLICE1_PD_INFO(inst)                ((inst) + 0x00000060), 0x00000102
#define BF_USR_SEL_INFO(inst)                      ((inst) + 0x00000060), 0x00000103
#define BF_USR_PI_DELAY_CAL_INIT_INFO(inst)        ((inst) + 0x00000060), 0x00000104
#define BF_USR_PI_DELAY_CAL_ITER_INFO(inst)        ((inst) + 0x00000060), 0x00000205

#define REG_USR_CTLE_CTL0_ADDR(inst)               ((inst) + 0x00000061)
#define BF_USR_GM_BOOST_EN_INFO(inst)              ((inst) + 0x00000061), 0x00000100
#define BF_USR_RESETB_TIA_COMP_ODACS_INFO(inst)    ((inst) + 0x00000061), 0x00000101
#define BF_USR_TIA_RSHORT_COMP_INFO(inst)          ((inst) + 0x00000061), 0x00000102
#define BF_USR_EN_TIA_AMUX_INFO(inst)              ((inst) + 0x00000061), 0x00000103
#define BF_USR_TIA_PD_COMP_INFO(inst)              ((inst) + 0x00000061), 0x00000104

#define REG_USR_CTLE_CTL1_ADDR(inst)               ((inst) + 0x00000062)
#define BF_USR_TIA_ODAC_INFO(inst)                 ((inst) + 0x00000062), 0x00000600
#define BF_USR_TIA_ODAC_STROBE_INFO(inst)          ((inst) + 0x00000062), 0x00000106

#define REG_USR_CTLE_CTL2_ADDR(inst)               ((inst) + 0x00000063)
#define BF_USR_TIACOMP_ODAC_INFO(inst)             ((inst) + 0x00000063), 0x00000600
#define BF_USR_TIACOMP_ODAC_STROBE_INFO(inst)      ((inst) + 0x00000063), 0x00000106

#define REG_USR_PI_CTL0_ADDR(inst)                 ((inst) + 0x00000064)
#define BF_USR_PI_SLEWFS_OFFSET_INFO(inst)         ((inst) + 0x00000064), 0x00000500
#define BF_USR_PI_ENMEAS_INFO(inst)                ((inst) + 0x00000064), 0x00000105
#define BF_USR_PI_SEL90_135_INFO(inst)             ((inst) + 0x00000064), 0x00000106
#define BF_USR_SLEWMEAS_JESD_SRC_INFO(inst)        ((inst) + 0x00000064), 0x00000107

#define REG_USR_PI_CTL1_ADDR(inst)                 ((inst) + 0x00000065)
#define BF_USR_PI_PH45_INFO(inst)                  ((inst) + 0x00000065), 0x00000600
#define BF_USR_PI_PH45_OVRD_INFO(inst)             ((inst) + 0x00000065), 0x00000106

#define REG_USR_PI_CTL2_ADDR(inst)                 ((inst) + 0x00000066)
#define BF_USR_PI_PH45_OUT_INFO(inst)              ((inst) + 0x00000066), 0x00000600
#define BF_CK_USR_CAL_INPROGRESS_INFO(inst)        ((inst) + 0x00000066), 0x00000106
#define BF_CK_USR_CAL_DONE_INFO(inst)              ((inst) + 0x00000066), 0x00000107

#define REG_USR_PI_CTL3_ADDR(inst)                 ((inst) + 0x00000067)
#define BF_USR_PI_PH135_INFO(inst)                 ((inst) + 0x00000067), 0x00000600

#define REG_USR_TIA_CAL_CTL0_ADDR(inst)            ((inst) + 0x00000068)
#define BF_TIA_CAL_INIT_INFO(inst)                 ((inst) + 0x00000068), 0x00000100
#define BF_TIA_DCMEASURE_INIT_INFO(inst)           ((inst) + 0x00000068), 0x00000101
#define BF_TIA_COMPCAL_BYP_INFO(inst)              ((inst) + 0x00000068), 0x00000102
#define BF_TIA_LA_OFFSET_BYP_INFO(inst)            ((inst) + 0x00000068), 0x00000103
#define BF_TIA_COMPCAL_POL_INFO(inst)              ((inst) + 0x00000068), 0x00000104
#define BF_TIA_LA_OFFSET_POL_INFO(inst)            ((inst) + 0x00000068), 0x00000105
#define BF_TIA_CAL_BYPASS_INFO(inst)               ((inst) + 0x00000068), 0x00000106

#define REG_USR_TIA_CAL_STA0_ADDR(inst)            ((inst) + 0x00000069)
#define BF_TIA_LIMAMP_CAL_STATE_INFO(inst)         ((inst) + 0x00000069), 0x00000500
#define BF_TIA_LIMAMP_CAL_DONE_INFO(inst)          ((inst) + 0x00000069), 0x00000105

#define REG_USR_TIA_CAL_STA1_ADDR(inst)            ((inst) + 0x0000006A)
#define BF_TIA_LIMAMP_CAL_STA_INFO(inst)           ((inst) + 0x0000006A), 0x00000700

#define REG_USR_AMUX_CTL_ADDR(inst)                ((inst) + 0x0000006B)
#define BF_RXDES_AMUX_USR_SEL_INFO(inst)           ((inst) + 0x0000006B), 0x00000800

#define REG_USR_SPARE_CTL_ADDR(inst)               ((inst) + 0x0000006C)
#define BF_USR_SPARE_INFO(inst)                    ((inst) + 0x0000006C), 0x00000800

#define REG_USR_TIA_DAC_OFF_MAG_CAL_STA_ADDR(inst) ((inst) + 0x0000006D)
#define BF_USR_TIA_DAC_OFF_MAG_CAL_INFO(inst)      ((inst) + 0x0000006D), 0x00000600

#define REG_USR_B_ODAC_COMP_CAL_STA_ADDR(inst)     ((inst) + 0x0000006E)
#define BF_USR_B_ODAC_COMP_CAL_INFO(inst)          ((inst) + 0x0000006E), 0x00000600

#define REG_PRBS_DEBUG_CTL0_ADDR(inst)             ((inst) + 0x00000070)
#define BF_PRBS_RCV_EN_INFO(inst)                  ((inst) + 0x00000070), 0x00000100
#define BF_PRBS_RCV_DATAREC_EN_INFO(inst)          ((inst) + 0x00000070), 0x00000101
#define BF_PRBS_RCV_DATAREC_MODE_INFO(inst)        ((inst) + 0x00000070), 0x00000202
#define BF_PRBS_RCV_DATAREC_CLR_INFO(inst)         ((inst) + 0x00000070), 0x00000104
#define BF_PRBS_RCV_AUTO_MODE_INFO(inst)           ((inst) + 0x00000070), 0x00000105

#define REG_PRBS_DEBUG_CTL1_ADDR(inst)             ((inst) + 0x00000071)
#define BF_PRBS_RCV_AUTO_MODE_THRESH_INFO(inst)    ((inst) + 0x00000071), 0x00000600

#define REG_PRBS_DEBUG_STA0_ADDR(inst)             ((inst) + 0x00000072)
#define BF_PRBS_RCV_ERR_INFO(inst)                 ((inst) + 0x00000072), 0x00000100
#define BF_PRBS_RCV_ERR_STICKY_INFO(inst)          ((inst) + 0x00000072), 0x00000101
#define BF_PRBS_RCV_AUTO_MODE_DONE_INFO(inst)      ((inst) + 0x00000072), 0x00000104

#define REG_PRBS_DEBUG_STA1_ADDR(inst)             ((inst) + 0x00000073)
#define BF_PRBS_RCV_ERR_CNT_INFO(inst)             ((inst) + 0x00000073), 0x00002000

#define REG_PRBS_DEBUG_STA2_ADDR(inst)             ((inst) + 0x00000074)

#define REG_PRBS_DEBUG_STA3_ADDR(inst)             ((inst) + 0x00000075)

#define REG_PRBS_DEBUG_STA4_ADDR(inst)             ((inst) + 0x00000076)

#define REG_DAT_DEBUG_CTL0_ADDR(inst)              ((inst) + 0x00000077)
#define BF_CAPTURE_SAMPLE_INFO(inst)               ((inst) + 0x00000077), 0x00000100
#define BF_DMX_OUT_CLK_GATE_INFO(inst)             ((inst) + 0x00000077), 0x00000101

#define REG_DAT_DEBUG_SAMPLE0_ADDR(inst)           ((inst) + 0x00000078)
#define BF_SAMPLE_LATCHED_DATA_INFO(inst)          ((inst) + 0x00000078), 0x00002000

#define REG_DAT_DEBUG_SAMPLE1_ADDR(inst)           ((inst) + 0x00000079)

#define REG_DAT_DEBUG_SAMPLE2_ADDR(inst)           ((inst) + 0x0000007A)

#define REG_DAT_DEBUG_SAMPLE3_ADDR(inst)           ((inst) + 0x0000007B)

#define REG_DAT_DEBUG_SAMPLE4_ADDR(inst)           ((inst) + 0x0000007C)
#define BF_SAMPLE_LATCHED_ERR_INFO(inst)           ((inst) + 0x0000007C), 0x00002000

#define REG_DAT_DEBUG_SAMPLE5_ADDR(inst)           ((inst) + 0x0000007D)

#define REG_DAT_DEBUG_SAMPLE6_ADDR(inst)           ((inst) + 0x0000007E)

#define REG_DAT_DEBUG_SAMPLE7_ADDR(inst)           ((inst) + 0x0000007F)

#define REG_CAL_CTL0_ADDR(inst)                    ((inst) + 0x00000080)
#define BF_CAL_ACC_EN_INFO(inst)                   ((inst) + 0x00000080), 0x00000101
#define BF_CAL_ACC_TIMEOUT_EN_INFO(inst)           ((inst) + 0x00000080), 0x00000102
#define BF_CAL_ACC_INTERRUPT_EN_INFO(inst)         ((inst) + 0x00000080), 0x00000103
#define BF_CAL_ACC_EIN_SRC_INFO(inst)              ((inst) + 0x00000080), 0x00000204

#define REG_CAL_CTL1_ADDR(inst)                    ((inst) + 0x00000081)
#define BF_CAL_DSHIFT0_INFO(inst)                  ((inst) + 0x00000081), 0x00000300
#define BF_CAL_FUNC0_INFO(inst)                    ((inst) + 0x00000081), 0x00000304

#define REG_CAL_CTL2_ADDR(inst)                    ((inst) + 0x00000082)
#define BF_CAL_DSHIFT1_INFO(inst)                  ((inst) + 0x00000082), 0x00000300
#define BF_CAL_FUNC1_INFO(inst)                    ((inst) + 0x00000082), 0x00000304

#define REG_CAL_CTL3_ADDR(inst)                    ((inst) + 0x00000083)
#define BF_CAL_DSHIFT2_INFO(inst)                  ((inst) + 0x00000083), 0x00000300
#define BF_CAL_FUNC2_INFO(inst)                    ((inst) + 0x00000083), 0x00000304

#define REG_CAL_CTL4_ADDR(inst)                    ((inst) + 0x00000084)
#define BF_CAL_DSHIFT3_INFO(inst)                  ((inst) + 0x00000084), 0x00000300
#define BF_CAL_FUNC3_INFO(inst)                    ((inst) + 0x00000084), 0x00000304

#define REG_CAL_CTL5_ADDR(inst)                    ((inst) + 0x00000085)
#define BF_CAL_MASK0_INFO(inst)                    ((inst) + 0x00000085), 0x00000800

#define REG_CAL_CTL6_ADDR(inst)                    ((inst) + 0x00000086)
#define BF_CAL_MASK1_INFO(inst)                    ((inst) + 0x00000086), 0x00000800

#define REG_CAL_CTL7_ADDR(inst)                    ((inst) + 0x00000087)
#define BF_CAL_MASK2_INFO(inst)                    ((inst) + 0x00000087), 0x00000800

#define REG_CAL_CTL8_ADDR(inst)                    ((inst) + 0x00000088)
#define BF_CAL_MASK3_INFO(inst)                    ((inst) + 0x00000088), 0x00000800

#define REG_CAL_CTL9_ADDR(inst)                    ((inst) + 0x00000089)
#define BF_CAL_QUAD0_INFO(inst)                    ((inst) + 0x00000089), 0x00000400
#define BF_CAL_QUAD1_INFO(inst)                    ((inst) + 0x00000089), 0x00000404

#define REG_CAL_CTL10_ADDR(inst)                   ((inst) + 0x0000008A)
#define BF_CAL_QUAD2_INFO(inst)                    ((inst) + 0x0000008A), 0x00000400
#define BF_CAL_QUAD3_INFO(inst)                    ((inst) + 0x0000008A), 0x00000404

#define REG_CAL_CTL11_ADDR(inst)                   ((inst) + 0x0000008B)
#define BF_CAL_COUNT_LIMIT_INFO(inst)              ((inst) + 0x0000008B), 0x00001000

#define REG_CAL_CTL12_ADDR(inst)                   ((inst) + 0x0000008C)

#define REG_CAL_CTL13_ADDR(inst)                   ((inst) + 0x0000008D)
#define BF_CAL_TIMEOUT_CNT_INFO(inst)              ((inst) + 0x0000008D), 0x00001000

#define REG_CAL_CTL14_ADDR(inst)                   ((inst) + 0x0000008E)

#define REG_CAL_CTL15_ADDR(inst)                   ((inst) + 0x0000008F)
#define BF_CAL_ACC_DONE_ALL_STA_INFO(inst)         ((inst) + 0x0000008F), 0x00000100
#define BF_CAL_ACC_TIMEOUT_STA_INFO(inst)          ((inst) + 0x0000008F), 0x00000101
#define BF_CAL_ACC_INTERRUPT_INFO(inst)            ((inst) + 0x0000008F), 0x00000102

#define REG_CAL_CTL16_ADDR(inst)                   ((inst) + 0x00000090)
#define BF_CAL_ACC_STA0_INFO(inst)                 ((inst) + 0x00000090), 0x00001000

#define REG_CAL_CTL17_ADDR(inst)                   ((inst) + 0x00000091)

#define REG_CAL_CTL18_ADDR(inst)                   ((inst) + 0x00000092)
#define BF_CAL_ACC_STA1_INFO(inst)                 ((inst) + 0x00000092), 0x00001000

#define REG_CAL_CTL19_ADDR(inst)                   ((inst) + 0x00000093)

#define REG_CAL_CTL20_ADDR(inst)                   ((inst) + 0x00000094)
#define BF_CAL_ACC_STA2_INFO(inst)                 ((inst) + 0x00000094), 0x00001000

#define REG_CAL_CTL21_ADDR(inst)                   ((inst) + 0x00000095)

#define REG_CAL_CTL22_ADDR(inst)                   ((inst) + 0x00000096)
#define BF_CAL_ACC_STA3_INFO(inst)                 ((inst) + 0x00000096), 0x00001000

#define REG_CAL_CTL23_ADDR(inst)                   ((inst) + 0x00000097)

#define REG_CAL_CTL24_ADDR(inst)                   ((inst) + 0x00000098)
#define BF_CAL_CNT_STA0_INFO(inst)                 ((inst) + 0x00000098), 0x00001000

#define REG_CAL_CTL25_ADDR(inst)                   ((inst) + 0x00000099)

#define REG_CAL_CTL26_ADDR(inst)                   ((inst) + 0x0000009A)
#define BF_CAL_CNT_STA1_INFO(inst)                 ((inst) + 0x0000009A), 0x00001000

#define REG_CAL_CTL27_ADDR(inst)                   ((inst) + 0x0000009B)

#define REG_CAL_CTL28_ADDR(inst)                   ((inst) + 0x0000009C)
#define BF_CAL_CNT_STA2_INFO(inst)                 ((inst) + 0x0000009C), 0x00001000

#define REG_CAL_CTL29_ADDR(inst)                   ((inst) + 0x0000009D)

#define REG_CAL_CTL30_ADDR(inst)                   ((inst) + 0x0000009E)
#define BF_CAL_CNT_STA3_INFO(inst)                 ((inst) + 0x0000009E), 0x00001000

#define REG_CAL_CTL31_ADDR(inst)                   ((inst) + 0x0000009F)

#define REG_CAL_CTL32_ADDR(inst)                   ((inst) + 0x000000A0)
#define BF_CAL_LCNT_STA_INFO(inst)                 ((inst) + 0x000000A0), 0x00001000

#define REG_CAL_CTL33_ADDR(inst)                   ((inst) + 0x000000A1)

#define REG_DCMEASURE_CTL0_ADDR(inst)              ((inst) + 0x000000A8)
#define BF_DCMEASURE_CAL_EN_INFO(inst)             ((inst) + 0x000000A8), 0x00000100
#define BF_DCMEASURE_LD_INFO(inst)                 ((inst) + 0x000000A8), 0x00000101
#define BF_DCMEASURE_HOLD_INFO(inst)               ((inst) + 0x000000A8), 0x00000102
#define BF_DCMEASURE_POL_INFO(inst)                ((inst) + 0x000000A8), 0x00000103
#define BF_DCD_DAC_DC_CNT_RDBK_HOLD_RC_INFO(inst)  ((inst) + 0x000000A8), 0x00000104

#define REG_DCMEASURE_CTL1_ADDR(inst)              ((inst) + 0x000000A9)
#define BF_DCMEASURE_CTLE_B_CTLE_ODAC_INFO(inst)   ((inst) + 0x000000A9), 0x00000500

#define REG_DCD_DAC_DCUP_CNT_RDBK_0_ADDR(inst)     ((inst) + 0x000000AA)
#define BF_DCD_DAC_DCUP_CNT_RDBK_RS_INFO(inst)     ((inst) + 0x000000AA), 0x00000B00

#define REG_DCD_DAC_DCUP_CNT_RDBK_1_ADDR(inst)     ((inst) + 0x000000AB)

#define REG_DCD_DAC_DCDN_CNT_RDBK_0_ADDR(inst)     ((inst) + 0x000000AC)
#define BF_DCD_DAC_DCDN_CNT_RDBK_RS_INFO(inst)     ((inst) + 0x000000AC), 0x00000B00

#define REG_DCD_DAC_DCDN_CNT_RDBK_1_ADDR(inst)     ((inst) + 0x000000AD)

#define REG_DCD_DAC_HYSTERESIS_ADDR(inst)          ((inst) + 0x000000AE)
#define BF_DCD_DAC_HYSTERESIS_CODE_RC_INFO(inst)   ((inst) + 0x000000AE), 0x00000800

#define REG_EYEMON_CTL0_ADDR(inst)                 ((inst) + 0x000000B0)
#define BF_EYEMON_EN_INFO(inst)                    ((inst) + 0x000000B0), 0x00000100
#define BF_EYEMON_START_INFO(inst)                 ((inst) + 0x000000B0), 0x00000101
#define BF_EYEMON_MEAS_EN_INFO(inst)               ((inst) + 0x000000B0), 0x00000104

#define REG_EYEMON_CTL1_ADDR(inst)                 ((inst) + 0x000000B1)
#define BF_EYEMON_THRESH_INFO(inst)                ((inst) + 0x000000B1), 0x00000800

#define REG_EYEMON_STATUS0_ADDR(inst)              ((inst) + 0x000000B2)
#define BF_EYEMON_STATE_INFO(inst)                 ((inst) + 0x000000B2), 0x00000600

#define REG_EYEMON_STATUS1_ADDR(inst)              ((inst) + 0x000000B3)
#define BF_EYEMON_SPOI_CNT_INFO(inst)              ((inst) + 0x000000B3), 0x00000500

#define REG_EYEMON_STATUS2_ADDR(inst)              ((inst) + 0x000000B4)
#define BF_EYEMON_SPOQ_CNT_INFO(inst)              ((inst) + 0x000000B4), 0x00000500

#define REG_EYEMON_STATUS3_ADDR(inst)              ((inst) + 0x000000B5)
#define BF_EYEMON_SPOG_MEAS_INFO(inst)             ((inst) + 0x000000B5), 0x00001000

#define REG_EYEMON_STATUS4_ADDR(inst)              ((inst) + 0x000000B6)

#define REG_EYEMON_STATUS5_ADDR(inst)              ((inst) + 0x000000B7)
#define BF_EYEMON_SPOI_MEAS_INFO(inst)             ((inst) + 0x000000B7), 0x00001000

#define REG_EYEMON_STATUS6_ADDR(inst)              ((inst) + 0x000000B8)

#define REG_EYEMON_STATUS7_ADDR(inst)              ((inst) + 0x000000B9)
#define BF_EYEMON_SPOQ_MEAS_INFO(inst)             ((inst) + 0x000000B9), 0x00001000

#define REG_EYEMON_STATUS8_ADDR(inst)              ((inst) + 0x000000BA)

#define REG_DFE_CTL0_ADDR(inst)                    ((inst) + 0x000000C0)
#define BF_S0_PD_IFB2_INFO(inst)                   ((inst) + 0x000000C0), 0x00000100
#define BF_S0_PD_IFB3_INFO(inst)                   ((inst) + 0x000000C0), 0x00000101
#define BF_S1_PD_IFB2_INFO(inst)                   ((inst) + 0x000000C0), 0x00000102
#define BF_S1_PD_IFB3_INFO(inst)                   ((inst) + 0x000000C0), 0x00000103

#define REG_DFE_CTL1_ADDR(inst)                    ((inst) + 0x000000C1)
#define BF_FORCE_E_S0F0_INFO(inst)                 ((inst) + 0x000000C1), 0x00000400
#define BF_FORCE_E_S0F1_INFO(inst)                 ((inst) + 0x000000C1), 0x00000404

#define REG_DFE_CTL2_ADDR(inst)                    ((inst) + 0x000000C2)
#define BF_FORCE_E_S1F0_INFO(inst)                 ((inst) + 0x000000C2), 0x00000400
#define BF_FORCE_E_S1F1_INFO(inst)                 ((inst) + 0x000000C2), 0x00000404

#define REG_DFE_CTL3_ADDR(inst)                    ((inst) + 0x000000C3)
#define BF_S0_B_FB2_INFO(inst)                     ((inst) + 0x000000C3), 0x00000600

#define REG_DFE_CTL4_ADDR(inst)                    ((inst) + 0x000000C4)
#define BF_S0_B_FB3_INFO(inst)                     ((inst) + 0x000000C4), 0x00000600

#define REG_DFE_CTL5_ADDR(inst)                    ((inst) + 0x000000C5)
#define BF_S1_B_FB2_INFO(inst)                     ((inst) + 0x000000C5), 0x00000600

#define REG_DFE_CTL6_ADDR(inst)                    ((inst) + 0x000000C6)
#define BF_S1_B_FB3_INFO(inst)                     ((inst) + 0x000000C6), 0x00000600

#define REG_DFE_CTL7_ADDR(inst)                    ((inst) + 0x000000C7)
#define BF_DFE_CM_GMSW_INFO(inst)                  ((inst) + 0x000000C7), 0x00000500
#define BF_DFE_CM_GMSW_OVRD_INFO(inst)             ((inst) + 0x000000C7), 0x00000105
#define BF_DFE_GMSW_CAP_DEL_INFO(inst)             ((inst) + 0x000000C7), 0x00000106

#define REG_DFE_CTL8_ADDR(inst)                    ((inst) + 0x000000C8)
#define BF_S0_USESKEW_INFO(inst)                   ((inst) + 0x000000C8), 0x00000600

#define REG_DFE_CTL9_ADDR(inst)                    ((inst) + 0x000000C9)
#define BF_S1_USESKEW_INFO(inst)                   ((inst) + 0x000000C9), 0x00000600

#define REG_DFE_CTL10_ADDR(inst)                   ((inst) + 0x000000CA)
#define BF_S0_B_THRB1_INFO(inst)                   ((inst) + 0x000000CA), 0x00000700

#define REG_DFE_CTL11_ADDR(inst)                   ((inst) + 0x000000CB)
#define BF_S0_B_THRC20_INFO(inst)                  ((inst) + 0x000000CB), 0x00000700

#define REG_DFE_CTL12_ADDR(inst)                   ((inst) + 0x000000CC)
#define BF_S0_B_THRC21_INFO(inst)                  ((inst) + 0x000000CC), 0x00000700

#define REG_DFE_CTL13_ADDR(inst)                   ((inst) + 0x000000CD)
#define BF_S1_B_THRB1_INFO(inst)                   ((inst) + 0x000000CD), 0x00000700

#define REG_DFE_CTL14_ADDR(inst)                   ((inst) + 0x000000CE)
#define BF_S1_B_THRC20_INFO(inst)                  ((inst) + 0x000000CE), 0x00000700

#define REG_DFE_CTL15_ADDR(inst)                   ((inst) + 0x000000CF)
#define BF_S1_B_THRC21_INFO(inst)                  ((inst) + 0x000000CF), 0x00000700

#define REG_DFE_CTL16_ADDR(inst)                   ((inst) + 0x000000D0)
#define BF_S0_GM_SWITCH_OFF_VIP_INFO(inst)         ((inst) + 0x000000D0), 0x00000500

#define REG_DFE_CTL17_ADDR(inst)                   ((inst) + 0x000000D1)
#define BF_S0_GM_SWITCH_OFF_VIN_INFO(inst)         ((inst) + 0x000000D1), 0x00000500

#define REG_DFE_CTL18_ADDR(inst)                   ((inst) + 0x000000D2)
#define BF_S0_PD_CLKGEN_INFO(inst)                 ((inst) + 0x000000D2), 0x00000100
#define BF_S0_PD_DAC_THR_INFO(inst)                ((inst) + 0x000000D2), 0x00000303
#define BF_S0_MUX_EN_OVRD_INFO(inst)               ((inst) + 0x000000D2), 0x00000206

#define REG_DFE_CTL19_ADDR(inst)                   ((inst) + 0x000000D3)
#define BF_S0_PD_DAC_OFF_INFO(inst)                ((inst) + 0x000000D3), 0x00000800

#define REG_DFE_CTL20_ADDR(inst)                   ((inst) + 0x000000D4)
#define BF_S0_B_F0I0_INFO(inst)                    ((inst) + 0x000000D4), 0x00000500

#define REG_DFE_CTL21_ADDR(inst)                   ((inst) + 0x000000D5)
#define BF_S0_B_F0I1_INFO(inst)                    ((inst) + 0x000000D5), 0x00000500

#define REG_DFE_CTL22_ADDR(inst)                   ((inst) + 0x000000D6)
#define BF_S0_B_F0I2_INFO(inst)                    ((inst) + 0x000000D6), 0x00000500

#define REG_DFE_CTL23_ADDR(inst)                   ((inst) + 0x000000D7)
#define BF_S0_B_F0I3_INFO(inst)                    ((inst) + 0x000000D7), 0x00000500

#define REG_DFE_CTL24_ADDR(inst)                   ((inst) + 0x000000D8)
#define BF_S0_B_F1I0_INFO(inst)                    ((inst) + 0x000000D8), 0x00000500

#define REG_DFE_CTL25_ADDR(inst)                   ((inst) + 0x000000D9)
#define BF_S0_B_F1I1_INFO(inst)                    ((inst) + 0x000000D9), 0x00000500

#define REG_DFE_CTL26_ADDR(inst)                   ((inst) + 0x000000DA)
#define BF_S0_B_F1I2_INFO(inst)                    ((inst) + 0x000000DA), 0x00000500

#define REG_DFE_CTL27_ADDR(inst)                   ((inst) + 0x000000DB)
#define BF_S0_B_F1I3_INFO(inst)                    ((inst) + 0x000000DB), 0x00000500

#define REG_DFE_CTL28_ADDR(inst)                   ((inst) + 0x000000DC)
#define BF_S0_PD_COMP_F0_INFO(inst)                ((inst) + 0x000000DC), 0x00000400
#define BF_S0_PD_COMP_F1_INFO(inst)                ((inst) + 0x000000DC), 0x00000404

#define REG_DFE_CTL28X_ADDR(inst)                  ((inst) + 0x000000DD)
#define BF_S0_USE_COMP23_DATA_INFO(inst)           ((inst) + 0x000000DD), 0x00000100

#define REG_DFE_CTL29_ADDR(inst)                   ((inst) + 0x000000E0)
#define BF_S1_GM_SWITCH_OFF_VIP_INFO(inst)         ((inst) + 0x000000E0), 0x00000500

#define REG_DFE_CTL30_ADDR(inst)                   ((inst) + 0x000000E1)
#define BF_S1_GM_SWITCH_OFF_VIN_INFO(inst)         ((inst) + 0x000000E1), 0x00000500

#define REG_DFE_CTL31_ADDR(inst)                   ((inst) + 0x000000E2)
#define BF_S1_PD_CLKGEN_INFO(inst)                 ((inst) + 0x000000E2), 0x00000100
#define BF_S1_PD_DAC_THR_INFO(inst)                ((inst) + 0x000000E2), 0x00000303
#define BF_S1_MUX_EN_OVRD_INFO(inst)               ((inst) + 0x000000E2), 0x00000206

#define REG_DFE_CTL32_ADDR(inst)                   ((inst) + 0x000000E3)
#define BF_S1_PD_DAC_OFF_INFO(inst)                ((inst) + 0x000000E3), 0x00000800

#define REG_DFE_CTL33_ADDR(inst)                   ((inst) + 0x000000E4)
#define BF_S1_B_F0I0_INFO(inst)                    ((inst) + 0x000000E4), 0x00000500

#define REG_DFE_CTL34_ADDR(inst)                   ((inst) + 0x000000E5)
#define BF_S1_B_F0I1_INFO(inst)                    ((inst) + 0x000000E5), 0x00000500

#define REG_DFE_CTL35_ADDR(inst)                   ((inst) + 0x000000E6)
#define BF_S1_B_F0I2_INFO(inst)                    ((inst) + 0x000000E6), 0x00000500

#define REG_DFE_CTL36_ADDR(inst)                   ((inst) + 0x000000E7)
#define BF_S1_B_F0I3_INFO(inst)                    ((inst) + 0x000000E7), 0x00000500

#define REG_DFE_CTL37_ADDR(inst)                   ((inst) + 0x000000E8)
#define BF_S1_B_F1I0_INFO(inst)                    ((inst) + 0x000000E8), 0x00000500

#define REG_DFE_CTL38_ADDR(inst)                   ((inst) + 0x000000E9)
#define BF_S1_B_F1I1_INFO(inst)                    ((inst) + 0x000000E9), 0x00000500

#define REG_DFE_CTL39_ADDR(inst)                   ((inst) + 0x000000EA)
#define BF_S1_B_F1I2_INFO(inst)                    ((inst) + 0x000000EA), 0x00000500

#define REG_DFE_CTL40_ADDR(inst)                   ((inst) + 0x000000EB)
#define BF_S1_B_F1I3_INFO(inst)                    ((inst) + 0x000000EB), 0x00000500

#define REG_DFE_CTL41_ADDR(inst)                   ((inst) + 0x000000EC)
#define BF_S1_PD_COMP_F0_INFO(inst)                ((inst) + 0x000000EC), 0x00000400
#define BF_S1_PD_COMP_F1_INFO(inst)                ((inst) + 0x000000EC), 0x00000404

#define REG_DFE_CTL41X_ADDR(inst)                  ((inst) + 0x000000ED)
#define BF_S1_USE_COMP23_DATA_INFO(inst)           ((inst) + 0x000000ED), 0x00000100

#define REG_DFE_CTL42_ADDR(inst)                   ((inst) + 0x000000EE)
#define BF_DFE_FB_SUM_INFO(inst)                   ((inst) + 0x000000EE), 0x00000500
#define BF_DFE_FB_SUM_OVRD_INFO(inst)              ((inst) + 0x000000EE), 0x00000105

#define REG_DFE_CTL43_ADDR(inst)                   ((inst) + 0x000000EF)
#define BF_S0_B_FB4_INFO(inst)                     ((inst) + 0x000000EF), 0x00000500
#define BF_S0_PD_FB456_INFO(inst)                  ((inst) + 0x000000EF), 0x00000107

#define REG_DFE_CTL44_ADDR(inst)                   ((inst) + 0x000000F0)
#define BF_S0_B_FB5_INFO(inst)                     ((inst) + 0x000000F0), 0x00000500

#define REG_DFE_CTL44X_ADDR(inst)                  ((inst) + 0x000000F1)
#define BF_S0_B_FB6_INFO(inst)                     ((inst) + 0x000000F1), 0x00000500

#define REG_DFE_CTL45_ADDR(inst)                   ((inst) + 0x000000F2)
#define BF_S1_B_FB4_INFO(inst)                     ((inst) + 0x000000F2), 0x00000500
#define BF_S1_PD_FB456_INFO(inst)                  ((inst) + 0x000000F2), 0x00000107

#define REG_DFE_CTL46_ADDR(inst)                   ((inst) + 0x000000F3)
#define BF_S1_B_FB5_INFO(inst)                     ((inst) + 0x000000F3), 0x00000500

#define REG_DFE_CTL46X_ADDR(inst)                  ((inst) + 0x000000F4)
#define BF_S1_B_FB6_INFO(inst)                     ((inst) + 0x000000F4), 0x00000500

#define REG_DFE_CTL47_ADDR(inst)                   ((inst) + 0x000000F5)
#define BF_DFE_STROBE_INFO(inst)                   ((inst) + 0x000000F5), 0x00000100

#define REG_DFE_CTL48_ADDR(inst)                   ((inst) + 0x000000F6)
#define BF_RSELU_INFO(inst)                        ((inst) + 0x000000F6), 0x00000300
#define BF_RSELU_BYPASS_INFO(inst)                 ((inst) + 0x000000F6), 0x00000103

#define REG_DFE_CTL49_ADDR(inst)                   ((inst) + 0x000000F7)
#define BF_CLKGEN_PD_VAL_SEL_INFO(inst)            ((inst) + 0x000000F7), 0x00000200
#define BF_PD_VCM_INFO(inst)                       ((inst) + 0x000000F7), 0x00000102

#define REG_DFE_CTL50_ADDR(inst)                   ((inst) + 0x000000F8)
#define BF_S1_DMX_SWP_DIV2_INFO(inst)              ((inst) + 0x000000F8), 0x00000100

#define REG_DFE_CTL51_ADDR(inst)                   ((inst) + 0x000000F9)
#define BF_RHO_INFO(inst)                          ((inst) + 0x000000F9), 0x00000800

#define REG_DFE_CTL52_ADDR(inst)                   ((inst) + 0x000000FA)
#define BF_EN_FLASH_SRC_DES_RC_INFO(inst)          ((inst) + 0x000000FA), 0x00000400
#define BF_EN_FLASH_MASK_DES_RC_INFO(inst)         ((inst) + 0x000000FA), 0x00000404

#define REG_DFE_CTL53_ADDR(inst)                   ((inst) + 0x000000FB)
#define BF_PROG_NMAK_REFDAC_INFO(inst)             ((inst) + 0x000000FB), 0x00000200
#define BF_PROG_NMAK_PDAC_INFO(inst)               ((inst) + 0x000000FB), 0x00000202

#define REG_DFE_CTL54_ADDR(inst)                   ((inst) + 0x000000FC)
#define BF_S0_PD_GMSW_INFO(inst)                   ((inst) + 0x000000FC), 0x00000100
#define BF_S0_SHORT_GMSW_INFO(inst)                ((inst) + 0x000000FC), 0x00000101
#define BF_S1_PD_GMSW_INFO(inst)                   ((inst) + 0x000000FC), 0x00000102
#define BF_S1_SHORT_GMSW_INFO(inst)                ((inst) + 0x000000FC), 0x00000103

#define REG_DIG_REVID_ADDR(inst)                   ((inst) + 0x000000FE)
#define BF_RX_DIG_REVID_INFO(inst)                 ((inst) + 0x000000FE), 0x00000800

#define REG_ANA_REVID_ADDR(inst)                   ((inst) + 0x000000FF)
#define BF_RX_ANA_REVID_INFO(inst)                 ((inst) + 0x000000FF), 0x00000800

#endif /* __ADI_APOLLO_BF_SERDES_RXDIG_PHY_CORE1P3_H__ */
/*! @} */
