<stg><name>depolarize_hls_Pipeline_read_Xi</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln500_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln500

]]></Node>
<StgValue><ssdm name="sext_ln500_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %Ni_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Ni

]]></Node>
<StgValue><ssdm name="Ni_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln500_cast = sext i62 %sext_ln500_read

]]></Node>
<StgValue><ssdm name="sext_ln500_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Xi_stream, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_16, i32 0, i32 0, void @empty_4, i32 0, i32 1000, void @empty_3, void @empty_2, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i31 0, i31 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body.i30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body.i30:0 %i_1_load = load i31 %i_1

]]></Node>
<StgValue><ssdm name="i_1_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="31">
<![CDATA[
for.body.i30:1 %i_1_cast = zext i31 %i_1_load

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body.i30:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i30:3 %icmp_ln500 = icmp_slt  i32 %i_1_cast, i32 %Ni_read

]]></Node>
<StgValue><ssdm name="icmp_ln500"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i30:4 %add_ln500 = add i31 %i_1_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln500"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i30:5 %br_ln500 = br i1 %icmp_ln500, void %_Z9stream_XiPfRN3hls6streamIfLi0EEEi.exit.loopexit.exitStub, void %for.body.i30.split

]]></Node>
<StgValue><ssdm name="br_ln500"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i30.split:6 %store_ln500 = store i31 %add_ln500, i31 %i_1

]]></Node>
<StgValue><ssdm name="store_ln500"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.body.i30.split:0 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln500_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i30.split:4 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
_Z9stream_XiPfRN3hls6streamIfLi0EEEi.exit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i30.split:1 %specpipeline_ln502 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln502"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i30.split:2 %speclooptripcount_ln501 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln501"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i30.split:3 %specloopname_ln500 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln500"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i30.split:5 %write_ln503 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Xi_stream, i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="write_ln503"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
for.body.i30.split:7 %br_ln500 = br void %for.body.i30

]]></Node>
<StgValue><ssdm name="br_ln500"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="41" name="Ni" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="Ni"/></StgValue>
</port>
<port id="42" name="sext_ln500" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln500"/></StgValue>
</port>
<port id="43" name="Xi_stream" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="Xi_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="StgValue_44" to="i_1" fromId="44" toId="6">
</dataflow>
<dataflow id="47" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln500_read" fromId="46" toId="7">
</dataflow>
<dataflow id="48" from="sext_ln500" to="sext_ln500_read" fromId="42" toId="7">
</dataflow>
<dataflow id="50" from="_ssdm_op_Read.ap_auto.i32" to="Ni_read" fromId="49" toId="8">
</dataflow>
<dataflow id="51" from="Ni" to="Ni_read" fromId="41" toId="8">
</dataflow>
<dataflow id="52" from="sext_ln500_read" to="sext_ln500_cast" fromId="7" toId="9">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="55" from="Xi_stream" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="57" from="empty_7" to="specinterface_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="60" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="62" from="empty_4" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="63" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="65" from="empty_4" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="66" from="empty_4" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="67" from="empty_4" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="72" from="empty_4" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="73" from="empty_4" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="78" from="gmem" to="specinterface_ln0" fromId="40" toId="11">
</dataflow>
<dataflow id="80" from="empty_16" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="81" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="83" from="empty_4" to="specinterface_ln0" fromId="61" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="88" from="empty_3" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="90" from="empty_2" to="specinterface_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="91" from="empty_4" to="specinterface_ln0" fromId="61" toId="11">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="97" from="empty_4" to="specinterface_ln0" fromId="61" toId="11">
</dataflow>
<dataflow id="98" from="empty_4" to="specinterface_ln0" fromId="61" toId="11">
</dataflow>
<dataflow id="99" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="11">
</dataflow>
<dataflow id="100" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="102" from="StgValue_101" to="store_ln0" fromId="101" toId="12">
</dataflow>
<dataflow id="103" from="i_1" to="store_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="104" from="i_1" to="i_1_load" fromId="6" toId="14">
</dataflow>
<dataflow id="105" from="i_1_load" to="i_1_cast" fromId="14" toId="15">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="108" from="gmem" to="specbitsmap_ln0" fromId="40" toId="16">
</dataflow>
<dataflow id="109" from="i_1_cast" to="icmp_ln500" fromId="15" toId="17">
</dataflow>
<dataflow id="110" from="Ni_read" to="icmp_ln500" fromId="8" toId="17">
</dataflow>
<dataflow id="111" from="i_1_load" to="add_ln500" fromId="14" toId="18">
</dataflow>
<dataflow id="113" from="StgValue_112" to="add_ln500" fromId="112" toId="18">
</dataflow>
<dataflow id="114" from="icmp_ln500" to="br_ln500" fromId="17" toId="19">
</dataflow>
<dataflow id="115" from="add_ln500" to="store_ln500" fromId="18" toId="20">
</dataflow>
<dataflow id="116" from="i_1" to="store_ln500" fromId="6" toId="20">
</dataflow>
<dataflow id="117" from="gmem" to="gmem_addr" fromId="40" toId="21">
</dataflow>
<dataflow id="118" from="sext_ln500_cast" to="gmem_addr" fromId="9" toId="21">
</dataflow>
<dataflow id="120" from="_ssdm_op_Read.m_axi.p1i32" to="gmem_addr_read" fromId="119" toId="22">
</dataflow>
<dataflow id="121" from="gmem_addr" to="gmem_addr_read" fromId="21" toId="22">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecPipeline" to="specpipeline_ln502" fromId="122" toId="23">
</dataflow>
<dataflow id="124" from="StgValue_44" to="specpipeline_ln502" fromId="44" toId="23">
</dataflow>
<dataflow id="125" from="StgValue_58" to="specpipeline_ln502" fromId="58" toId="23">
</dataflow>
<dataflow id="126" from="StgValue_58" to="specpipeline_ln502" fromId="58" toId="23">
</dataflow>
<dataflow id="127" from="StgValue_58" to="specpipeline_ln502" fromId="58" toId="23">
</dataflow>
<dataflow id="128" from="empty_4" to="specpipeline_ln502" fromId="61" toId="23">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln501" fromId="129" toId="24">
</dataflow>
<dataflow id="132" from="StgValue_131" to="speclooptripcount_ln501" fromId="131" toId="24">
</dataflow>
<dataflow id="133" from="StgValue_131" to="speclooptripcount_ln501" fromId="131" toId="24">
</dataflow>
<dataflow id="134" from="StgValue_131" to="speclooptripcount_ln501" fromId="131" toId="24">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopName" to="specloopname_ln500" fromId="135" toId="25">
</dataflow>
<dataflow id="138" from="empty_18" to="specloopname_ln500" fromId="137" toId="25">
</dataflow>
<dataflow id="140" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln503" fromId="139" toId="26">
</dataflow>
<dataflow id="141" from="Xi_stream" to="write_ln503" fromId="43" toId="26">
</dataflow>
<dataflow id="142" from="gmem_addr_read" to="write_ln503" fromId="22" toId="26">
</dataflow>
<dataflow id="143" from="icmp_ln500" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="144" from="icmp_ln500" to="StgValue_3" fromId="17" toId="3">
</dataflow>
</dataflows>


</stg>
