# Compile of rom.v was successful.
# Compile of rom_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.rom_tb
# vsim -gui work.rom_tb 
# Start time: 13:51:22 on Nov 12,2024
# Loading work.rom_tb
# Loading work.rom
quit -sim
# End time: 13:51:59 on Nov 12,2024, Elapsed time: 0:00:37
# Errors: 0, Warnings: 3
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.rom_tb
# vsim -gui work.rom_tb 
# Start time: 13:52:39 on Nov 12,2024
# Loading work.rom_tb
# Loading work.rom
add wave -position end  sim:/rom_tb/clock
add wave -position end  sim:/rom_tb/write_enable
add wave -position end  sim:/rom_tb/address
add wave -position end  sim:/rom_tb/data_in
add wave -position end  sim:/rom_tb/data_out
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(55)
#    Time: 50 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 55
# Load canceled
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
quit -sim
# End time: 13:59:33 on Nov 12,2024, Elapsed time: 0:06:54
# Errors: 0, Warnings: 3
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.rom_tb
# vsim -gui work.rom_tb 
# Start time: 13:59:49 on Nov 12,2024
# Loading work.rom_tb
# Loading work.rom
add wave -position end  sim:/rom_tb/clock
add wave -position end  sim:/rom_tb/write_enable
add wave -position end  sim:/rom_tb/address
add wave -position end  sim:/rom_tb/data_in
add wave -position end  sim:/rom_tb/data_out
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(61)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 61
quit -sim
# End time: 14:04:04 on Nov 12,2024, Elapsed time: 0:04:15
# Errors: 0, Warnings: 2
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.rom_tb
# vsim -gui work.rom_tb 
# Start time: 14:04:39 on Nov 12,2024
# Loading work.rom_tb
# Loading work.rom
add wave -position end  sim:/rom_tb/clock
add wave -position end  sim:/rom_tb/write_enable
add wave -position end  sim:/rom_tb/address
add wave -position end  sim:/rom_tb/data_in
add wave -position end  sim:/rom_tb/data_out
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(61)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 61
quit -sim
# End time: 14:17:11 on Nov 12,2024, Elapsed time: 0:12:32
# Errors: 0, Warnings: 2
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.rom_tb
# vsim -gui work.rom_tb 
# Start time: 14:17:37 on Nov 12,2024
# Loading work.rom_tb
# Loading work.rom
add wave -position end  sim:/rom_tb/clock
add wave -position end  sim:/rom_tb/write_enable
add wave -position end  sim:/rom_tb/address
add wave -position end  sim:/rom_tb/data_in
add wave -position end  sim:/rom_tb/data_out
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(61)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 61
quit -sim
# End time: 14:18:50 on Nov 12,2024, Elapsed time: 0:01:13
# Errors: 0, Warnings: 2
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.rom_tb
# vsim -gui work.rom_tb 
# Start time: 14:19:06 on Nov 12,2024
# Loading work.rom_tb
# Loading work.rom
add wave -position end  sim:/rom_tb/clock
add wave -position end  sim:/rom_tb/write_enable
add wave -position end  sim:/rom_tb/address
add wave -position end  sim:/rom_tb/data_in
add wave -position end  sim:/rom_tb/data_out
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(61)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 61
quit -sim
# End time: 14:23:14 on Nov 12,2024, Elapsed time: 0:04:08
# Errors: 0, Warnings: 2
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.rom_tb
# vsim -gui work.rom_tb 
# Start time: 14:23:31 on Nov 12,2024
# Loading work.rom_tb
# Loading work.rom
add wave -position end  sim:/rom_tb/clock
add wave -position end  sim:/rom_tb/write_enable
add wave -position end  sim:/rom_tb/address
add wave -position end  sim:/rom_tb/data_in
add wave -position end  sim:/rom_tb/data_out
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(61)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 61
# Compile of rom.v failed with 1 errors.
# Compile of rom_tb.v was successful.
# 2 compiles, 1 failed with 1 error.
quit -sim
# End time: 14:25:18 on Nov 12,2024, Elapsed time: 0:01:47
# Errors: 0, Warnings: 3
# Compile of rom.v failed with 1 errors.
# Compile of rom_tb.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of rom.v failed with 1 errors.
# Compile of rom_tb.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of rom.v failed with 1 errors.
# Compile of rom_tb.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of rom.v failed with 1 errors.
# Compile of rom_tb.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of rom.v failed with 1 errors.
# Compile of rom_tb.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of rom.v failed with 1 errors.
# Compile of rom_tb.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.rom_tb
# vsim -gui work.rom_tb 
# Start time: 14:28:04 on Nov 12,2024
# Loading work.rom_tb
# Loading work.rom
add wave -position end  sim:/rom_tb/clock
add wave -position end  sim:/rom_tb/write_enable
add wave -position end  sim:/rom_tb/address
add wave -position end  sim:/rom_tb/data_in
add wave -position end  sim:/rom_tb/data_out
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(61)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 61
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
run
vsim -gui work.rom_tb
# End time: 14:33:38 on Nov 12,2024, Elapsed time: 0:05:34
# Errors: 0, Warnings: 11
# vsim -gui work.rom_tb 
# Start time: 14:33:38 on Nov 12,2024
# Loading work.rom_tb
# Loading work.rom
add wave -position end  sim:/rom_tb/clock
add wave -position end  sim:/rom_tb/write_enable
add wave -position end  sim:/rom_tb/address
add wave -position end  sim:/rom_tb/data_in
add wave -position end  sim:/rom_tb/data_out
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(61)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 61
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
run
# Load canceled
restart -f
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(61)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 61
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(61)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 61
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(61)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 61
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(61)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 61
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(61)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 61
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(54)
#    Time: 50 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 54
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(54)
#    Time: 50 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 54
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(57)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 57
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(58)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 58
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(58)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 58
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(58)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 58
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(58)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 58
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(58)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 58
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(58)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 58
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(58)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 58
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(58)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 58
run
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(58)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 58
run
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(58)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 58
restart
# Closing VCD file "rom_tb.vcd"
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(58)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 58
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(58)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 58
# Compile of rom.v was successful.
# Compile of rom_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Closing VCD file "rom_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.rom_tb
# Loading work.rom
run
# ** Note: $stop    : C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v(58)
#    Time: 60 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/ProgramsWorkspace/Vivado/fpga_arm/verilog/rom/rom_tb.v line 58
