{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1497390495941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497390495941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 06:48:15 2017 " "Processing started: Wed Jun 14 06:48:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497390495941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1497390495941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1497390495941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1497390496287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ud_counter_block_ten.v 1 1 " "Found 1 design units, including 1 entities, in source file ud_counter_block_ten.v" { { "Info" "ISGN_ENTITY_NAME" "1 ud_counter_block_ten " "Found entity 1: ud_counter_block_ten" {  } { { "ud_counter_block_ten.v" "" { Text "C:/Users/JeongKee Lim/Desktop/final/ud_counter_block_ten.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497390496362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497390496362 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit Seven_score.v(3) " "Verilog HDL Declaration warning at Seven_score.v(3): \"bit\" is SystemVerilog-2005 keyword" {  } { { "Seven_score.v" "" { Text "C:/Users/JeongKee Lim/Desktop/final/Seven_score.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1497390496368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_score.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_score.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Segment_Score " "Found entity 1: Seven_Segment_Score" {  } { { "Seven_score.v" "" { Text "C:/Users/JeongKee Lim/Desktop/final/Seven_score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497390496368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497390496368 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit Seven.v(3) " "Verilog HDL Declaration warning at Seven.v(3): \"bit\" is SystemVerilog-2005 keyword" {  } { { "Seven.v" "" { Text "C:/Users/JeongKee Lim/Desktop/final/Seven.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1497390496373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven.v 1 1 " "Found 1 design units, including 1 entities, in source file seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Segment_ten " "Found entity 1: Seven_Segment_ten" {  } { { "Seven.v" "" { Text "C:/Users/JeongKee Lim/Desktop/final/Seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497390496373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497390496373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_block.v 1 1 " "Found 1 design units, including 1 entities, in source file d_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_block " "Found entity 1: D_block" {  } { { "D_block.v" "" { Text "C:/Users/JeongKee Lim/Desktop/final/D_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497390496378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497390496378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "click_game_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file click_game_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Click_Game_tb " "Found entity 1: Click_Game_tb" {  } { { "Click_Game_tb.v" "" { Text "C:/Users/JeongKee Lim/Desktop/final/Click_Game_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497390496384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497390496384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.bdf" "" { Schematic "C:/Users/JeongKee Lim/Desktop/final/lab1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497390496389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497390496389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "victory.v 1 1 " "Found 1 design units, including 1 entities, in source file victory.v" { { "Info" "ISGN_ENTITY_NAME" "1 victory " "Found entity 1: victory" {  } { { "Victory.v" "" { Text "C:/Users/JeongKee Lim/Desktop/final/Victory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497390496392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497390496392 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1497390496425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "victory victory:inst17 " "Elaborating entity \"victory\" for hierarchy \"victory:inst17\"" {  } { { "lab1.bdf" "inst17" { Schematic "C:/Users/JeongKee Lim/Desktop/final/lab1.bdf" { { 1216 1528 1680 1328 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497390496446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ud_counter_block_ten ud_counter_block_ten:inst44 " "Elaborating entity \"ud_counter_block_ten\" for hierarchy \"ud_counter_block_ten:inst44\"" {  } { { "lab1.bdf" "inst44" { Schematic "C:/Users/JeongKee Lim/Desktop/final/lab1.bdf" { { 1128 840 1000 1240 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497390496448 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ud_counter_block_ten.v(32) " "Verilog HDL assignment warning at ud_counter_block_ten.v(32): truncated value with size 32 to match size of target (4)" {  } { { "ud_counter_block_ten.v" "" { Text "C:/Users/JeongKee Lim/Desktop/final/ud_counter_block_ten.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497390496449 "|lab1|ud_counter_block_ten:inst44"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_block D_block:inst32 " "Elaborating entity \"D_block\" for hierarchy \"D_block:inst32\"" {  } { { "lab1.bdf" "inst32" { Schematic "C:/Users/JeongKee Lim/Desktop/final/lab1.bdf" { { 824 352 496 936 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497390496453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Segment_ten Seven_Segment_ten:inst30 " "Elaborating entity \"Seven_Segment_ten\" for hierarchy \"Seven_Segment_ten:inst30\"" {  } { { "lab1.bdf" "inst30" { Schematic "C:/Users/JeongKee Lim/Desktop/final/lab1.bdf" { { 376 1064 1256 456 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497390496460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Segment_Score Seven_Segment_Score:inst12 " "Elaborating entity \"Seven_Segment_Score\" for hierarchy \"Seven_Segment_Score:inst12\"" {  } { { "lab1.bdf" "inst12" { Schematic "C:/Users/JeongKee Lim/Desktop/final/lab1.bdf" { { 552 1064 1256 632 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497390496466 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1497390496992 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1497390497238 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497390497238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1497390497268 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1497390497268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1497390497268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1497390497268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "563 " "Peak virtual memory: 563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497390497290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 06:48:17 2017 " "Processing ended: Wed Jun 14 06:48:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497390497290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497390497290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497390497290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497390497290 ""}
