

================================================================
== Vitis HLS Report for 'detectFaces_Pipeline_imageScalerL1_imageScalerL1_1'
================================================================
* Date:           Wed Sep  4 13:42:52 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detection
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a50ti-csg324-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.542 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    76806|    76806|  0.768 ms|  0.768 ms|  76806|  76806|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- imageScalerL1_imageScalerL1_1  |    76804|    76804|         6|          1|          1|  76800|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.54>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [../source/haar.cpp:3406->../source/haar.cpp:2899]   --->   Operation 9 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../source/haar.cpp:3408->../source/haar.cpp:2899]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln3417_1_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %sext_ln3417_1"   --->   Operation 12 'read' 'sext_ln3417_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%result_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %result_15"   --->   Operation 13 'read' 'result_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%result_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %result_16"   --->   Operation 14 'read' 'result_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y_ratio_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %y_ratio"   --->   Operation 15 'read' 'y_ratio_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln3417_1_cast = sext i28 %sext_ln3417_1_read"   --->   Operation 16 'sext' 'sext_ln3417_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln3408 = store i8 0, i8 %i" [../source/haar.cpp:3408->../source/haar.cpp:2899]   --->   Operation 18 'store' 'store_ln3408' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln3406 = store i9 0, i9 %j_2" [../source/haar.cpp:3406->../source/haar.cpp:2899]   --->   Operation 19 'store' 'store_ln3406' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6.i"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 21 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.18ns)   --->   "%icmp_ln3420 = icmp_eq  i17 %indvar_flatten_load, i17 76800" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 22 'icmp' 'icmp_ln3420' <Predicate = true> <Delay = 2.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.18ns)   --->   "%add_ln3420_1 = add i17 %indvar_flatten_load, i17 1" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 23 'add' 'add_ln3420_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln3420 = br i1 %icmp_ln3420, void %for.inc17.i, void %_Z11imageScaleriiPA320_hiiS0_.exit.exitStub" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 24 'br' 'br_ln3420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_2_load = load i9 %j_2" [../source/haar.cpp:3421->../source/haar.cpp:2899]   --->   Operation 25 'load' 'j_2_load' <Predicate = (!icmp_ln3420)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.11ns)   --->   "%icmp_ln3421 = icmp_eq  i9 %j_2_load, i9 320" [../source/haar.cpp:3421->../source/haar.cpp:2899]   --->   Operation 26 'icmp' 'icmp_ln3421' <Predicate = (!icmp_ln3420)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.08ns)   --->   "%select_ln3408 = select i1 %icmp_ln3421, i9 0, i9 %j_2_load" [../source/haar.cpp:3408->../source/haar.cpp:2899]   --->   Operation 27 'select' 'select_ln3408' <Predicate = (!icmp_ln3420)> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.11ns)   --->   "%add_ln3421 = add i9 %select_ln3408, i9 1" [../source/haar.cpp:3421->../source/haar.cpp:2899]   --->   Operation 28 'add' 'add_ln3421' <Predicate = (!icmp_ln3420)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln3420 = store i17 %add_ln3420_1, i17 %indvar_flatten" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 29 'store' 'store_ln3420' <Predicate = (!icmp_ln3420)> <Delay = 1.61>
ST_1 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln3406 = store i9 %add_ln3421, i9 %j_2" [../source/haar.cpp:3406->../source/haar.cpp:2899]   --->   Operation 30 'store' 'store_ln3406' <Predicate = (!icmp_ln3420)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.83>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_load = load i8 %i" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 31 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.11ns)   --->   "%add_ln3420 = add i8 %i_load, i8 1" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 32 'add' 'add_ln3420' <Predicate = (icmp_ln3421)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.04ns)   --->   "%select_ln3420 = select i1 %icmp_ln3421, i8 %add_ln3420, i8 %i_load" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 33 'select' 'select_ln3420' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln3420 = zext i8 %select_ln3420" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 34 'zext' 'zext_ln3420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.70ns)   --->   "%slt = icmp_slt  i32 %zext_ln3420, i32 %result_16_read" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 35 'icmp' 'slt' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln3423)   --->   "%rev = xor i1 %slt, i1 1" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 36 'xor' 'rev' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln3421 = zext i9 %select_ln3408" [../source/haar.cpp:3421->../source/haar.cpp:2899]   --->   Operation 37 'zext' 'zext_ln3421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.70ns)   --->   "%icmp_ln3423 = icmp_slt  i32 %zext_ln3421, i32 %result_15_read" [../source/haar.cpp:3423->../source/haar.cpp:2899]   --->   Operation 38 'icmp' 'icmp_ln3423' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln3423)   --->   "%xor_ln3423 = xor i1 %icmp_ln3423, i1 1" [../source/haar.cpp:3423->../source/haar.cpp:2899]   --->   Operation 39 'xor' 'xor_ln3423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln3423 = or i1 %xor_ln3423, i1 %rev" [../source/haar.cpp:3423->../source/haar.cpp:2899]   --->   Operation 40 'or' 'or_ln3423' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln3423 = br i1 %or_ln3423, void %if.then.i, void %for.inc.i" [../source/haar.cpp:3423->../source/haar.cpp:2899]   --->   Operation 41 'br' 'br_ln3423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [3/3] (6.80ns)   --->   "%mul_ln3424 = mul i32 %zext_ln3421, i32 %sext_ln3417_1_cast" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 42 'mul' 'mul_ln3424' <Predicate = (!or_ln3423)> <Delay = 6.80> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln3408 = store i8 %select_ln3420, i8 %i" [../source/haar.cpp:3408->../source/haar.cpp:2899]   --->   Operation 43 'store' 'store_ln3408' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln3421 = br void %for.body6.i" [../source/haar.cpp:3421->../source/haar.cpp:2899]   --->   Operation 44 'br' 'br_ln3421' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.80>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%i_1_cast3 = zext i8 %select_ln3420" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 45 'zext' 'i_1_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (6.65ns)   --->   "%empty = mul i24 %i_1_cast3, i24 %y_ratio_read" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 46 'mul' 'empty' <Predicate = true> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %empty, i32 16, i32 23" [../source/haar.cpp:3420->../source/haar.cpp:2899]   --->   Operation 47 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/3] (6.80ns)   --->   "%mul_ln3424 = mul i32 %zext_ln3421, i32 %sext_ln3417_1_cast" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 48 'mul' 'mul_ln3424' <Predicate = (!or_ln3423)> <Delay = 6.80> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.80>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_25, i8 0" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 49 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln3424_2 = zext i16 %tmp_26" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 50 'zext' 'zext_ln3424_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_25, i6 0" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 51 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln3424_3 = zext i14 %tmp_27" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 52 'zext' 'zext_ln3424_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.14ns)   --->   "%add_ln3424_1 = add i17 %zext_ln3424_2, i17 %zext_ln3424_3" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 53 'add' 'add_ln3424_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/3] (6.80ns)   --->   "%mul_ln3424 = mul i32 %zext_ln3421, i32 %sext_ln3417_1_cast" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 54 'mul' 'mul_ln3424' <Predicate = (!or_ln3423)> <Delay = 6.80> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln3424, i32 16, i32 31" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 55 'partselect' 'trunc_ln6' <Predicate = (!or_ln3423)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.43>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @imageScalerL1_imageScalerL1_1_str"   --->   Operation 56 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln3420, i8 0" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 58 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln3424 = zext i16 %tmp_s" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 59 'zext' 'zext_ln3424' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln3420, i6 0" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 60 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln3424_1 = zext i14 %tmp_24" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 61 'zext' 'zext_ln3424_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln3424 = add i17 %zext_ln3424, i17 %zext_ln3424_1" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 62 'add' 'add_ln3424' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln3424_4 = zext i9 %select_ln3408" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 63 'zext' 'zext_ln3424_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (4.06ns) (root node of TernaryAdder)   --->   "%add_ln3424_2 = add i17 %add_ln3424, i17 %zext_ln3424_4" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 64 'add' 'add_ln3424_2' <Predicate = true> <Delay = 4.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln3424_5 = zext i17 %add_ln3424_2" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 65 'zext' 'zext_ln3424_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%IMG1_data_addr = getelementptr i8 %IMG1_data, i64 0, i64 %zext_ln3424_5" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 66 'getelementptr' 'IMG1_data_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln3422 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [../source/haar.cpp:3422->../source/haar.cpp:2899]   --->   Operation 67 'specpipeline' 'specpipeline_ln3422' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln3424 = sext i16 %trunc_ln6" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 68 'sext' 'sext_ln3424' <Predicate = (!or_ln3423)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.18ns)   --->   "%add_ln3424_3 = add i17 %add_ln3424_1, i17 %sext_ln3424" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 69 'add' 'add_ln3424_3' <Predicate = (!or_ln3423)> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln3424_6 = zext i17 %add_ln3424_3" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 70 'zext' 'zext_ln3424_6' <Predicate = (!or_ln3423)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%Data_addr = getelementptr i8 %Data, i64 0, i64 %zext_ln3424_6" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 71 'getelementptr' 'Data_addr' <Predicate = (!or_ln3423)> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (3.25ns)   --->   "%Data_load = load i17 %Data_addr" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 72 'load' 'Data_load' <Predicate = (!or_ln3423)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln3420)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.51>
ST_6 : Operation 73 [1/2] (3.25ns)   --->   "%Data_load = load i17 %Data_addr" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 73 'load' 'Data_load' <Predicate = (!or_ln3423)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_6 : Operation 74 [1/1] (3.25ns)   --->   "%store_ln3424 = store i8 %Data_load, i17 %IMG1_data_addr" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 74 'store' 'store_ln3424' <Predicate = (!or_ln3423)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln3424 = br void %for.inc.i" [../source/haar.cpp:3424->../source/haar.cpp:2899]   --->   Operation 75 'br' 'br_ln3424' <Predicate = (!or_ln3423)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_ratio]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IMG1_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln3417_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_2                   (alloca           ) [ 0100000]
i                     (alloca           ) [ 0110000]
indvar_flatten        (alloca           ) [ 0100000]
sext_ln3417_1_read    (read             ) [ 0000000]
result_15_read        (read             ) [ 0110000]
result_16_read        (read             ) [ 0110000]
y_ratio_read          (read             ) [ 0111000]
sext_ln3417_1_cast    (sext             ) [ 0111100]
store_ln0             (store            ) [ 0000000]
store_ln3408          (store            ) [ 0000000]
store_ln3406          (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
indvar_flatten_load   (load             ) [ 0000000]
icmp_ln3420           (icmp             ) [ 0111110]
add_ln3420_1          (add              ) [ 0000000]
br_ln3420             (br               ) [ 0000000]
j_2_load              (load             ) [ 0000000]
icmp_ln3421           (icmp             ) [ 0110000]
select_ln3408         (select           ) [ 0111110]
add_ln3421            (add              ) [ 0000000]
store_ln3420          (store            ) [ 0000000]
store_ln3406          (store            ) [ 0000000]
i_load                (load             ) [ 0000000]
add_ln3420            (add              ) [ 0000000]
select_ln3420         (select           ) [ 0101110]
zext_ln3420           (zext             ) [ 0000000]
slt                   (icmp             ) [ 0000000]
rev                   (xor              ) [ 0000000]
zext_ln3421           (zext             ) [ 0101100]
icmp_ln3423           (icmp             ) [ 0000000]
xor_ln3423            (xor              ) [ 0000000]
or_ln3423             (or               ) [ 0111111]
br_ln3423             (br               ) [ 0000000]
store_ln3408          (store            ) [ 0000000]
br_ln3421             (br               ) [ 0000000]
i_1_cast3             (zext             ) [ 0000000]
empty                 (mul              ) [ 0000000]
tmp_25                (partselect       ) [ 0100100]
tmp_26                (bitconcatenate   ) [ 0000000]
zext_ln3424_2         (zext             ) [ 0000000]
tmp_27                (bitconcatenate   ) [ 0000000]
zext_ln3424_3         (zext             ) [ 0000000]
add_ln3424_1          (add              ) [ 0100010]
mul_ln3424            (mul              ) [ 0000000]
trunc_ln6             (partselect       ) [ 0100010]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
tmp_s                 (bitconcatenate   ) [ 0000000]
zext_ln3424           (zext             ) [ 0000000]
tmp_24                (bitconcatenate   ) [ 0000000]
zext_ln3424_1         (zext             ) [ 0000000]
add_ln3424            (add              ) [ 0000000]
zext_ln3424_4         (zext             ) [ 0000000]
add_ln3424_2          (add              ) [ 0000000]
zext_ln3424_5         (zext             ) [ 0000000]
IMG1_data_addr        (getelementptr    ) [ 0100001]
specpipeline_ln3422   (specpipeline     ) [ 0000000]
sext_ln3424           (sext             ) [ 0000000]
add_ln3424_3          (add              ) [ 0000000]
zext_ln3424_6         (zext             ) [ 0000000]
Data_addr             (getelementptr    ) [ 0100001]
Data_load             (load             ) [ 0000000]
store_ln3424          (store            ) [ 0000000]
br_ln3424             (br               ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_ratio">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_ratio"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_16">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_16"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IMG1_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IMG1_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_15"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln3417_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln3417_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageScalerL1_imageScalerL1_1_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="j_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln3417_1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="28" slack="0"/>
<pin id="86" dir="0" index="1" bw="28" slack="0"/>
<pin id="87" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln3417_1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="result_15_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_15_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="result_16_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_16_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="y_ratio_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="24" slack="0"/>
<pin id="104" dir="0" index="1" bw="24" slack="0"/>
<pin id="105" dir="1" index="2" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_ratio_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="IMG1_data_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="17" slack="0"/>
<pin id="112" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IMG1_data_addr/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="Data_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="17" slack="0"/>
<pin id="119" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Data_addr/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="17" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Data_load/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln3424_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="17" slack="1"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3424/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="28" slack="1"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln3424/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln3417_1_cast_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="28" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln3417_1_cast/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="17" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln3408_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3408/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln3406_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="9" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3406/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="indvar_flatten_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="17" slack="0"/>
<pin id="159" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln3420_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="17" slack="0"/>
<pin id="162" dir="0" index="1" bw="17" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3420/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln3420_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="17" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3420_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="j_2_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="0"/>
<pin id="174" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln3421_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="9" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3421/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="select_ln3408_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="9" slack="0"/>
<pin id="185" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3408/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln3421_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3421/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln3420_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="17" slack="0"/>
<pin id="197" dir="0" index="1" bw="17" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3420/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln3406_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="0" index="1" bw="9" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3406/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="i_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln3420_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3420/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="select_ln3420_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3420/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln3420_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3420/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="slt_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="rev_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln3421_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3421/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln3423_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3423/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="xor_ln3423_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln3423/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="or_ln3423_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3423/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln3408_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="1"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3408/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_1_cast3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast3/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="empty_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="24" slack="2"/>
<pin id="268" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_25_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="24" slack="0"/>
<pin id="273" dir="0" index="2" bw="6" slack="0"/>
<pin id="274" dir="0" index="3" bw="6" slack="0"/>
<pin id="275" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_26_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="1"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln3424_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3424_2/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_27_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="14" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="1"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln3424_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="14" slack="0"/>
<pin id="300" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3424_3/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln3424_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="14" slack="0"/>
<pin id="305" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3424_1/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln6_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="0" index="3" bw="6" slack="0"/>
<pin id="313" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_s_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="3"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln3424_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3424/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_24_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="14" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="3"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln3424_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="14" slack="0"/>
<pin id="338" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3424_1/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln3424_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="14" slack="0"/>
<pin id="343" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3424/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln3424_4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="9" slack="4"/>
<pin id="348" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3424_4/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln3424_2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="17" slack="0"/>
<pin id="351" dir="0" index="1" bw="9" slack="0"/>
<pin id="352" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3424_2/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln3424_5_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="17" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3424_5/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln3424_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="1"/>
<pin id="362" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln3424/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln3424_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="17" slack="1"/>
<pin id="365" dir="0" index="1" bw="16" slack="0"/>
<pin id="366" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3424_3/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln3424_6_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="17" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3424_6/5 "/>
</bind>
</comp>

<comp id="373" class="1005" name="j_2_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="380" class="1005" name="i_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="387" class="1005" name="indvar_flatten_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="17" slack="0"/>
<pin id="389" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="394" class="1005" name="result_15_read_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_15_read "/>
</bind>
</comp>

<comp id="399" class="1005" name="result_16_read_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_16_read "/>
</bind>
</comp>

<comp id="404" class="1005" name="y_ratio_read_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="24" slack="2"/>
<pin id="406" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="y_ratio_read "/>
</bind>
</comp>

<comp id="409" class="1005" name="sext_ln3417_1_cast_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln3417_1_cast "/>
</bind>
</comp>

<comp id="414" class="1005" name="icmp_ln3420_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="4"/>
<pin id="416" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln3420 "/>
</bind>
</comp>

<comp id="418" class="1005" name="icmp_ln3421_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln3421 "/>
</bind>
</comp>

<comp id="423" class="1005" name="select_ln3408_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="1"/>
<pin id="425" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln3408 "/>
</bind>
</comp>

<comp id="429" class="1005" name="select_ln3420_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="1"/>
<pin id="431" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln3420 "/>
</bind>
</comp>

<comp id="436" class="1005" name="zext_ln3421_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln3421 "/>
</bind>
</comp>

<comp id="441" class="1005" name="or_ln3423_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln3423 "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_25_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="1"/>
<pin id="447" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="451" class="1005" name="add_ln3424_1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="17" slack="1"/>
<pin id="453" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln3424_1 "/>
</bind>
</comp>

<comp id="456" class="1005" name="trunc_ln6_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="1"/>
<pin id="458" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="461" class="1005" name="IMG1_data_addr_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="17" slack="1"/>
<pin id="463" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="IMG1_data_addr "/>
</bind>
</comp>

<comp id="466" class="1005" name="Data_addr_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="17" slack="1"/>
<pin id="468" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="Data_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="62" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="62" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="122" pin="3"/><net_sink comp="128" pin=1"/></net>

<net id="141"><net_src comp="84" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="157" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="172" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="166" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="189" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="205" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="224"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="236" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="240" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="230" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="214" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="265" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="22" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="301"><net_src comp="291" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="287" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="298" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="50" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="134" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="40" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="22" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="328"><net_src comp="318" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="46" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="339"><net_src comp="329" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="325" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="353"><net_src comp="340" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="367"><net_src comp="360" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="363" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="376"><net_src comp="72" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="383"><net_src comp="76" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="390"><net_src comp="80" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="393"><net_src comp="387" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="397"><net_src comp="90" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="402"><net_src comp="96" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="407"><net_src comp="102" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="412"><net_src comp="138" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="417"><net_src comp="160" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="175" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="426"><net_src comp="181" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="432"><net_src comp="214" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="439"><net_src comp="236" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="444"><net_src comp="251" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="270" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="454"><net_src comp="302" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="459"><net_src comp="308" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="464"><net_src comp="108" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="469"><net_src comp="115" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="122" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: IMG1_data | {6 }
 - Input state : 
	Port: detectFaces_Pipeline_imageScalerL1_imageScalerL1_1 : y_ratio | {1 }
	Port: detectFaces_Pipeline_imageScalerL1_imageScalerL1_1 : result_16 | {1 }
	Port: detectFaces_Pipeline_imageScalerL1_imageScalerL1_1 : result_15 | {1 }
	Port: detectFaces_Pipeline_imageScalerL1_imageScalerL1_1 : sext_ln3417_1 | {1 }
	Port: detectFaces_Pipeline_imageScalerL1_imageScalerL1_1 : Data | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln3408 : 1
		store_ln3406 : 1
		indvar_flatten_load : 1
		icmp_ln3420 : 2
		add_ln3420_1 : 2
		br_ln3420 : 3
		j_2_load : 1
		icmp_ln3421 : 2
		select_ln3408 : 3
		add_ln3421 : 4
		store_ln3420 : 3
		store_ln3406 : 5
	State 2
		add_ln3420 : 1
		select_ln3420 : 2
		zext_ln3420 : 3
		slt : 4
		rev : 5
		icmp_ln3423 : 1
		xor_ln3423 : 2
		or_ln3423 : 5
		br_ln3423 : 5
		mul_ln3424 : 1
		store_ln3408 : 3
	State 3
		empty : 1
		tmp_25 : 2
	State 4
		zext_ln3424_2 : 1
		zext_ln3424_3 : 1
		add_ln3424_1 : 2
		trunc_ln6 : 1
	State 5
		zext_ln3424 : 1
		zext_ln3424_1 : 1
		add_ln3424 : 2
		add_ln3424_2 : 3
		zext_ln3424_5 : 4
		IMG1_data_addr : 5
		add_ln3424_3 : 1
		zext_ln3424_6 : 2
		Data_addr : 3
		Data_load : 4
	State 6
		store_ln3424 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           grp_fu_134          |    2    |   141   |   112   |
|          |          empty_fu_265         |    1    |    0    |    40   |
|----------|-------------------------------|---------|---------|---------|
|          |      add_ln3420_1_fu_166      |    0    |    0    |    24   |
|          |       add_ln3421_fu_189       |    0    |    0    |    16   |
|          |       add_ln3420_fu_208       |    0    |    0    |    15   |
|    add   |      add_ln3424_1_fu_302      |    0    |    0    |    23   |
|          |       add_ln3424_fu_340       |    0    |    0    |    16   |
|          |      add_ln3424_2_fu_349      |    0    |    0    |    17   |
|          |      add_ln3424_3_fu_363      |    0    |    0    |    24   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln3420_fu_160      |    0    |    0    |    24   |
|   icmp   |       icmp_ln3421_fu_175      |    0    |    0    |    16   |
|          |           slt_fu_225          |    0    |    0    |    39   |
|          |       icmp_ln3423_fu_240      |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|  select  |      select_ln3408_fu_181     |    0    |    0    |    9    |
|          |      select_ln3420_fu_214     |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |           rev_fu_230          |    0    |    0    |    2    |
|          |       xor_ln3423_fu_245       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    or    |        or_ln3423_fu_251       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          | sext_ln3417_1_read_read_fu_84 |    0    |    0    |    0    |
|   read   |   result_15_read_read_fu_90   |    0    |    0    |    0    |
|          |   result_16_read_read_fu_96   |    0    |    0    |    0    |
|          |    y_ratio_read_read_fu_102   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |   sext_ln3417_1_cast_fu_138   |    0    |    0    |    0    |
|          |       sext_ln3424_fu_360      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       zext_ln3420_fu_221      |    0    |    0    |    0    |
|          |       zext_ln3421_fu_236      |    0    |    0    |    0    |
|          |        i_1_cast3_fu_262       |    0    |    0    |    0    |
|          |      zext_ln3424_2_fu_287     |    0    |    0    |    0    |
|   zext   |      zext_ln3424_3_fu_298     |    0    |    0    |    0    |
|          |       zext_ln3424_fu_325      |    0    |    0    |    0    |
|          |      zext_ln3424_1_fu_336     |    0    |    0    |    0    |
|          |      zext_ln3424_4_fu_346     |    0    |    0    |    0    |
|          |      zext_ln3424_5_fu_355     |    0    |    0    |    0    |
|          |      zext_ln3424_6_fu_368     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|         tmp_25_fu_270         |    0    |    0    |    0    |
|          |        trunc_ln6_fu_308       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_26_fu_280         |    0    |    0    |    0    |
|bitconcatenate|         tmp_27_fu_291         |    0    |    0    |    0    |
|          |          tmp_s_fu_318         |    0    |    0    |    0    |
|          |         tmp_24_fu_329         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    3    |   141   |   428   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     Data_addr_reg_466    |   17   |
|  IMG1_data_addr_reg_461  |   17   |
|   add_ln3424_1_reg_451   |   17   |
|         i_reg_380        |    8   |
|    icmp_ln3420_reg_414   |    1   |
|    icmp_ln3421_reg_418   |    1   |
|  indvar_flatten_reg_387  |   17   |
|        j_2_reg_373       |    9   |
|     or_ln3423_reg_441    |    1   |
|  result_15_read_reg_394  |   32   |
|  result_16_read_reg_399  |   32   |
|   select_ln3408_reg_423  |    9   |
|   select_ln3420_reg_429  |    8   |
|sext_ln3417_1_cast_reg_409|   32   |
|      tmp_25_reg_445      |    8   |
|     trunc_ln6_reg_456    |   16   |
|   y_ratio_read_reg_404   |   24   |
|    zext_ln3421_reg_436   |   32   |
+--------------------------+--------+
|           Total          |   281  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_122 |  p0  |   2  |  17  |   34   ||    9    |
|     grp_fu_134    |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   52   ||   3.22  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   141  |   428  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   281  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   422  |   446  |
+-----------+--------+--------+--------+--------+
