#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Wed Oct 21 21:34:00 2015
# Process ID: 12764
# Current directory: /home/hamster/repos/FPGA_Mandelbrot/src
# Command line: vivado
# Log file: /home/hamster/repos/FPGA_Mandelbrot/src/vivado.log
# Journal file: /home/hamster/repos/FPGA_Mandelbrot/src/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Gensys2.ip_user_files'.
WARNING: [filemgmt 56-3] IPStaticSourceDir: Could not find the directory '/home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Gensys2.ip_user_files/ipstatic'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5777.840 ; gain = 116.223 ; free physical = 2548 ; free virtual = 7049
add_files -norecurse /home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 21 21:37:46 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/synth_1/runme.log
[Wed Oct 21 21:37:46 2015] Launched impl_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 21 21:38:41 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/synth_1/runme.log
[Wed Oct 21 21:38:41 2015] Launched impl_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd:1]
[Wed Oct 21 21:56:35 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd:1]
[Wed Oct 21 21:57:09 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd:1]
[Wed Oct 21 21:57:52 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 21 21:58:29 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/synth_1/runme.log
[Wed Oct 21 21:58:29 2015] Launched impl_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd:1]
[Wed Oct 21 22:01:43 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd:1]
[Wed Oct 21 22:04:17 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd:1]
[Wed Oct 21 22:05:38 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 21 22:06:09 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/synth_1/runme.log
[Wed Oct 21 22:06:09 2015] Launched impl_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd:1]
[Wed Oct 21 22:08:07 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd:1]
[Wed Oct 21 22:09:32 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd:1]
[Wed Oct 21 22:12:50 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd:1]
[Wed Oct 21 22:13:27 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/synth_1/runme.log
launch_runs impl_1
[Wed Oct 21 22:15:42 2015] Launched impl_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd:1]
[Wed Oct 21 22:20:32 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/TMDS_Encoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/generate_constants.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/mmcm_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/serialiser_10_to_1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/stage.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/top_level.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/user_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_1080i.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_gen_720p.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_output.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd" into library xil_defaultlib [/home/hamster/repos/FPGA_Mandelbrot/src/vga_to_hdmi.vhd:1]
[Wed Oct 21 22:23:08 2015] Launched synth_1...
Run output will be captured here: /home/hamster/repos/FPGA_Mandelbrot/Mandelbrot_Genesys2.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 21 22:31:50 2015...
