-- Generated from Simulink block test_low_freq_marion2018_up/a_imaginary/calc_add
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_calc_add_x1 is
  port (
    in_x0 : in std_logic_vector( 11-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 10-1 downto 0 )
  );
end test_low_freq_marion2018_up_calc_add_x1;
architecture structural of test_low_freq_marion2018_up_calc_add_x1 is 
  signal spect_cnt_op_net : std_logic_vector( 11-1 downto 0 );
  signal mux_y_net : std_logic_vector( 10-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 10-1 downto 0 );
  signal add_sub_s_net : std_logic_vector( 1-1 downto 0 );
  signal const_op_net : std_logic_vector( 1-1 downto 0 );
  signal lsw_y_net : std_logic_vector( 1-1 downto 0 );
  signal convert_addr_dout_net : std_logic_vector( 10-1 downto 0 );
  signal msw_y_net : std_logic_vector( 9-1 downto 0 );
  signal manipulate_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  spect_cnt_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_sub : entity work.sysgen_addsub_9084688a7f 
  port map (
    clr => '0',
    a => const_op_net,
    b => lsw_y_net,
    clk => clk_net,
    ce => ce_net,
    s => add_sub_s_net
  );
  concat : entity work.sysgen_concat_d4e2e9f417 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => msw_y_net,
    in1 => add_sub_s_net,
    y => concat_y_net
  );
  const : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => const_op_net
  );
  convert_addr : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 11,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 10,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => spect_cnt_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_addr_dout_net
  );
  lsw : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => convert_addr_dout_net,
    y => lsw_y_net
  );
  manipulate : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => manipulate_op_net
  );
  msw : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 9,
    x_width => 10,
    y_width => 9
  )
  port map (
    x => convert_addr_dout_net,
    y => msw_y_net
  );
  mux : entity work.sysgen_mux_d269e3ba2c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => manipulate_op_net,
    d0 => convert_addr_dout_net,
    d1 => concat_y_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_imaginary/munge_in/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x5 is
  port (
    in1 : in std_logic_vector( 32-1 downto 0 );
    in2 : in std_logic_vector( 32-1 downto 0 );
    bus_out : out std_logic_vector( 64-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x5;
architecture structural of test_low_freq_marion2018_up_join_x5 is 
  signal concatenate_y_net : std_logic_vector( 64-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 32-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net <= in1;
  reinterpret2_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_2aca4c8ffb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_imaginary/munge_in/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x5 is
  port (
    bus_in : in std_logic_vector( 64-1 downto 0 );
    msb_out2 : out std_logic_vector( 32-1 downto 0 );
    lsb_out1 : out std_logic_vector( 32-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x5;
architecture structural of test_low_freq_marion2018_up_split_x5 is 
  signal reinterpret2_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 64-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 32-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 32-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 31,
    x_width => 64,
    y_width => 32
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 32,
    new_msb => 63,
    x_width => 64,
    y_width => 32
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_imaginary/munge_in
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_in_x1 is
  port (
    din : in std_logic_vector( 64-1 downto 0 );
    dout : out std_logic_vector( 64-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_in_x1;
architecture structural of test_low_freq_marion2018_up_munge_in_x1 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 64-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 64-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 64-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 64-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  reinterpret3_output_port_net <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x5 
  port map (
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x5 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_af5b6c4ef8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_af5b6c4ef8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_imaginary
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_imaginary is
  port (
    addr : in std_logic_vector( 11-1 downto 0 );
    data_in : in std_logic_vector( 64-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    test_low_freq_marion2018_up_a_imaginary_addr : out std_logic_vector( 10-1 downto 0 );
    test_low_freq_marion2018_up_a_imaginary_data_in : out std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_a_imaginary_we : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_imaginary;
architecture structural of test_low_freq_marion2018_up_a_imaginary is 
  signal spect_cnt_op_net : std_logic_vector( 11-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 64-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert_addr_dout_net : std_logic_vector( 10-1 downto 0 );
  signal convert_din1_dout_net : std_logic_vector( 64-1 downto 0 );
  signal convert_we_dout_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux_y_net : std_logic_vector( 10-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 64-1 downto 0 );
begin
  spect_cnt_op_net <= addr;
  reinterpret3_output_port_net <= data_in;
  relational5_op_net <= we;
  test_low_freq_marion2018_up_a_imaginary_addr <= convert_addr_dout_net;
  test_low_freq_marion2018_up_a_imaginary_data_in <= convert_din1_dout_net;
  test_low_freq_marion2018_up_a_imaginary_we <= convert_we_dout_net;
  clk_net <= clk_1;
  ce_net <= ce_1;
  calc_add : entity work.test_low_freq_marion2018_up_calc_add_x1 
  port map (
    in_x0 => spect_cnt_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  munge_in : entity work.test_low_freq_marion2018_up_munge_in_x1 
  port map (
    din => reinterpret3_output_port_net,
    dout => reinterpret_out_output_port_net
  );
  convert_addr : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 10,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 10,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_addr_dout_net
  );
  convert_din1 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 64,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 64,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret_out_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_din1_dout_net
  );
  convert_we : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_we_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_pol0/calc_add
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_calc_add is
  port (
    in_x0 : in std_logic_vector( 11-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 10-1 downto 0 )
  );
end test_low_freq_marion2018_up_calc_add;
architecture structural of test_low_freq_marion2018_up_calc_add is 
  signal mux_y_net : std_logic_vector( 10-1 downto 0 );
  signal spect_cnt_op_net : std_logic_vector( 11-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal add_sub_s_net : std_logic_vector( 1-1 downto 0 );
  signal const_op_net : std_logic_vector( 1-1 downto 0 );
  signal lsw_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 10-1 downto 0 );
  signal msw_y_net : std_logic_vector( 9-1 downto 0 );
  signal convert_addr_dout_net : std_logic_vector( 10-1 downto 0 );
  signal manipulate_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  spect_cnt_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_sub : entity work.sysgen_addsub_9084688a7f 
  port map (
    clr => '0',
    a => const_op_net,
    b => lsw_y_net,
    clk => clk_net,
    ce => ce_net,
    s => add_sub_s_net
  );
  concat : entity work.sysgen_concat_d4e2e9f417 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => msw_y_net,
    in1 => add_sub_s_net,
    y => concat_y_net
  );
  const : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => const_op_net
  );
  convert_addr : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 11,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 10,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => spect_cnt_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_addr_dout_net
  );
  lsw : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => convert_addr_dout_net,
    y => lsw_y_net
  );
  manipulate : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => manipulate_op_net
  );
  msw : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 9,
    x_width => 10,
    y_width => 9
  )
  port map (
    x => convert_addr_dout_net,
    y => msw_y_net
  );
  mux : entity work.sysgen_mux_d269e3ba2c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => manipulate_op_net,
    d0 => convert_addr_dout_net,
    d1 => concat_y_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_pol0/munge_in/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x4 is
  port (
    in1 : in std_logic_vector( 32-1 downto 0 );
    in2 : in std_logic_vector( 32-1 downto 0 );
    bus_out : out std_logic_vector( 64-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x4;
architecture structural of test_low_freq_marion2018_up_join_x4 is 
  signal concatenate_y_net : std_logic_vector( 64-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 32-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net <= in1;
  reinterpret2_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_2aca4c8ffb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_pol0/munge_in/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x4 is
  port (
    bus_in : in std_logic_vector( 64-1 downto 0 );
    msb_out2 : out std_logic_vector( 32-1 downto 0 );
    lsb_out1 : out std_logic_vector( 32-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x4;
architecture structural of test_low_freq_marion2018_up_split_x4 is 
  signal slice1_y_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 64-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 32-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 31,
    x_width => 64,
    y_width => 32
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 32,
    new_msb => 63,
    x_width => 64,
    y_width => 32
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_pol0/munge_in
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_in_x0 is
  port (
    din : in std_logic_vector( 64-1 downto 0 );
    dout : out std_logic_vector( 64-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_in_x0;
architecture structural of test_low_freq_marion2018_up_munge_in_x0 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 64-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 64-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 64-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 64-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  reinterpret4_output_port_net <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x4 
  port map (
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x4 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_af5b6c4ef8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_af5b6c4ef8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_pol0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_pol0 is
  port (
    addr : in std_logic_vector( 11-1 downto 0 );
    data_in : in std_logic_vector( 64-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    test_low_freq_marion2018_up_a_pol0_addr : out std_logic_vector( 10-1 downto 0 );
    test_low_freq_marion2018_up_a_pol0_data_in : out std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_a_pol0_we : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_pol0;
architecture structural of test_low_freq_marion2018_up_a_pol0 is 
  signal spect_cnt_op_net : std_logic_vector( 11-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 64-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert_addr_dout_net : std_logic_vector( 10-1 downto 0 );
  signal convert_din1_dout_net : std_logic_vector( 64-1 downto 0 );
  signal convert_we_dout_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux_y_net : std_logic_vector( 10-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 64-1 downto 0 );
begin
  spect_cnt_op_net <= addr;
  reinterpret4_output_port_net <= data_in;
  relational5_op_net <= we;
  test_low_freq_marion2018_up_a_pol0_addr <= convert_addr_dout_net;
  test_low_freq_marion2018_up_a_pol0_data_in <= convert_din1_dout_net;
  test_low_freq_marion2018_up_a_pol0_we <= convert_we_dout_net;
  clk_net <= clk_1;
  ce_net <= ce_1;
  calc_add : entity work.test_low_freq_marion2018_up_calc_add 
  port map (
    in_x0 => spect_cnt_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  munge_in : entity work.test_low_freq_marion2018_up_munge_in_x0 
  port map (
    din => reinterpret4_output_port_net,
    dout => reinterpret_out_output_port_net
  );
  convert_addr : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 10,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 10,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_addr_dout_net
  );
  convert_din1 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 64,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 64,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret_out_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_din1_dout_net
  );
  convert_we : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_we_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_pol1/calc_add
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_calc_add_x0 is
  port (
    in_x0 : in std_logic_vector( 11-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 10-1 downto 0 )
  );
end test_low_freq_marion2018_up_calc_add_x0;
architecture structural of test_low_freq_marion2018_up_calc_add_x0 is 
  signal mux_y_net : std_logic_vector( 10-1 downto 0 );
  signal spect_cnt_op_net : std_logic_vector( 11-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal add_sub_s_net : std_logic_vector( 1-1 downto 0 );
  signal const_op_net : std_logic_vector( 1-1 downto 0 );
  signal lsw_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 10-1 downto 0 );
  signal msw_y_net : std_logic_vector( 9-1 downto 0 );
  signal convert_addr_dout_net : std_logic_vector( 10-1 downto 0 );
  signal manipulate_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  spect_cnt_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_sub : entity work.sysgen_addsub_9084688a7f 
  port map (
    clr => '0',
    a => const_op_net,
    b => lsw_y_net,
    clk => clk_net,
    ce => ce_net,
    s => add_sub_s_net
  );
  concat : entity work.sysgen_concat_d4e2e9f417 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => msw_y_net,
    in1 => add_sub_s_net,
    y => concat_y_net
  );
  const : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => const_op_net
  );
  convert_addr : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 11,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 10,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => spect_cnt_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_addr_dout_net
  );
  lsw : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => convert_addr_dout_net,
    y => lsw_y_net
  );
  manipulate : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => manipulate_op_net
  );
  msw : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 9,
    x_width => 10,
    y_width => 9
  )
  port map (
    x => convert_addr_dout_net,
    y => msw_y_net
  );
  mux : entity work.sysgen_mux_d269e3ba2c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => manipulate_op_net,
    d0 => convert_addr_dout_net,
    d1 => concat_y_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_pol1/munge_in/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x3 is
  port (
    in1 : in std_logic_vector( 32-1 downto 0 );
    in2 : in std_logic_vector( 32-1 downto 0 );
    bus_out : out std_logic_vector( 64-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x3;
architecture structural of test_low_freq_marion2018_up_join_x3 is 
  signal concatenate_y_net : std_logic_vector( 64-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 32-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net <= in1;
  reinterpret2_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_2aca4c8ffb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_pol1/munge_in/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x3 is
  port (
    bus_in : in std_logic_vector( 64-1 downto 0 );
    msb_out2 : out std_logic_vector( 32-1 downto 0 );
    lsb_out1 : out std_logic_vector( 32-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x3;
architecture structural of test_low_freq_marion2018_up_split_x3 is 
  signal reinterpret2_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 64-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 32-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 32-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 31,
    x_width => 64,
    y_width => 32
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 32,
    new_msb => 63,
    x_width => 64,
    y_width => 32
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_pol1/munge_in
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_in is
  port (
    din : in std_logic_vector( 64-1 downto 0 );
    dout : out std_logic_vector( 64-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_in;
architecture structural of test_low_freq_marion2018_up_munge_in is 
  signal reinterpret_out_output_port_net : std_logic_vector( 64-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 64-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 64-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 64-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  reinterpret1_output_port_net_x0 <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x3 
  port map (
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x3 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_af5b6c4ef8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_af5b6c4ef8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_pol1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_pol1 is
  port (
    addr : in std_logic_vector( 11-1 downto 0 );
    data_in : in std_logic_vector( 64-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    test_low_freq_marion2018_up_a_pol1_addr : out std_logic_vector( 10-1 downto 0 );
    test_low_freq_marion2018_up_a_pol1_data_in : out std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_a_pol1_we : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_pol1;
architecture structural of test_low_freq_marion2018_up_a_pol1 is 
  signal spect_cnt_op_net : std_logic_vector( 11-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 64-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert_addr_dout_net : std_logic_vector( 10-1 downto 0 );
  signal convert_din1_dout_net : std_logic_vector( 64-1 downto 0 );
  signal convert_we_dout_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux_y_net : std_logic_vector( 10-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 64-1 downto 0 );
begin
  spect_cnt_op_net <= addr;
  reinterpret1_output_port_net <= data_in;
  relational5_op_net <= we;
  test_low_freq_marion2018_up_a_pol1_addr <= convert_addr_dout_net;
  test_low_freq_marion2018_up_a_pol1_data_in <= convert_din1_dout_net;
  test_low_freq_marion2018_up_a_pol1_we <= convert_we_dout_net;
  clk_net <= clk_1;
  ce_net <= ce_1;
  calc_add : entity work.test_low_freq_marion2018_up_calc_add_x0 
  port map (
    in_x0 => spect_cnt_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  munge_in : entity work.test_low_freq_marion2018_up_munge_in 
  port map (
    din => reinterpret1_output_port_net,
    dout => reinterpret_out_output_port_net
  );
  convert_addr : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 10,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 10,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_addr_dout_net
  );
  convert_din1 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 64,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 64,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret_out_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_din1_dout_net
  );
  convert_we : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_we_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_real/calc_add
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_calc_add_x2 is
  port (
    in_x0 : in std_logic_vector( 11-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 10-1 downto 0 )
  );
end test_low_freq_marion2018_up_calc_add_x2;
architecture structural of test_low_freq_marion2018_up_calc_add_x2 is 
  signal mux_y_net : std_logic_vector( 10-1 downto 0 );
  signal spect_cnt_op_net : std_logic_vector( 11-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal add_sub_s_net : std_logic_vector( 1-1 downto 0 );
  signal const_op_net : std_logic_vector( 1-1 downto 0 );
  signal lsw_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 10-1 downto 0 );
  signal msw_y_net : std_logic_vector( 9-1 downto 0 );
  signal convert_addr_dout_net : std_logic_vector( 10-1 downto 0 );
  signal manipulate_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  spect_cnt_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_sub : entity work.sysgen_addsub_9084688a7f 
  port map (
    clr => '0',
    a => const_op_net,
    b => lsw_y_net,
    clk => clk_net,
    ce => ce_net,
    s => add_sub_s_net
  );
  concat : entity work.sysgen_concat_d4e2e9f417 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => msw_y_net,
    in1 => add_sub_s_net,
    y => concat_y_net
  );
  const : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => const_op_net
  );
  convert_addr : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 11,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 10,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => spect_cnt_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_addr_dout_net
  );
  lsw : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => convert_addr_dout_net,
    y => lsw_y_net
  );
  manipulate : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => manipulate_op_net
  );
  msw : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 9,
    x_width => 10,
    y_width => 9
  )
  port map (
    x => convert_addr_dout_net,
    y => msw_y_net
  );
  mux : entity work.sysgen_mux_d269e3ba2c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => manipulate_op_net,
    d0 => convert_addr_dout_net,
    d1 => concat_y_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_real/munge_in/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x6 is
  port (
    in1 : in std_logic_vector( 32-1 downto 0 );
    in2 : in std_logic_vector( 32-1 downto 0 );
    bus_out : out std_logic_vector( 64-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x6;
architecture structural of test_low_freq_marion2018_up_join_x6 is 
  signal concatenate_y_net : std_logic_vector( 64-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 32-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net <= in1;
  reinterpret2_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_2aca4c8ffb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_real/munge_in/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x6 is
  port (
    bus_in : in std_logic_vector( 64-1 downto 0 );
    msb_out2 : out std_logic_vector( 32-1 downto 0 );
    lsb_out1 : out std_logic_vector( 32-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x6;
architecture structural of test_low_freq_marion2018_up_split_x6 is 
  signal reinterpret2_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 64-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 32-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 32-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 31,
    x_width => 64,
    y_width => 32
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 32,
    new_msb => 63,
    x_width => 64,
    y_width => 32
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_real/munge_in
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_in_x2 is
  port (
    din : in std_logic_vector( 64-1 downto 0 );
    dout : out std_logic_vector( 64-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_in_x2;
architecture structural of test_low_freq_marion2018_up_munge_in_x2 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 64-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 64-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 64-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 64-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  reinterpret2_output_port_net_x0 <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x6 
  port map (
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x6 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_af5b6c4ef8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net_x0,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_af5b6c4ef8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/a_real
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_real is
  port (
    addr : in std_logic_vector( 11-1 downto 0 );
    data_in : in std_logic_vector( 64-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    test_low_freq_marion2018_up_a_real_addr : out std_logic_vector( 10-1 downto 0 );
    test_low_freq_marion2018_up_a_real_data_in : out std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_a_real_we : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_real;
architecture structural of test_low_freq_marion2018_up_a_real is 
  signal spect_cnt_op_net : std_logic_vector( 11-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 64-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal convert_addr_dout_net : std_logic_vector( 10-1 downto 0 );
  signal convert_din1_dout_net : std_logic_vector( 64-1 downto 0 );
  signal convert_we_dout_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux_y_net : std_logic_vector( 10-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 64-1 downto 0 );
begin
  spect_cnt_op_net <= addr;
  reinterpret2_output_port_net <= data_in;
  relational5_op_net <= we;
  test_low_freq_marion2018_up_a_real_addr <= convert_addr_dout_net;
  test_low_freq_marion2018_up_a_real_data_in <= convert_din1_dout_net;
  test_low_freq_marion2018_up_a_real_we <= convert_we_dout_net;
  clk_net <= clk_1;
  ce_net <= ce_1;
  calc_add : entity work.test_low_freq_marion2018_up_calc_add_x2 
  port map (
    in_x0 => spect_cnt_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  munge_in : entity work.test_low_freq_marion2018_up_munge_in_x2 
  port map (
    din => reinterpret2_output_port_net,
    dout => reinterpret_out_output_port_net
  );
  convert_addr : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 10,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 10,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_addr_dout_net
  );
  convert_din1 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 64,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 64,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret_out_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_din1_dout_net
  );
  convert_we : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_we_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/acc_cnt
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_acc_cnt is
  port (
    out_reg : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    test_low_freq_marion2018_up_acc_cnt_user_data_in : out std_logic_vector( 32-1 downto 0 )
  );
end test_low_freq_marion2018_up_acc_cnt;
architecture structural of test_low_freq_marion2018_up_acc_cnt is 
  signal delay1_q_net : std_logic_vector( 32-1 downto 0 );
  signal cast_gw_dout_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal io_delay_q_net : std_logic_vector( 32-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal assert_reg_dout_net : std_logic_vector( 32-1 downto 0 );
begin
  delay1_q_net <= out_reg;
  test_low_freq_marion2018_up_acc_cnt_user_data_in <= cast_gw_dout_net;
  clk_net <= clk_1;
  ce_net <= ce_1;
  io_delay : entity work.sysgen_delay_25270a8261 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reint1_output_port_net,
    q => io_delay_q_net
  );
  cast_gw : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 32,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 32,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => io_delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => cast_gw_dout_net
  );
  assert_reg : entity work.xlpassthrough 
  generic map (
    din_width => 32,
    dout_width => 32
  )
  port map (
    din => delay1_q_net,
    dout => assert_reg_dout_net
  );
  reint1 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => assert_reg_dout_net,
    output_port => reint1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/acc_cntrl/edge_detect
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_edge_detect_x0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_edge_detect_x0;
architecture structural of test_low_freq_marion2018_up_edge_detect_x0 is 
  signal edge_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= edge_op_y_net;
  register_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => register_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  inverter : entity work.sysgen_inverter_bf07ca1662 
  port map (
    clr => '0',
    ip => register_q_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  edge_op : entity work.sysgen_logical_3d7b540e74 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => delay_q_net,
    y => edge_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/acc_cntrl/pipeline15
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pipeline15 is
  port (
    d : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    q : out std_logic_vector( 32-1 downto 0 )
  );
end test_low_freq_marion2018_up_pipeline15;
architecture structural of test_low_freq_marion2018_up_pipeline15 is 
  signal register0_q_net : std_logic_vector( 32-1 downto 0 );
  signal shift_op_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  q <= register0_q_net;
  shift_op_net <= d;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register0 : entity work.test_low_freq_marion2018_up_xlregister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => shift_op_net,
    clk => clk_net,
    ce => ce_net,
    q => register0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/acc_cntrl
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_acc_cntrl is
  port (
    acc_len : in std_logic_vector( 32-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    rst : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    new_acc : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_acc_cntrl;
architecture structural of test_low_freq_marion2018_up_acc_cntrl is 
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 32-1 downto 0 );
  signal delay6_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal edge_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal register_q_net : std_logic_vector( 1-1 downto 0 );
  signal register0_q_net : std_logic_vector( 32-1 downto 0 );
  signal shift_op_net : std_logic_vector( 32-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal cntr_op_net : std_logic_vector( 32-1 downto 0 );
begin
  new_acc <= relational5_op_net;
  register1_q_net <= acc_len;
  delay6_q_net <= sync;
  slice2_y_net <= rst;
  clk_net <= clk_1;
  ce_net <= ce_1;
  edge_detect : entity work.test_low_freq_marion2018_up_edge_detect_x0 
  port map (
    in_x0 => register_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => edge_op_y_net
  );
  pipeline15 : entity work.test_low_freq_marion2018_up_pipeline15 
  port map (
    d => shift_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    q => register0_q_net
  );
  logical : entity work.sysgen_logical_9927ecae55 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => edge_op_y_net,
    d1 => relational5_op_net,
    y => logical_y_net
  );
  register_x0 : entity work.test_low_freq_marion2018_up_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    d => delay6_q_net,
    rst => slice2_y_net,
    en => delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  relational5 : entity work.sysgen_relational_0579b1e248 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => cntr_op_net,
    b => register0_q_net,
    op => relational5_op_net
  );
  shift : entity work.sysgen_shift_b9649a2cbc 
  port map (
    clr => '0',
    ip => register1_q_net,
    clk => clk_net,
    ce => ce_net,
    op => shift_op_net
  );
  cntr : entity work.sysgen_counter_d88a177e05 
  port map (
    clr => '0',
    rst => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => cntr_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/acc_len
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_acc_len is
  port (
    test_low_freq_marion2018_up_acc_len_user_data_out : in std_logic_vector( 32-1 downto 0 );
    in_reg : out std_logic_vector( 32-1 downto 0 )
  );
end test_low_freq_marion2018_up_acc_len;
architecture structural of test_low_freq_marion2018_up_acc_len is 
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal test_low_freq_marion2018_up_acc_len_user_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal io_delay_q_net : std_logic_vector( 32-1 downto 0 );
  signal slice_reg_y_net : std_logic_vector( 32-1 downto 0 );
begin
  in_reg <= reint1_output_port_net;
  test_low_freq_marion2018_up_acc_len_user_data_out_net <= test_low_freq_marion2018_up_acc_len_user_data_out;
  io_delay : entity work.sysgen_delay_25270a8261 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => test_low_freq_marion2018_up_acc_len_user_data_out_net,
    q => io_delay_q_net
  );
  slice_reg : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 31,
    x_width => 32,
    y_width => 32
  )
  port map (
    x => io_delay_q_net,
    y => slice_reg_y_net
  );
  reint1 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_reg_y_net,
    output_port => reint1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_c_to_ri_x8 is
  port (
    c : in std_logic_vector( 74-1 downto 0 );
    re : out std_logic_vector( 37-1 downto 0 );
    im : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_c_to_ri_x8;
architecture structural of test_low_freq_marion2018_up_c_to_ri_x8 is 
  signal force_re_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 37-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  concat_y_net <= c;
  force_im : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => concat_y_net,
    y => slice_im_y_net
  );
  slice_re : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 73,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => concat_y_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/cmult/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_expand_x10 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_expand_x10;
architecture structural of test_low_freq_marion2018_up_a_expand_x10 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/cmult/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x136 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x136;
architecture structural of test_low_freq_marion2018_up_bussify_x136 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net <= in1;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/cmult/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_replicate_x10 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_replicate_x10;
architecture structural of test_low_freq_marion2018_up_a_replicate_x10 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x136 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/cmult/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_expand_x10 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_expand_x10;
architecture structural of test_low_freq_marion2018_up_b_expand_x10 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/cmult/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x135 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x135;
architecture structural of test_low_freq_marion2018_up_bussify_x135 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net <= in1;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/cmult/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_replicate_x10 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_replicate_x10;
architecture structural of test_low_freq_marion2018_up_b_replicate_x10 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x135 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/cmult/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x21 is
  port (
    re : in std_logic_vector( 37-1 downto 0 );
    im : in std_logic_vector( 37-1 downto 0 );
    c : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x21;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x21 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity work.sysgen_concat_2e257fd5fc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/cmult
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_cmult_x2 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_cmult_x2;
architecture structural of test_low_freq_marion2018_up_cmult_x2 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 36-1 downto 0 );
  signal reim_p_net : std_logic_vector( 36-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 37-1 downto 0 );
  signal rere_p_net : std_logic_vector( 36-1 downto 0 );
  signal imim_p_net : std_logic_vector( 36-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net_x0 <= a;
  reinterpret1_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity work.test_low_freq_marion2018_up_a_expand_x10 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity work.test_low_freq_marion2018_up_a_replicate_x10 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    out_x0 => concatenate_y_net
  );
  b_expand : entity work.test_low_freq_marion2018_up_b_expand_x10 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity work.test_low_freq_marion2018_up_b_replicate_x10 
  port map (
    in_x0 => reinterpret1_output_port_net,
    out_x0 => concatenate_y_net_x0
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x21 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  addsub_im : entity work.sysgen_addsub_e3d294daff 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  addsub_re : entity work.sysgen_addsub_7e3e023ed9 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  convert_im : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
  convert_re : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  imim : entity work.sysgen_mult_5b7c38ce8e 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity work.sysgen_mult_5b7c38ce8e 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity work.sysgen_mult_5b7c38ce8e 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  rere : entity work.sysgen_mult_5b7c38ce8e 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net,
    b => reinterpret4_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/cnt_rst
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_cnt_rst is
  port (
    test_low_freq_marion2018_up_cnt_rst_user_data_out : in std_logic_vector( 32-1 downto 0 );
    in_reg : out std_logic_vector( 32-1 downto 0 )
  );
end test_low_freq_marion2018_up_cnt_rst;
architecture structural of test_low_freq_marion2018_up_cnt_rst is 
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal test_low_freq_marion2018_up_cnt_rst_user_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal io_delay_q_net : std_logic_vector( 32-1 downto 0 );
  signal slice_reg_y_net : std_logic_vector( 32-1 downto 0 );
begin
  in_reg <= reint1_output_port_net;
  test_low_freq_marion2018_up_cnt_rst_user_data_out_net <= test_low_freq_marion2018_up_cnt_rst_user_data_out;
  io_delay : entity work.sysgen_delay_25270a8261 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => test_low_freq_marion2018_up_cnt_rst_user_data_out_net,
    q => io_delay_q_net
  );
  slice_reg : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 31,
    x_width => 32,
    y_width => 32
  )
  port map (
    x => io_delay_q_net,
    y => slice_reg_y_net
  );
  reint1 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_reg_y_net,
    output_port => reint1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_shift
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_fft_shift is
  port (
    test_low_freq_marion2018_up_fft_shift_user_data_out : in std_logic_vector( 32-1 downto 0 );
    in_reg : out std_logic_vector( 32-1 downto 0 )
  );
end test_low_freq_marion2018_up_fft_shift;
architecture structural of test_low_freq_marion2018_up_fft_shift is 
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal test_low_freq_marion2018_up_fft_shift_user_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal io_delay_q_net : std_logic_vector( 32-1 downto 0 );
  signal slice_reg_y_net : std_logic_vector( 32-1 downto 0 );
begin
  in_reg <= reint1_output_port_net;
  test_low_freq_marion2018_up_fft_shift_user_data_out_net <= test_low_freq_marion2018_up_fft_shift_user_data_out;
  io_delay : entity work.sysgen_delay_25270a8261 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => test_low_freq_marion2018_up_fft_shift_user_data_out_net,
    q => io_delay_q_net
  );
  slice_reg : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 31,
    x_width => 32,
    y_width => 32
  )
  port map (
    x => io_delay_q_net,
    y => slice_reg_y_net
  );
  reint1 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_reg_y_net,
    output_port => reint1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay0_x4 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay0_x4;
architecture structural of test_low_freq_marion2018_up_delay0_x4 is 
  signal ram_data_out_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  dout <= ram_data_out_net;
  reinterpret_out_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity work.sysgen_counter_eff04041a7 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 9,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i0",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => reinterpret_out_output_port_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay1_x4 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay1_x4;
architecture structural of test_low_freq_marion2018_up_delay1_x4 is 
  signal ram_data_out_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  dout <= ram_data_out_net;
  reinterpret_out_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity work.sysgen_counter_eff04041a7 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 9,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i0",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => reinterpret_out_output_port_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/add_even_real/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x24 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x24;
architecture structural of test_low_freq_marion2018_up_a_debus_x24 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/add_even_real/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x24 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x24;
architecture structural of test_low_freq_marion2018_up_b_debus_x24 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/add_even_real/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x17 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x17;
architecture structural of test_low_freq_marion2018_up_op_bussify_x17 is 
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  addsub1_s_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/add_even_real
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_even_real is
  port (
    a : in std_logic_vector( 18-1 downto 0 );
    b : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_even_real;
architecture structural of test_low_freq_marion2018_up_add_even_real is 
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  reinterpret2_output_port_net_x0 <= a;
  reinterpret2_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x24 
  port map (
    bus_in => reinterpret2_output_port_net_x0,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x24 
  port map (
    bus_in => reinterpret2_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x17 
  port map (
    in1 => addsub1_s_net,
    bus_out => reinterpret1_output_port_net
  );
  addsub1 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 17,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 19,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/add_odd_real/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x23 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x23;
architecture structural of test_low_freq_marion2018_up_a_debus_x23 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/add_odd_real/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x23 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x23;
architecture structural of test_low_freq_marion2018_up_b_debus_x23 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/add_odd_real/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x16 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x16;
architecture structural of test_low_freq_marion2018_up_op_bussify_x16 is 
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  addsub1_s_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/add_odd_real
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_odd_real is
  port (
    a : in std_logic_vector( 18-1 downto 0 );
    b : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_odd_real;
architecture structural of test_low_freq_marion2018_up_add_odd_real is 
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x1;
  reinterpret1_output_port_net_x0 <= a;
  reinterpret1_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x23 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_lsb_out1 => reinterpret1_output_port_net_x3
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x23 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x16 
  port map (
    in1 => addsub1_s_net,
    bus_out => reinterpret1_output_port_net_x1
  );
  addsub1 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 17,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 19,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x133 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    in3 : in std_logic_vector( 18-1 downto 0 );
    in4 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x133;
architecture structural of test_low_freq_marion2018_up_bussify_x133 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_148e539863 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x23 is
  port (
    in_x0 : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x23;
architecture structural of test_low_freq_marion2018_up_conv1_x23 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_ef36db832c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 20,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 21,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 19,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_55762a6d64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x24 is
  port (
    in_x0 : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x24;
architecture structural of test_low_freq_marion2018_up_conv2_x24 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_ef36db832c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 20,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 21,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 19,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_55762a6d64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x18 is
  port (
    in_x0 : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x18;
architecture structural of test_low_freq_marion2018_up_conv3_x18 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_ef36db832c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 20,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 21,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 19,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_55762a6d64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x18 is
  port (
    in_x0 : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x18;
architecture structural of test_low_freq_marion2018_up_conv4_x18 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_ef36db832c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 20,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 21,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 19,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_55762a6d64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x42 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x42;
architecture structural of test_low_freq_marion2018_up_debus_x42 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x15 is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x15;
architecture structural of test_low_freq_marion2018_up_bus_convert_x15 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x133 
  port map (
    in1 => adder_s_net_x2,
    in2 => adder_s_net_x1,
    in3 => adder_s_net_x0,
    in4 => adder_s_net,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x23 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x2
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x24 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x1
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x18 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x18 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x42 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x15 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x15;
architecture structural of test_low_freq_marion2018_up_bus_expand_x15 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/bus_expand_a
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_a is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_a;
architecture structural of test_low_freq_marion2018_up_bus_expand_a is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/bus_expand_b
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_b is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_b;
architecture structural of test_low_freq_marion2018_up_bus_expand_b is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x134 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    in3 : in std_logic_vector( 19-1 downto 0 );
    in4 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x134;
architecture structural of test_low_freq_marion2018_up_bussify_x134 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity work.sysgen_concat_0b03e16437 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x43 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x43;
architecture structural of test_low_freq_marion2018_up_debus_x43 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_scale_x8 is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    dout : out std_logic_vector( 76-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_scale_x8;
architecture structural of test_low_freq_marion2018_up_bus_scale_x8 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x134 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x43 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity work.sysgen_scale_bcf26c99d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity work.sysgen_scale_bcf26c99d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity work.sysgen_scale_bcf26c99d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity work.sysgen_scale_bcf26c99d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/munge_a/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x2 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x2;
architecture structural of test_low_freq_marion2018_up_join_x2 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/munge_a/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x2 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x2;
architecture structural of test_low_freq_marion2018_up_split_x2 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/munge_a
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_a is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_a;
architecture structural of test_low_freq_marion2018_up_munge_a is 
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  mux0_y_net <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x2 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x2 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/munge_b/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x1 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x1;
architecture structural of test_low_freq_marion2018_up_join_x1 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/munge_b/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x1 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x1;
architecture structural of test_low_freq_marion2018_up_split_x1 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/munge_b
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_b is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_b;
architecture structural of test_low_freq_marion2018_up_munge_b is 
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  mux1_y_net <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x1 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x1 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/munge_even/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x0 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x0;
architecture structural of test_low_freq_marion2018_up_join_x0 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/munge_even/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x0 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x0;
architecture structural of test_low_freq_marion2018_up_split_x0 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/munge_even
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_even is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_even;
architecture structural of test_low_freq_marion2018_up_munge_even is 
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concat_y_net <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x0 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x0 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/munge_odd/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_join;
architecture structural of test_low_freq_marion2018_up_join is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/munge_odd/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_split;
architecture structural of test_low_freq_marion2018_up_split is 
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/munge_odd
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_odd is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_odd;
architecture structural of test_low_freq_marion2018_up_munge_odd is 
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concat_y_net <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x20 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x20;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x20 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret4_output_port_net <= re;
  reinterpret2_output_port_net <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/ri_to_c1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c1_x0 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c1_x0;
architecture structural of test_low_freq_marion2018_up_ri_to_c1_x0 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret1_output_port_net <= re;
  reinterpret3_output_port_net <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/sub_even_imag/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x26 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x26;
architecture structural of test_low_freq_marion2018_up_a_debus_x26 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/sub_even_imag/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x25 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x25;
architecture structural of test_low_freq_marion2018_up_b_debus_x25 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/sub_even_imag/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x18 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x18;
architecture structural of test_low_freq_marion2018_up_op_bussify_x18 is 
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  addsub1_s_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/sub_even_imag
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sub_even_imag is
  port (
    a : in std_logic_vector( 18-1 downto 0 );
    b : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_sub_even_imag;
architecture structural of test_low_freq_marion2018_up_sub_even_imag is 
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x3 <= a;
  reinterpret1_output_port_net_x2 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x26 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x25 
  port map (
    bus_in => reinterpret1_output_port_net_x2,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x18 
  port map (
    in1 => addsub1_s_net,
    bus_out => reinterpret1_output_port_net
  );
  addsub1 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 17,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 19,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/sub_odd_imag/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x25 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x25;
architecture structural of test_low_freq_marion2018_up_a_debus_x25 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/sub_odd_imag/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x26 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x26;
architecture structural of test_low_freq_marion2018_up_b_debus_x26 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/sub_odd_imag/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x21 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x21;
architecture structural of test_low_freq_marion2018_up_op_bussify_x21 is 
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  addsub1_s_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0/sub_odd_imag
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sub_odd_imag is
  port (
    a : in std_logic_vector( 18-1 downto 0 );
    b : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_sub_odd_imag;
architecture structural of test_low_freq_marion2018_up_sub_odd_imag is 
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= a;
  reinterpret2_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x25 
  port map (
    bus_in => reinterpret2_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x26 
  port map (
    bus_in => reinterpret2_output_port_net_x0,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x21 
  port map (
    in1 => addsub1_s_net,
    bus_out => reinterpret1_output_port_net
  );
  addsub1 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 17,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 19,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_hilbert0 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    even : out std_logic_vector( 36-1 downto 0 );
    odd : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_hilbert0;
architecture structural of test_low_freq_marion2018_up_hilbert0 is 
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_out_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret_out_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
begin
  even <= reinterpret_out_output_port_net_x1;
  odd <= reinterpret_out_output_port_net_x0;
  mux0_y_net <= a;
  mux1_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_even_real : entity work.test_low_freq_marion2018_up_add_even_real 
  port map (
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  add_odd_real : entity work.test_low_freq_marion2018_up_add_odd_real 
  port map (
    a => reinterpret1_output_port_net_x4,
    b => reinterpret1_output_port_net_x5,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x2
  );
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x15 
  port map (
    din => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x15 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x3
  );
  bus_expand_a : entity work.test_low_freq_marion2018_up_bus_expand_a 
  port map (
    bus_in => reinterpret_out_output_port_net_x2,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x4
  );
  bus_expand_b : entity work.test_low_freq_marion2018_up_bus_expand_b 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x5
  );
  bus_scale : entity work.test_low_freq_marion2018_up_bus_scale_x8 
  port map (
    din => concat_y_net_x1,
    dout => concatenate_y_net
  );
  munge_a : entity work.test_low_freq_marion2018_up_munge_a 
  port map (
    din => mux0_y_net,
    dout => reinterpret_out_output_port_net_x2
  );
  munge_b : entity work.test_low_freq_marion2018_up_munge_b 
  port map (
    din => mux1_y_net,
    dout => reinterpret_out_output_port_net
  );
  munge_even : entity work.test_low_freq_marion2018_up_munge_even 
  port map (
    din => concat_y_net_x0,
    dout => reinterpret_out_output_port_net_x1
  );
  munge_odd : entity work.test_low_freq_marion2018_up_munge_odd 
  port map (
    din => concat_y_net,
    dout => reinterpret_out_output_port_net_x0
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x20 
  port map (
    re => reinterpret4_output_port_net,
    im => reinterpret2_output_port_net,
    c => concat_y_net_x0
  );
  ri_to_c1 : entity work.test_low_freq_marion2018_up_ri_to_c1_x0 
  port map (
    re => reinterpret1_output_port_net_x3,
    im => reinterpret3_output_port_net,
    c => concat_y_net
  );
  sub_even_imag : entity work.test_low_freq_marion2018_up_sub_even_imag 
  port map (
    a => reinterpret1_output_port_net_x4,
    b => reinterpret1_output_port_net_x5,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  sub_odd_imag : entity work.test_low_freq_marion2018_up_sub_odd_imag 
  port map (
    a => reinterpret2_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net
  );
  concat : entity work.sysgen_concat_0b03e16437 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x1,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret1_output_port_net_x0,
    in3 => reinterpret1_output_port_net_x2,
    y => concat_y_net_x1
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/add_even_real/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x28 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x28;
architecture structural of test_low_freq_marion2018_up_a_debus_x28 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/add_even_real/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x28 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x28;
architecture structural of test_low_freq_marion2018_up_b_debus_x28 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/add_even_real/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x20 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x20;
architecture structural of test_low_freq_marion2018_up_op_bussify_x20 is 
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  addsub1_s_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/add_even_real
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_even_real_x0 is
  port (
    a : in std_logic_vector( 18-1 downto 0 );
    b : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_even_real_x0;
architecture structural of test_low_freq_marion2018_up_add_even_real_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  reinterpret2_output_port_net_x0 <= a;
  reinterpret2_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x28 
  port map (
    bus_in => reinterpret2_output_port_net_x0,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x28 
  port map (
    bus_in => reinterpret2_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x20 
  port map (
    in1 => addsub1_s_net,
    bus_out => reinterpret1_output_port_net
  );
  addsub1 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 17,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 19,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/add_odd_real/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x27 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x27;
architecture structural of test_low_freq_marion2018_up_a_debus_x27 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/add_odd_real/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x27 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x27;
architecture structural of test_low_freq_marion2018_up_b_debus_x27 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/add_odd_real/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x19 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x19;
architecture structural of test_low_freq_marion2018_up_op_bussify_x19 is 
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  addsub1_s_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/add_odd_real
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_odd_real_x0 is
  port (
    a : in std_logic_vector( 18-1 downto 0 );
    b : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_odd_real_x0;
architecture structural of test_low_freq_marion2018_up_add_odd_real_x0 is 
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x1;
  reinterpret1_output_port_net_x0 <= a;
  reinterpret1_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x27 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_lsb_out1 => reinterpret1_output_port_net_x3
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x27 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x19 
  port map (
    in1 => addsub1_s_net,
    bus_out => reinterpret1_output_port_net_x1
  );
  addsub1 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 17,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 19,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x141 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    in3 : in std_logic_vector( 18-1 downto 0 );
    in4 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x141;
architecture structural of test_low_freq_marion2018_up_bussify_x141 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_148e539863 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x24 is
  port (
    in_x0 : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x24;
architecture structural of test_low_freq_marion2018_up_conv1_x24 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_ef36db832c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 20,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 21,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 19,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_55762a6d64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x25 is
  port (
    in_x0 : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x25;
architecture structural of test_low_freq_marion2018_up_conv2_x25 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_ef36db832c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 20,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 21,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 19,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_55762a6d64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x19 is
  port (
    in_x0 : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x19;
architecture structural of test_low_freq_marion2018_up_conv3_x19 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_ef36db832c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 20,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 21,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 19,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_55762a6d64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x19 is
  port (
    in_x0 : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x19;
architecture structural of test_low_freq_marion2018_up_conv4_x19 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_ef36db832c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 20,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 21,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 19,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_55762a6d64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x48 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x48;
architecture structural of test_low_freq_marion2018_up_debus_x48 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x16 is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x16;
architecture structural of test_low_freq_marion2018_up_bus_convert_x16 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x141 
  port map (
    in1 => adder_s_net_x2,
    in2 => adder_s_net_x1,
    in3 => adder_s_net_x0,
    in4 => adder_s_net,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x24 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x2
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x25 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x1
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x19 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x19 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x48 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x19 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x19;
architecture structural of test_low_freq_marion2018_up_bus_expand_x19 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/bus_expand_a
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_a_x0 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_a_x0;
architecture structural of test_low_freq_marion2018_up_bus_expand_a_x0 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/bus_expand_b
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_b_x0 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_b_x0;
architecture structural of test_low_freq_marion2018_up_bus_expand_b_x0 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x140 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    in3 : in std_logic_vector( 19-1 downto 0 );
    in4 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x140;
architecture structural of test_low_freq_marion2018_up_bussify_x140 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity work.sysgen_concat_0b03e16437 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x47 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x47;
architecture structural of test_low_freq_marion2018_up_debus_x47 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_scale_x9 is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    dout : out std_logic_vector( 76-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_scale_x9;
architecture structural of test_low_freq_marion2018_up_bus_scale_x9 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x140 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x47 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity work.sysgen_scale_bcf26c99d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity work.sysgen_scale_bcf26c99d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity work.sysgen_scale_bcf26c99d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity work.sysgen_scale_bcf26c99d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/munge_a/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x15 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x15;
architecture structural of test_low_freq_marion2018_up_join_x15 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/munge_a/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x15 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x15;
architecture structural of test_low_freq_marion2018_up_split_x15 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/munge_a
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_a_x0 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_a_x0;
architecture structural of test_low_freq_marion2018_up_munge_a_x0 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  mux2_y_net <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x15 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x15 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/munge_b/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x18 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x18;
architecture structural of test_low_freq_marion2018_up_join_x18 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/munge_b/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x18 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x18;
architecture structural of test_low_freq_marion2018_up_split_x18 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/munge_b
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_b_x0 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_b_x0;
architecture structural of test_low_freq_marion2018_up_munge_b_x0 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  mux3_y_net <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x18 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x18 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/munge_even/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x17 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x17;
architecture structural of test_low_freq_marion2018_up_join_x17 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/munge_even/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x17 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x17;
architecture structural of test_low_freq_marion2018_up_split_x17 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/munge_even
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_even_x0 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_even_x0;
architecture structural of test_low_freq_marion2018_up_munge_even_x0 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concat_y_net <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x17 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x17 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/munge_odd/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x16 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x16;
architecture structural of test_low_freq_marion2018_up_join_x16 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/munge_odd/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x16 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x16;
architecture structural of test_low_freq_marion2018_up_split_x16 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/munge_odd
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_odd_x0 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_odd_x0;
architecture structural of test_low_freq_marion2018_up_munge_odd_x0 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concat_y_net <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x16 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x16 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x22 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x22;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x22 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret4_output_port_net <= re;
  reinterpret2_output_port_net <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/ri_to_c1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c1_x1 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c1_x1;
architecture structural of test_low_freq_marion2018_up_ri_to_c1_x1 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  reinterpret1_output_port_net <= re;
  reinterpret3_output_port_net <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/sub_even_imag/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x30 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x30;
architecture structural of test_low_freq_marion2018_up_a_debus_x30 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/sub_even_imag/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x29 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x29;
architecture structural of test_low_freq_marion2018_up_b_debus_x29 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/sub_even_imag/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x23 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x23;
architecture structural of test_low_freq_marion2018_up_op_bussify_x23 is 
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  addsub1_s_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/sub_even_imag
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sub_even_imag_x0 is
  port (
    a : in std_logic_vector( 18-1 downto 0 );
    b : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_sub_even_imag_x0;
architecture structural of test_low_freq_marion2018_up_sub_even_imag_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x3 <= a;
  reinterpret1_output_port_net_x2 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x30 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x29 
  port map (
    bus_in => reinterpret1_output_port_net_x2,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x23 
  port map (
    in1 => addsub1_s_net,
    bus_out => reinterpret1_output_port_net
  );
  addsub1 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 17,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 19,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/sub_odd_imag/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x29 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x29;
architecture structural of test_low_freq_marion2018_up_a_debus_x29 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/sub_odd_imag/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x30 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x30;
architecture structural of test_low_freq_marion2018_up_b_debus_x30 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/sub_odd_imag/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x22 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x22;
architecture structural of test_low_freq_marion2018_up_op_bussify_x22 is 
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  addsub1_s_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1/sub_odd_imag
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sub_odd_imag_x0 is
  port (
    a : in std_logic_vector( 18-1 downto 0 );
    b : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_sub_odd_imag_x0;
architecture structural of test_low_freq_marion2018_up_sub_odd_imag_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= a;
  reinterpret2_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x29 
  port map (
    bus_in => reinterpret2_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x30 
  port map (
    bus_in => reinterpret2_output_port_net_x0,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x22 
  port map (
    in1 => addsub1_s_net,
    bus_out => reinterpret1_output_port_net
  );
  addsub1 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 17,
    b_width => 18,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 19,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 19,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/hilbert1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_hilbert1 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    even : out std_logic_vector( 36-1 downto 0 );
    odd : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_hilbert1;
architecture structural of test_low_freq_marion2018_up_hilbert1 is 
  signal reinterpret_out_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_out_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  even <= reinterpret_out_output_port_net_x1;
  odd <= reinterpret_out_output_port_net_x0;
  mux2_y_net <= a;
  mux3_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_even_real : entity work.test_low_freq_marion2018_up_add_even_real_x0 
  port map (
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  add_odd_real : entity work.test_low_freq_marion2018_up_add_odd_real_x0 
  port map (
    a => reinterpret1_output_port_net_x4,
    b => reinterpret1_output_port_net_x5,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x2
  );
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x16 
  port map (
    din => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x19 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x3
  );
  bus_expand_a : entity work.test_low_freq_marion2018_up_bus_expand_a_x0 
  port map (
    bus_in => reinterpret_out_output_port_net_x2,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x4
  );
  bus_expand_b : entity work.test_low_freq_marion2018_up_bus_expand_b_x0 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x5
  );
  bus_scale : entity work.test_low_freq_marion2018_up_bus_scale_x9 
  port map (
    din => concat_y_net_x1,
    dout => concatenate_y_net
  );
  munge_a : entity work.test_low_freq_marion2018_up_munge_a_x0 
  port map (
    din => mux2_y_net,
    dout => reinterpret_out_output_port_net_x2
  );
  munge_b : entity work.test_low_freq_marion2018_up_munge_b_x0 
  port map (
    din => mux3_y_net,
    dout => reinterpret_out_output_port_net
  );
  munge_even : entity work.test_low_freq_marion2018_up_munge_even_x0 
  port map (
    din => concat_y_net_x0,
    dout => reinterpret_out_output_port_net_x1
  );
  munge_odd : entity work.test_low_freq_marion2018_up_munge_odd_x0 
  port map (
    din => concat_y_net,
    dout => reinterpret_out_output_port_net_x0
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x22 
  port map (
    re => reinterpret4_output_port_net,
    im => reinterpret2_output_port_net,
    c => concat_y_net_x0
  );
  ri_to_c1 : entity work.test_low_freq_marion2018_up_ri_to_c1_x1 
  port map (
    re => reinterpret1_output_port_net_x3,
    im => reinterpret3_output_port_net,
    c => concat_y_net
  );
  sub_even_imag : entity work.test_low_freq_marion2018_up_sub_even_imag_x0 
  port map (
    a => reinterpret1_output_port_net_x4,
    b => reinterpret1_output_port_net_x5,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  sub_odd_imag : entity work.test_low_freq_marion2018_up_sub_odd_imag_x0 
  port map (
    a => reinterpret2_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net
  );
  concat : entity work.sysgen_concat_0b03e16437 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x1,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret1_output_port_net_x0,
    in3 => reinterpret1_output_port_net_x2,
    y => concat_y_net_x1
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj0/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_create_x9 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_create_x9;
architecture structural of test_low_freq_marion2018_up_bus_create_x9 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal real_delay_q_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  real_delay_q_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => real_delay_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj0/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x20 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x20;
architecture structural of test_low_freq_marion2018_up_bus_expand_x20 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj0/imag_negate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x142 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x142;
architecture structural of test_low_freq_marion2018_up_bussify_x142 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal neg1_op_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  neg1_op_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => neg1_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj0/imag_negate/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x49 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x49;
architecture structural of test_low_freq_marion2018_up_debus_x49 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj0/imag_negate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_imag_negate_x2 is
  port (
    din : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_imag_negate_x2;
architecture structural of test_low_freq_marion2018_up_imag_negate_x2 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal neg1_op_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net_x1 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x142 
  port map (
    in1 => neg1_op_net,
    bus_out => reinterpret1_output_port_net_x0
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x49 
  port map (
    bus_in => reinterpret1_output_port_net_x1,
    msb_lsb_out1 => reinterpret1_output_port_net
  );
  neg1 : entity work.sysgen_negate_6ce14f1835 
  port map (
    clr => '0',
    ip => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => neg1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj0/munge_in/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x12 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x12;
architecture structural of test_low_freq_marion2018_up_join_x12 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj0/munge_in/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x11 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x11;
architecture structural of test_low_freq_marion2018_up_split_x11 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj0/munge_in
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_in_x6 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_in_x6;
architecture structural of test_low_freq_marion2018_up_munge_in_x6 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal d3_q_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  d3_q_net <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x12 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x11 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d3_q_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj0/munge_out/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x11 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x11;
architecture structural of test_low_freq_marion2018_up_join_x11 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj0/munge_out/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x10 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x10;
architecture structural of test_low_freq_marion2018_up_split_x10 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj0/munge_out
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_out_x1 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_out_x1;
architecture structural of test_low_freq_marion2018_up_munge_out_x1 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concatenate_y_net_x0 <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x11 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x10 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net_x0,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_complex_conj0 is
  port (
    z : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    z_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_complex_conj0;
architecture structural of test_low_freq_marion2018_up_complex_conj0 is 
  signal reinterpret_out_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d3_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal real_delay_q_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  z_x0 <= reinterpret_out_output_port_net_x0;
  d3_q_net <= z;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_create : entity work.test_low_freq_marion2018_up_bus_create_x9 
  port map (
    in1 => real_delay_q_net,
    in2 => reinterpret1_output_port_net_x0,
    bus_out => concatenate_y_net
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x20 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  imag_negate : entity work.test_low_freq_marion2018_up_imag_negate_x2 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  munge_in : entity work.test_low_freq_marion2018_up_munge_in_x6 
  port map (
    din => d3_q_net,
    dout => reinterpret_out_output_port_net
  );
  munge_out_x3 : entity work.test_low_freq_marion2018_up_munge_out_x1 
  port map (
    din => concatenate_y_net,
    dout => reinterpret_out_output_port_net_x0
  );
  real_delay : entity work.sysgen_delay_301b1fced6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret2_output_port_net,
    q => real_delay_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj1/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_create_x7 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_create_x7;
architecture structural of test_low_freq_marion2018_up_bus_create_x7 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal real_delay_q_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  real_delay_q_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => real_delay_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj1/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x17 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x17;
architecture structural of test_low_freq_marion2018_up_bus_expand_x17 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj1/imag_negate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x138 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x138;
architecture structural of test_low_freq_marion2018_up_bussify_x138 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal neg1_op_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  neg1_op_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => neg1_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj1/imag_negate/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x45 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x45;
architecture structural of test_low_freq_marion2018_up_debus_x45 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj1/imag_negate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_imag_negate_x0 is
  port (
    din : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_imag_negate_x0;
architecture structural of test_low_freq_marion2018_up_imag_negate_x0 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal neg1_op_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net_x1 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x138 
  port map (
    in1 => neg1_op_net,
    bus_out => reinterpret1_output_port_net_x0
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x45 
  port map (
    bus_in => reinterpret1_output_port_net_x1,
    msb_lsb_out1 => reinterpret1_output_port_net
  );
  neg1 : entity work.sysgen_negate_6ce14f1835 
  port map (
    clr => '0',
    ip => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => neg1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj1/munge_in/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x10 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x10;
architecture structural of test_low_freq_marion2018_up_join_x10 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj1/munge_in/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x7 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x7;
architecture structural of test_low_freq_marion2018_up_split_x7 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj1/munge_in
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_in_x4 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_in_x4;
architecture structural of test_low_freq_marion2018_up_munge_in_x4 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal d4_q_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  d4_q_net <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x10 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x7 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d4_q_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj1/munge_out/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x8 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x8;
architecture structural of test_low_freq_marion2018_up_join_x8 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj1/munge_out/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x9 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x9;
architecture structural of test_low_freq_marion2018_up_split_x9 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj1/munge_out
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_out_x0 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_out_x0;
architecture structural of test_low_freq_marion2018_up_munge_out_x0 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concatenate_y_net_x0 <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x8 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x9 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net_x0,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_complex_conj1 is
  port (
    z : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    z_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_complex_conj1;
architecture structural of test_low_freq_marion2018_up_complex_conj1 is 
  signal reinterpret_out_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d4_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal real_delay_q_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  z_x0 <= reinterpret_out_output_port_net_x0;
  d4_q_net <= z;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_create : entity work.test_low_freq_marion2018_up_bus_create_x7 
  port map (
    in1 => real_delay_q_net,
    in2 => reinterpret1_output_port_net_x0,
    bus_out => concatenate_y_net
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x17 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  imag_negate : entity work.test_low_freq_marion2018_up_imag_negate_x0 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  munge_in : entity work.test_low_freq_marion2018_up_munge_in_x4 
  port map (
    din => d4_q_net,
    dout => reinterpret_out_output_port_net
  );
  munge_out_x3 : entity work.test_low_freq_marion2018_up_munge_out_x0 
  port map (
    din => concatenate_y_net,
    dout => reinterpret_out_output_port_net_x0
  );
  real_delay : entity work.sysgen_delay_301b1fced6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret2_output_port_net,
    q => real_delay_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj2/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_create_x6 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_create_x6;
architecture structural of test_low_freq_marion2018_up_bus_create_x6 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal real_delay_q_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  real_delay_q_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => real_delay_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj2/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x16 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x16;
architecture structural of test_low_freq_marion2018_up_bus_expand_x16 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj2/imag_negate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x137 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x137;
architecture structural of test_low_freq_marion2018_up_bussify_x137 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal neg1_op_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  neg1_op_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => neg1_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj2/imag_negate/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x44 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x44;
architecture structural of test_low_freq_marion2018_up_debus_x44 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj2/imag_negate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_imag_negate is
  port (
    din : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_imag_negate;
architecture structural of test_low_freq_marion2018_up_imag_negate is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal neg1_op_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net_x1 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x137 
  port map (
    in1 => neg1_op_net,
    bus_out => reinterpret1_output_port_net_x0
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x44 
  port map (
    bus_in => reinterpret1_output_port_net_x1,
    msb_lsb_out1 => reinterpret1_output_port_net
  );
  neg1 : entity work.sysgen_negate_6ce14f1835 
  port map (
    clr => '0',
    ip => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => neg1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj2/munge_in/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x7 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x7;
architecture structural of test_low_freq_marion2018_up_join_x7 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj2/munge_in/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x8 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x8;
architecture structural of test_low_freq_marion2018_up_split_x8 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj2/munge_in
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_in_x3 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_in_x3;
architecture structural of test_low_freq_marion2018_up_munge_in_x3 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal d5_q_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  d5_q_net <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x7 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x8 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d5_q_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj2/munge_out/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x9 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x9;
architecture structural of test_low_freq_marion2018_up_join_x9 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj2/munge_out/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x14 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x14;
architecture structural of test_low_freq_marion2018_up_split_x14 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj2/munge_out
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_out is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_out;
architecture structural of test_low_freq_marion2018_up_munge_out is 
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concatenate_y_net_x0 <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x9 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x14 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net_x0,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_complex_conj2 is
  port (
    z : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    z_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_complex_conj2;
architecture structural of test_low_freq_marion2018_up_complex_conj2 is 
  signal reinterpret_out_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d5_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal real_delay_q_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  z_x0 <= reinterpret_out_output_port_net_x0;
  d5_q_net <= z;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_create : entity work.test_low_freq_marion2018_up_bus_create_x6 
  port map (
    in1 => real_delay_q_net,
    in2 => reinterpret1_output_port_net_x0,
    bus_out => concatenate_y_net
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x16 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  imag_negate : entity work.test_low_freq_marion2018_up_imag_negate 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  munge_in : entity work.test_low_freq_marion2018_up_munge_in_x3 
  port map (
    din => d5_q_net,
    dout => reinterpret_out_output_port_net
  );
  munge_out_x3 : entity work.test_low_freq_marion2018_up_munge_out 
  port map (
    din => concatenate_y_net,
    dout => reinterpret_out_output_port_net_x0
  );
  real_delay : entity work.sysgen_delay_301b1fced6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret2_output_port_net,
    q => real_delay_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj3/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_create_x8 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_create_x8;
architecture structural of test_low_freq_marion2018_up_bus_create_x8 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal real_delay_q_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  real_delay_q_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => real_delay_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj3/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x18 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x18;
architecture structural of test_low_freq_marion2018_up_bus_expand_x18 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj3/imag_negate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x139 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x139;
architecture structural of test_low_freq_marion2018_up_bussify_x139 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal neg1_op_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  neg1_op_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => neg1_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj3/imag_negate/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x46 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x46;
architecture structural of test_low_freq_marion2018_up_debus_x46 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj3/imag_negate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_imag_negate_x1 is
  port (
    din : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_imag_negate_x1;
architecture structural of test_low_freq_marion2018_up_imag_negate_x1 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal neg1_op_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net_x1 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x139 
  port map (
    in1 => neg1_op_net,
    bus_out => reinterpret1_output_port_net_x0
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x46 
  port map (
    bus_in => reinterpret1_output_port_net_x1,
    msb_lsb_out1 => reinterpret1_output_port_net
  );
  neg1 : entity work.sysgen_negate_6ce14f1835 
  port map (
    clr => '0',
    ip => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => neg1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj3/munge_in/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x14 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x14;
architecture structural of test_low_freq_marion2018_up_join_x14 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj3/munge_in/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x13 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x13;
architecture structural of test_low_freq_marion2018_up_split_x13 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj3/munge_in
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_in_x5 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_in_x5;
architecture structural of test_low_freq_marion2018_up_munge_in_x5 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal d6_q_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  d6_q_net <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x14 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x13 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => d6_q_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj3/munge_out/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x13 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x13;
architecture structural of test_low_freq_marion2018_up_join_x13 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj3/munge_out/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x12 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x12;
architecture structural of test_low_freq_marion2018_up_split_x12 is 
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj3/munge_out
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_out_x2 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_out_x2;
architecture structural of test_low_freq_marion2018_up_munge_out_x2 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concatenate_y_net_x0 <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x13 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x12 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net_x0,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/complex_conj3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_complex_conj3 is
  port (
    z : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    z_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_complex_conj3;
architecture structural of test_low_freq_marion2018_up_complex_conj3 is 
  signal reinterpret_out_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d6_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal real_delay_q_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  z_x0 <= reinterpret_out_output_port_net_x0;
  d6_q_net <= z;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_create : entity work.test_low_freq_marion2018_up_bus_create_x8 
  port map (
    in1 => real_delay_q_net,
    in2 => reinterpret1_output_port_net_x0,
    bus_out => concatenate_y_net
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x18 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  imag_negate : entity work.test_low_freq_marion2018_up_imag_negate_x1 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  munge_in : entity work.test_low_freq_marion2018_up_munge_in_x5 
  port map (
    din => d6_q_net,
    dout => reinterpret_out_output_port_net
  );
  munge_out_x3 : entity work.test_low_freq_marion2018_up_munge_out_x2 
  port map (
    din => concatenate_y_net,
    dout => reinterpret_out_output_port_net_x0
  );
  real_delay : entity work.sysgen_delay_301b1fced6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret2_output_port_net,
    q => real_delay_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux0/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x14 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x14;
architecture structural of test_low_freq_marion2018_up_d_bussify_x14 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  mux0_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux0/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x14 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x14;
architecture structural of test_low_freq_marion2018_up_expand0_x14 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  delay0_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => delay0_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux0/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x14 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x14;
architecture structural of test_low_freq_marion2018_up_expand1_x14 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux0/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x14 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x14;
architecture structural of test_low_freq_marion2018_up_sel_expand_x14 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_dmux0 is
  port (
    sel : in std_logic_vector( 1-1 downto 0 );
    d0 : in std_logic_vector( 36-1 downto 0 );
    d1 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_dmux0;
architecture structural of test_low_freq_marion2018_up_dmux0 is 
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net_x3;
  reinterpret1_output_port_net <= sel;
  delay0_q_net <= d0;
  reinterpret_out_output_port_net <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x14 
  port map (
    in1 => mux0_y_net,
    bus_out => reinterpret1_output_port_net_x3
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x14 
  port map (
    bus_in => delay0_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x14 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x14 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  mux0 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x0,
    d0 => reinterpret1_output_port_net_x2,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux1/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x13 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x13;
architecture structural of test_low_freq_marion2018_up_d_bussify_x13 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  mux0_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux1/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x13 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x13;
architecture structural of test_low_freq_marion2018_up_expand0_x13 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  delay1_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => delay1_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux1/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x13 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x13;
architecture structural of test_low_freq_marion2018_up_expand1_x13 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux1/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x13 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x13;
architecture structural of test_low_freq_marion2018_up_sel_expand_x13 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_dmux1 is
  port (
    sel : in std_logic_vector( 1-1 downto 0 );
    d0 : in std_logic_vector( 36-1 downto 0 );
    d1 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_dmux1;
architecture structural of test_low_freq_marion2018_up_dmux1 is 
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net_x3;
  reinterpret1_output_port_net <= sel;
  delay1_q_net <= d0;
  reinterpret_out_output_port_net <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x13 
  port map (
    in1 => mux0_y_net,
    bus_out => reinterpret1_output_port_net_x3
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x13 
  port map (
    bus_in => delay1_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x13 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x13 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  mux0 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x0,
    d0 => reinterpret1_output_port_net_x2,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux2/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x12 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x12;
architecture structural of test_low_freq_marion2018_up_d_bussify_x12 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  mux0_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux2/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x12 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x12;
architecture structural of test_low_freq_marion2018_up_expand0_x12 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  delay2_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => delay2_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux2/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x11 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x11;
architecture structural of test_low_freq_marion2018_up_expand1_x11 is 
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux2/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x10 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x10;
architecture structural of test_low_freq_marion2018_up_sel_expand_x10 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_dmux2 is
  port (
    sel : in std_logic_vector( 1-1 downto 0 );
    d0 : in std_logic_vector( 36-1 downto 0 );
    d1 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_dmux2;
architecture structural of test_low_freq_marion2018_up_dmux2 is 
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net_x3;
  reinterpret1_output_port_net <= sel;
  delay2_q_net <= d0;
  reinterpret_out_output_port_net <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x12 
  port map (
    in1 => mux0_y_net,
    bus_out => reinterpret1_output_port_net_x3
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x12 
  port map (
    bus_in => delay2_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x11 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x10 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  mux0 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x0,
    d0 => reinterpret1_output_port_net_x2,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux3/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x9 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x9;
architecture structural of test_low_freq_marion2018_up_d_bussify_x9 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  mux0_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux3/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x9 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x9;
architecture structural of test_low_freq_marion2018_up_expand0_x9 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  delay3_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => delay3_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux3/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x9 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x9;
architecture structural of test_low_freq_marion2018_up_expand1_x9 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux3/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x9 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x9;
architecture structural of test_low_freq_marion2018_up_sel_expand_x9 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/dmux3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_dmux3 is
  port (
    sel : in std_logic_vector( 1-1 downto 0 );
    d0 : in std_logic_vector( 36-1 downto 0 );
    d1 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_dmux3;
architecture structural of test_low_freq_marion2018_up_dmux3 is 
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net_x3;
  reinterpret1_output_port_net <= sel;
  delay3_q_net <= d0;
  reinterpret_out_output_port_net <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x9 
  port map (
    in1 => mux0_y_net,
    bus_out => reinterpret1_output_port_net_x3
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x9 
  port map (
    bus_in => delay3_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x9 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x9 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  mux0 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x0,
    d0 => reinterpret1_output_port_net_x2,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/sel_replicate0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x113 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x113;
architecture structural of test_low_freq_marion2018_up_bussify_x113 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  relational_op_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => relational_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/sel_replicate0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_replicate0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_replicate0;
architecture structural of test_low_freq_marion2018_up_sel_replicate0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  relational_op_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x113 
  port map (
    in1 => relational_op_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/sel_replicate1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x112 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x112;
architecture structural of test_low_freq_marion2018_up_bussify_x112 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  relational_op_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => relational_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/sel_replicate1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_replicate1 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_replicate1;
architecture structural of test_low_freq_marion2018_up_sel_replicate1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  relational_op_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x112 
  port map (
    in1 => relational_op_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/sel_replicate2/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x111 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x111;
architecture structural of test_low_freq_marion2018_up_bussify_x111 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  relational_op_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => relational_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/sel_replicate2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_replicate2 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_replicate2;
architecture structural of test_low_freq_marion2018_up_sel_replicate2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  relational_op_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x111 
  port map (
    in1 => relational_op_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/sel_replicate3/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x109 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x109;
architecture structural of test_low_freq_marion2018_up_bussify_x109 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  relational_op_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => relational_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum/sel_replicate3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_replicate3 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_replicate3;
architecture structural of test_low_freq_marion2018_up_sel_replicate3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  relational_op_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x109 
  port map (
    in1 => relational_op_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/mirror_spectrum
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mirror_spectrum is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    din0 : in std_logic_vector( 36-1 downto 0 );
    reo_in0 : in std_logic_vector( 36-1 downto 0 );
    din1 : in std_logic_vector( 36-1 downto 0 );
    reo_in1 : in std_logic_vector( 36-1 downto 0 );
    din2 : in std_logic_vector( 36-1 downto 0 );
    reo_in2 : in std_logic_vector( 36-1 downto 0 );
    din3 : in std_logic_vector( 36-1 downto 0 );
    reo_in3 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    dout0 : out std_logic_vector( 36-1 downto 0 );
    dout1 : out std_logic_vector( 36-1 downto 0 );
    dout2 : out std_logic_vector( 36-1 downto 0 );
    dout3 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_mirror_spectrum;
architecture structural of test_low_freq_marion2018_up_mirror_spectrum is 
  signal sync_delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 36-1 downto 0 );
  signal d3_q_net : std_logic_vector( 36-1 downto 0 );
  signal ram_data_out_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal d4_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal d5_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal d6_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret_out_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 36-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 10-1 downto 0 );
  signal counter_op_net : std_logic_vector( 10-1 downto 0 );
  signal sync_delay0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  sync_out <= sync_delay1_q_net;
  dout0 <= reinterpret1_output_port_net_x6;
  dout1 <= reinterpret1_output_port_net_x5;
  dout2 <= reinterpret1_output_port_net_x4;
  dout3 <= reinterpret1_output_port_net_x3;
  mux_y_net <= sync;
  ram_data_out_net <= din0;
  d3_q_net <= reo_in0;
  ram_data_out_net_x0 <= din1;
  d4_q_net <= reo_in1;
  reinterpret_out_output_port_net_x4 <= din2;
  d5_q_net <= reo_in2;
  reinterpret_out_output_port_net_x3 <= din3;
  d6_q_net <= reo_in3;
  clk_net <= clk_1;
  ce_net <= ce_1;
  complex_conj0 : entity work.test_low_freq_marion2018_up_complex_conj0 
  port map (
    z => d3_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    z_x0 => reinterpret_out_output_port_net_x2
  );
  complex_conj1 : entity work.test_low_freq_marion2018_up_complex_conj1 
  port map (
    z => d4_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    z_x0 => reinterpret_out_output_port_net_x1
  );
  complex_conj2 : entity work.test_low_freq_marion2018_up_complex_conj2 
  port map (
    z => d5_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    z_x0 => reinterpret_out_output_port_net_x0
  );
  complex_conj3 : entity work.test_low_freq_marion2018_up_complex_conj3 
  port map (
    z => d6_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    z_x0 => reinterpret_out_output_port_net
  );
  dmux0 : entity work.test_low_freq_marion2018_up_dmux0 
  port map (
    sel => reinterpret1_output_port_net_x2,
    d0 => delay0_q_net,
    d1 => reinterpret_out_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x6
  );
  dmux1 : entity work.test_low_freq_marion2018_up_dmux1 
  port map (
    sel => reinterpret1_output_port_net_x1,
    d0 => delay1_q_net,
    d1 => reinterpret_out_output_port_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x5
  );
  dmux2 : entity work.test_low_freq_marion2018_up_dmux2 
  port map (
    sel => reinterpret1_output_port_net_x0,
    d0 => delay2_q_net,
    d1 => reinterpret_out_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmux3 : entity work.test_low_freq_marion2018_up_dmux3 
  port map (
    sel => reinterpret1_output_port_net,
    d0 => delay3_q_net,
    d1 => reinterpret_out_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  sel_replicate0 : entity work.test_low_freq_marion2018_up_sel_replicate0 
  port map (
    in_x0 => relational_op_net,
    out_x0 => reinterpret1_output_port_net_x2
  );
  sel_replicate1 : entity work.test_low_freq_marion2018_up_sel_replicate1 
  port map (
    in_x0 => relational_op_net,
    out_x0 => reinterpret1_output_port_net_x1
  );
  sel_replicate2 : entity work.test_low_freq_marion2018_up_sel_replicate2 
  port map (
    in_x0 => relational_op_net,
    out_x0 => reinterpret1_output_port_net_x0
  );
  sel_replicate3 : entity work.test_low_freq_marion2018_up_sel_replicate3 
  port map (
    in_x0 => relational_op_net,
    out_x0 => reinterpret1_output_port_net
  );
  constant_x0 : entity work.sysgen_constant_6d3dda57af 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity work.sysgen_counter_ee2e392b29 
  port map (
    clr => '0',
    rst => sync_delay0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay0 : entity work.sysgen_delay_93287ca660 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
  delay1 : entity work.sysgen_delay_93287ca660 
  port map (
    clr => '0',
    d => ram_data_out_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  delay2 : entity work.sysgen_delay_93287ca660 
  port map (
    clr => '0',
    d => reinterpret_out_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay3 : entity work.sysgen_delay_93287ca660 
  port map (
    clr => '0',
    d => reinterpret_out_output_port_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => delay3_q_net
  );
  relational : entity work.sysgen_relational_e4a806acc2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant_op_net,
    op => relational_op_net
  );
  sync_delay0 : entity work.sysgen_delay_cc79cfbe9f 
  port map (
    clr => '0',
    d => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    q => sync_delay0_q_net
  );
  sync_delay1 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => sync_delay0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => sync_delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_even/addr_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_addr_expand_x0 is
  port (
    bus_in : in std_logic_vector( 9-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_addr_expand_x0;
architecture structural of test_low_freq_marion2018_up_addr_expand_x0 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_even/addr_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x108 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x108;
architecture structural of test_low_freq_marion2018_up_bussify_x108 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal mux_y_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  mux_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_even/addr_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_addr_replicate_x0 is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    out_x0 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_addr_replicate_x0;
architecture structural of test_low_freq_marion2018_up_addr_replicate_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal mux_y_net : std_logic_vector( 9-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  mux_y_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x108 
  port map (
    in1 => mux_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_even/buf0/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x9 is
  port (
    bus_in : in std_logic_vector( 9-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x9;
architecture structural of test_low_freq_marion2018_up_debus_addr_x9 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_even/buf0/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x9 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x9;
architecture structural of test_low_freq_marion2018_up_debus_din_x9 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_even/buf0/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x9 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x9;
architecture structural of test_low_freq_marion2018_up_debus_we_x9 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_even/buf0/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x9 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x9;
architecture structural of test_low_freq_marion2018_up_din_bussify_x9 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_even/buf0/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x107 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x107;
architecture structural of test_low_freq_marion2018_up_bussify_x107 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_even/buf0/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x9 is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x9;
architecture structural of test_low_freq_marion2018_up_rep_addr_x9 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x107 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_even/buf0/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x110 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x110;
architecture structural of test_low_freq_marion2018_up_bussify_x110 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_even/buf0/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x9 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x9;
architecture structural of test_low_freq_marion2018_up_rep_we_x9 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  slice1_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x110 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_even/buf0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_buf0_x0 is
  port (
    addr : in std_logic_vector( 9-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_buf0_x0;
architecture structural of test_low_freq_marion2018_up_buf0_x0 is 
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal delay_din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x3;
  reinterpret1_output_port_net <= addr;
  delay_din0_q_net <= din;
  slice1_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x9 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x9 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x9 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_lsb_out1 => slice1_y_net_x0
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x9 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x3
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x9 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x9 
  port map (
    in_x0 => slice1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x0
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 9,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i2",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x1,
    data_in => reinterpret1_output_port_net_x2,
    we => slice1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => delay_din0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_even/sync_delay_en
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sync_delay_en_x0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sync_delay_en_x0;
architecture structural of test_low_freq_marion2018_up_sync_delay_en_x0 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal pre_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal or_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 10-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  pre_sync_delay_q_net <= in_x0;
  or_y_net <= en;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_cc766286b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity work.sysgen_constant_67bd4b40a6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity work.sysgen_constant_6d3dda57af 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i3",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    rst => "0",
    clr => '0',
    load => pre_sync_delay_q_net,
    din => constant2_op_net,
    en => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity work.sysgen_logical_9927ecae55 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => pre_sync_delay_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  logical1 : entity work.sysgen_logical_023700fd78 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => logical_y_net,
    d1 => or_y_net,
    y => logical1_y_net
  );
  mux : entity work.sysgen_mux_868485c831 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => pre_sync_delay_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity work.sysgen_relational_5b06955e6a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_5c2636a843 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_even/we_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_we_expand_x2 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_we_expand_x2;
architecture structural of test_low_freq_marion2018_up_we_expand_x2 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_even/we_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x119 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x119;
architecture structural of test_low_freq_marion2018_up_bussify_x119 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal delay_we2_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  delay_we2_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay_we2_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_even/we_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_we_replicate_x2 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_we_replicate_x2;
architecture structural of test_low_freq_marion2018_up_we_replicate_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal delay_we2_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  delay_we2_q_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x119 
  port map (
    in1 => delay_we2_q_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_even
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_reorder_even is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    din0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    dout0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_reorder_even;
architecture structural of test_low_freq_marion2018_up_reorder_even is 
  signal delay_sel_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_d0_q_net : std_logic_vector( 9-1 downto 0 );
  signal delay_map1_q_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 9-1 downto 0 );
  signal map1_data_net : std_logic_vector( 9-1 downto 0 );
  signal delay_we0_q_net : std_logic_vector( 1-1 downto 0 );
  signal post_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal en_even_op_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 9-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal delay_din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal pre_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal or_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal delay_we2_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 10-1 downto 0 );
begin
  sync_out <= post_sync_delay_q_net;
  dout0 <= reinterpret1_output_port_net_x2;
  delay0_q_net <= sync;
  en_even_op_net <= en;
  reinterpret2_output_port_net <= din0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr_expand : entity work.test_low_freq_marion2018_up_addr_expand_x0 
  port map (
    bus_in => reinterpret1_output_port_net_x1,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  addr_replicate : entity work.test_low_freq_marion2018_up_addr_replicate_x0 
  port map (
    in_x0 => mux_y_net_x0,
    out_x0 => reinterpret1_output_port_net_x1
  );
  buf0 : entity work.test_low_freq_marion2018_up_buf0_x0 
  port map (
    addr => reinterpret1_output_port_net_x0,
    din => delay_din0_q_net,
    we => slice1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x2
  );
  sync_delay_en_x1 : entity work.test_low_freq_marion2018_up_sync_delay_en_x0 
  port map (
    in_x0 => pre_sync_delay_q_net,
    en => or_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  we_expand : entity work.test_low_freq_marion2018_up_we_expand_x2 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => slice1_y_net
  );
  we_replicate : entity work.test_low_freq_marion2018_up_we_replicate_x2 
  port map (
    in_x0 => delay_we2_q_net,
    out_x0 => reinterpret1_output_port_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i2",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    clr => '0',
    rst => delay0_q_net,
    en => en_even_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  mux : entity work.sysgen_mux_89508646f4 
  port map (
    clr => '0',
    sel => delay_sel_q_net,
    d0 => delay_d0_q_net,
    d1 => delay_map1_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 9,
    new_msb => 9,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net_x0
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 10,
    y_width => 9
  )
  port map (
    x => counter_op_net,
    y => slice2_y_net
  );
  delay_d0 : entity work.sysgen_delay_156d5f6987 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_d0_q_net
  );
  delay_din0 : entity work.sysgen_delay_a3c1e8152c 
  port map (
    clr => '0',
    d => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_din0_q_net
  );
  delay_map1 : entity work.sysgen_delay_e30fa4b32b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => map1_data_net,
    q => delay_map1_q_net
  );
  delay_sel : entity work.sysgen_delay_90fa56ee41 
  port map (
    clr => '0',
    d => slice1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_sel_q_net
  );
  delay_we0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => en_even_op_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_we0_q_net
  );
  delay_we2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => en_even_op_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_we2_q_net
  );
  map1 : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 9,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i1",
    latency => 2
  )
  port map (
    en => "1",
    rst => "0",
    addr => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => map1_data_net
  );
  or_x0 : entity work.sysgen_logical_1d8312e2f9 
  port map (
    clr => '0',
    d0 => pre_sync_delay_q_net,
    d1 => delay_we0_q_net,
    clk => clk_net,
    ce => ce_net,
    y => or_y_net
  );
  post_sync_delay : entity work.sysgen_delay_1e1da7950e 
  port map (
    clr => '0',
    d => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    q => post_sync_delay_q_net
  );
  pre_sync_delay : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => delay0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => pre_sync_delay_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_odd/addr_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_addr_expand_x2 is
  port (
    bus_in : in std_logic_vector( 9-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_addr_expand_x2;
architecture structural of test_low_freq_marion2018_up_addr_expand_x2 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_odd/addr_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x118 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x118;
architecture structural of test_low_freq_marion2018_up_bussify_x118 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal mux_y_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  mux_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_odd/addr_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_addr_replicate_x2 is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    out_x0 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_addr_replicate_x2;
architecture structural of test_low_freq_marion2018_up_addr_replicate_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal mux_y_net : std_logic_vector( 9-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  mux_y_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x118 
  port map (
    in1 => mux_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_odd/buf0/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x10 is
  port (
    bus_in : in std_logic_vector( 9-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x10;
architecture structural of test_low_freq_marion2018_up_debus_addr_x10 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_odd/buf0/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x10 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x10;
architecture structural of test_low_freq_marion2018_up_debus_din_x10 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_odd/buf0/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x10 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x10;
architecture structural of test_low_freq_marion2018_up_debus_we_x10 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_odd/buf0/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x10 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x10;
architecture structural of test_low_freq_marion2018_up_din_bussify_x10 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_odd/buf0/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x117 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x117;
architecture structural of test_low_freq_marion2018_up_bussify_x117 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_odd/buf0/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x10 is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x10;
architecture structural of test_low_freq_marion2018_up_rep_addr_x10 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x117 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_odd/buf0/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x116 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x116;
architecture structural of test_low_freq_marion2018_up_bussify_x116 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_odd/buf0/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x10 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x10;
architecture structural of test_low_freq_marion2018_up_rep_we_x10 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  slice1_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x116 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_odd/buf0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_buf0_x2 is
  port (
    addr : in std_logic_vector( 9-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_buf0_x2;
architecture structural of test_low_freq_marion2018_up_buf0_x2 is 
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal delay_din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x3;
  reinterpret1_output_port_net <= addr;
  delay_din0_q_net <= din;
  slice1_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x10 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x10 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x10 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_lsb_out1 => slice1_y_net_x0
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x10 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x3
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x10 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x10 
  port map (
    in_x0 => slice1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x0
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 9,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i2",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x1,
    data_in => reinterpret1_output_port_net_x2,
    we => slice1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => delay_din0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_odd/we_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_we_expand_x1 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_we_expand_x1;
architecture structural of test_low_freq_marion2018_up_we_expand_x1 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_odd/we_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x115 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x115;
architecture structural of test_low_freq_marion2018_up_bussify_x115 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal delay_we2_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  delay_we2_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay_we2_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_odd/we_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_we_replicate_x1 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_we_replicate_x1;
architecture structural of test_low_freq_marion2018_up_we_replicate_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal delay_we2_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  delay_we2_q_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x115 
  port map (
    in1 => delay_we2_q_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_odd
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_reorder_odd is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    din0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_reorder_odd;
architecture structural of test_low_freq_marion2018_up_reorder_odd is 
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal en_odd_op_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 9-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal delay_din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal delay_we2_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 10-1 downto 0 );
  signal delay_sel_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_d0_q_net : std_logic_vector( 9-1 downto 0 );
  signal delay_map1_q_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 9-1 downto 0 );
  signal map1_data_net : std_logic_vector( 9-1 downto 0 );
begin
  dout0 <= reinterpret1_output_port_net_x3;
  delay0_q_net <= sync;
  en_odd_op_net <= en;
  reinterpret1_output_port_net_x0 <= din0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr_expand : entity work.test_low_freq_marion2018_up_addr_expand_x2 
  port map (
    bus_in => reinterpret1_output_port_net_x2,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  addr_replicate : entity work.test_low_freq_marion2018_up_addr_replicate_x2 
  port map (
    in_x0 => mux_y_net_x0,
    out_x0 => reinterpret1_output_port_net_x2
  );
  buf0 : entity work.test_low_freq_marion2018_up_buf0_x2 
  port map (
    addr => reinterpret1_output_port_net_x1,
    din => delay_din0_q_net,
    we => slice1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x3
  );
  we_expand : entity work.test_low_freq_marion2018_up_we_expand_x1 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => slice1_y_net
  );
  we_replicate : entity work.test_low_freq_marion2018_up_we_replicate_x1 
  port map (
    in_x0 => delay_we2_q_net,
    out_x0 => reinterpret1_output_port_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i2",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    clr => '0',
    rst => delay0_q_net,
    en => en_odd_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  mux : entity work.sysgen_mux_89508646f4 
  port map (
    clr => '0',
    sel => delay_sel_q_net,
    d0 => delay_d0_q_net,
    d1 => delay_map1_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 9,
    new_msb => 9,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net_x0
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 10,
    y_width => 9
  )
  port map (
    x => counter_op_net,
    y => slice2_y_net
  );
  delay_d0 : entity work.sysgen_delay_156d5f6987 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_d0_q_net
  );
  delay_din0 : entity work.sysgen_delay_a3c1e8152c 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_din0_q_net
  );
  delay_map1 : entity work.sysgen_delay_e30fa4b32b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => map1_data_net,
    q => delay_map1_q_net
  );
  delay_sel : entity work.sysgen_delay_90fa56ee41 
  port map (
    clr => '0',
    d => slice1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_sel_q_net
  );
  delay_we2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => en_odd_op_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_we2_q_net
  );
  map1 : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 9,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i3",
    latency => 2
  )
  port map (
    en => "1",
    rst => "0",
    addr => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    data => map1_data_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/addr_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_addr_expand_x1 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out4 : out std_logic_vector( 9-1 downto 0 );
    out3 : out std_logic_vector( 9-1 downto 0 );
    out2 : out std_logic_vector( 9-1 downto 0 );
    lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_addr_expand_x1;
architecture structural of test_low_freq_marion2018_up_addr_expand_x1 is 
  signal reinterpret4_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 9-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 9-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 36,
    y_width => 9
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 9,
    new_msb => 17,
    x_width => 36,
    y_width => 9
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 26,
    x_width => 36,
    y_width => 9
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 27,
    new_msb => 35,
    x_width => 36,
    y_width => 9
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/addr_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x114 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    in2 : in std_logic_vector( 9-1 downto 0 );
    in3 : in std_logic_vector( 9-1 downto 0 );
    in4 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x114;
architecture structural of test_low_freq_marion2018_up_bussify_x114 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal din1_0_q_net : std_logic_vector( 9-1 downto 0 );
  signal din1_1_q_net : std_logic_vector( 9-1 downto 0 );
  signal din1_2_q_net : std_logic_vector( 9-1 downto 0 );
  signal din1_3_q_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din1_0_q_net <= in1;
  din1_1_q_net <= in2;
  din1_2_q_net <= in3;
  din1_3_q_net <= in4;
  concatenate : entity work.sysgen_concat_7f75155752 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din1_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din1_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din1_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din1_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/addr_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_addr_replicate_x1 is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_addr_replicate_x1;
architecture structural of test_low_freq_marion2018_up_addr_replicate_x1 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din1_0_q_net : std_logic_vector( 9-1 downto 0 );
  signal din1_1_q_net : std_logic_vector( 9-1 downto 0 );
  signal din1_2_q_net : std_logic_vector( 9-1 downto 0 );
  signal din1_3_q_net : std_logic_vector( 9-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 9-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  mux_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x114 
  port map (
    in1 => din1_0_q_net,
    in2 => din1_1_q_net,
    in3 => din1_2_q_net,
    in4 => din1_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '1',
    d => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '1',
    d => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din1_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '1',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_0_q_net
  );
  din1_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '1',
    d => din0_1_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_1_q_net
  );
  din1_2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '1',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_2_q_net
  );
  din1_3 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '1',
    d => din0_1_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_3_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf0/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x8 is
  port (
    bus_in : in std_logic_vector( 9-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x8;
architecture structural of test_low_freq_marion2018_up_debus_addr_x8 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf0/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x8 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x8;
architecture structural of test_low_freq_marion2018_up_debus_din_x8 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf0/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x7 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x7;
architecture structural of test_low_freq_marion2018_up_debus_we_x7 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf0/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x7 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x7;
architecture structural of test_low_freq_marion2018_up_din_bussify_x7 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf0/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x102 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x102;
architecture structural of test_low_freq_marion2018_up_bussify_x102 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf0/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x7 is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x7;
architecture structural of test_low_freq_marion2018_up_rep_addr_x7 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x102 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf0/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x101 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x101;
architecture structural of test_low_freq_marion2018_up_bussify_x101 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf0/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x7 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x7;
architecture structural of test_low_freq_marion2018_up_rep_we_x7 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  slice4_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x101 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice4_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_buf0_x1 is
  port (
    addr : in std_logic_vector( 9-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_buf0_x1;
architecture structural of test_low_freq_marion2018_up_buf0_x1 is 
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal delay_din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x2;
  reinterpret4_output_port_net <= addr;
  delay_din0_q_net <= din;
  slice4_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x8 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x8 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x7 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => slice1_y_net
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x7 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x2
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x7 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x7 
  port map (
    in_x0 => slice4_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 9,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i2",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x0,
    data_in => reinterpret1_output_port_net_x1,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => delay_din0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf1/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x7 is
  port (
    bus_in : in std_logic_vector( 9-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x7;
architecture structural of test_low_freq_marion2018_up_debus_addr_x7 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf1/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x7 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x7;
architecture structural of test_low_freq_marion2018_up_debus_din_x7 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf1/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x6 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x6;
architecture structural of test_low_freq_marion2018_up_debus_we_x6 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf1/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x6 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x6;
architecture structural of test_low_freq_marion2018_up_din_bussify_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf1/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x97 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x97;
architecture structural of test_low_freq_marion2018_up_bussify_x97 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf1/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x6 is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x6;
architecture structural of test_low_freq_marion2018_up_rep_addr_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x97 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf1/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x100 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x100;
architecture structural of test_low_freq_marion2018_up_bussify_x100 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf1/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x6 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x6;
architecture structural of test_low_freq_marion2018_up_rep_we_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  slice3_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x100 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice3_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_buf1_x0 is
  port (
    addr : in std_logic_vector( 9-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_buf1_x0;
architecture structural of test_low_freq_marion2018_up_buf1_x0 is 
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal delay_din1_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x2;
  reinterpret3_output_port_net <= addr;
  delay_din1_q_net <= din;
  slice3_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x7 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x7 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x6 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => slice1_y_net
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x6 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x2
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x6 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x6 
  port map (
    in_x0 => slice3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 9,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i2",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x0,
    data_in => reinterpret1_output_port_net_x1,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => delay_din1_q_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf2/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x6 is
  port (
    bus_in : in std_logic_vector( 9-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x6;
architecture structural of test_low_freq_marion2018_up_debus_addr_x6 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf2/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x5 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x5;
architecture structural of test_low_freq_marion2018_up_debus_din_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf2/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x5 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x5;
architecture structural of test_low_freq_marion2018_up_debus_we_x5 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf2/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x5 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x5;
architecture structural of test_low_freq_marion2018_up_din_bussify_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf2/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x99 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x99;
architecture structural of test_low_freq_marion2018_up_bussify_x99 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf2/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x5 is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x5;
architecture structural of test_low_freq_marion2018_up_rep_addr_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x99 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf2/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x98 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x98;
architecture structural of test_low_freq_marion2018_up_bussify_x98 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf2/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x5 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x5;
architecture structural of test_low_freq_marion2018_up_rep_we_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  slice2_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x98 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_buf2 is
  port (
    addr : in std_logic_vector( 9-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_buf2;
architecture structural of test_low_freq_marion2018_up_buf2 is 
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal delay_din2_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x2;
  reinterpret2_output_port_net <= addr;
  delay_din2_q_net <= din;
  slice2_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x6 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x5 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x5 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => slice1_y_net
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x5 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x2
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x5 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x5 
  port map (
    in_x0 => slice2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 9,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i2",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x0,
    data_in => reinterpret1_output_port_net_x1,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => delay_din2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf3/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x5 is
  port (
    bus_in : in std_logic_vector( 9-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x5;
architecture structural of test_low_freq_marion2018_up_debus_addr_x5 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf3/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x6 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x6;
architecture structural of test_low_freq_marion2018_up_debus_din_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf3/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x8 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x8;
architecture structural of test_low_freq_marion2018_up_debus_we_x8 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf3/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x8 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x8;
architecture structural of test_low_freq_marion2018_up_din_bussify_x8 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf3/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x106 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x106;
architecture structural of test_low_freq_marion2018_up_bussify_x106 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf3/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x8 is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x8;
architecture structural of test_low_freq_marion2018_up_rep_addr_x8 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x106 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf3/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x105 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x105;
architecture structural of test_low_freq_marion2018_up_bussify_x105 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf3/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x8 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x8;
architecture structural of test_low_freq_marion2018_up_rep_we_x8 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  slice1_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x105 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/buf3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_buf3 is
  port (
    addr : in std_logic_vector( 9-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_buf3;
architecture structural of test_low_freq_marion2018_up_buf3 is 
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal delay_din3_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x3;
  reinterpret1_output_port_net <= addr;
  delay_din3_q_net <= din;
  slice1_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x5 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x6 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x8 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_lsb_out1 => slice1_y_net_x0
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x8 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x3
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x8 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x8 
  port map (
    in_x0 => slice1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x0
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 9,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i2",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x1,
    data_in => reinterpret1_output_port_net_x2,
    we => slice1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => delay_din3_q_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/we_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_we_expand_x0 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_we_expand_x0;
architecture structural of test_low_freq_marion2018_up_we_expand_x0 is 
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_out4 <= slice4_y_net;
  out3 <= slice3_y_net;
  out2 <= slice2_y_net;
  lsb_out1 <= slice1_y_net;
  concatenate_y_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/we_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x104 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x104;
architecture structural of test_low_freq_marion2018_up_bussify_x104 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din1_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din1_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din1_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din1_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din1_0_q_net <= in1;
  din1_1_q_net <= in2;
  din1_2_q_net <= in3;
  din1_3_q_net <= in4;
  concatenate : entity work.sysgen_concat_08a2cc5c64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din1_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din1_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din1_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din1_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out/we_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_we_replicate_x0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_we_replicate_x0;
architecture structural of test_low_freq_marion2018_up_we_replicate_x0 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal delay_we2_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din1_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din1_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din1_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din1_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  delay_we2_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x104 
  port map (
    in1 => din1_0_q_net,
    in2 => din1_1_q_net,
    in3 => din1_2_q_net,
    in4 => din1_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => delay_we2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => delay_we2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din1_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_0_q_net
  );
  din1_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => din0_1_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_1_q_net
  );
  din1_2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_2_q_net
  );
  din1_3 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => din0_1_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_3_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/reorder_out
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_reorder_out is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    din0 : in std_logic_vector( 36-1 downto 0 );
    din1 : in std_logic_vector( 36-1 downto 0 );
    din2 : in std_logic_vector( 36-1 downto 0 );
    din3 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout0 : out std_logic_vector( 36-1 downto 0 );
    dout1 : out std_logic_vector( 36-1 downto 0 );
    dout2 : out std_logic_vector( 36-1 downto 0 );
    dout3 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_reorder_out;
architecture structural of test_low_freq_marion2018_up_reorder_out is 
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal en_out_op_net : std_logic_vector( 1-1 downto 0 );
  signal ram_data_out_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 9-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 9-1 downto 0 );
  signal delay_din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay_din1_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay_din2_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay_din3_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal delay_we2_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 10-1 downto 0 );
  signal delay_sel_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_d0_q_net : std_logic_vector( 9-1 downto 0 );
  signal delay_map1_q_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal map1_data_net : std_logic_vector( 9-1 downto 0 );
begin
  dout0 <= reinterpret1_output_port_net_x2;
  dout1 <= reinterpret1_output_port_net_x1;
  dout2 <= reinterpret1_output_port_net_x0;
  dout3 <= reinterpret1_output_port_net;
  mux_y_net_x0 <= sync;
  en_out_op_net <= en;
  ram_data_out_net_x0 <= din0;
  ram_data_out_net <= din1;
  reinterpret_out_output_port_net_x0 <= din2;
  reinterpret_out_output_port_net <= din3;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr_expand : entity work.test_low_freq_marion2018_up_addr_expand_x1 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x3
  );
  addr_replicate : entity work.test_low_freq_marion2018_up_addr_replicate_x1 
  port map (
    in_x0 => mux_y_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  buf0 : entity work.test_low_freq_marion2018_up_buf0_x1 
  port map (
    addr => reinterpret4_output_port_net,
    din => delay_din0_q_net,
    we => slice4_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x2
  );
  buf1 : entity work.test_low_freq_marion2018_up_buf1_x0 
  port map (
    addr => reinterpret3_output_port_net,
    din => delay_din1_q_net,
    we => slice3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  buf2 : entity work.test_low_freq_marion2018_up_buf2 
  port map (
    addr => reinterpret2_output_port_net,
    din => delay_din2_q_net,
    we => slice2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  buf3 : entity work.test_low_freq_marion2018_up_buf3 
  port map (
    addr => reinterpret1_output_port_net_x3,
    din => delay_din3_q_net,
    we => slice1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net
  );
  we_expand : entity work.test_low_freq_marion2018_up_we_expand_x0 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => slice4_y_net,
    out3 => slice3_y_net,
    out2 => slice2_y_net,
    lsb_out1 => slice1_y_net
  );
  we_replicate : entity work.test_low_freq_marion2018_up_we_replicate_x0 
  port map (
    in_x0 => delay_we2_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i2",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    clr => '0',
    rst => mux_y_net_x0,
    en => en_out_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  mux : entity work.sysgen_mux_89508646f4 
  port map (
    clr => '0',
    sel => delay_sel_q_net,
    d0 => delay_d0_q_net,
    d1 => delay_map1_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net_x1
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 9,
    new_msb => 9,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net_x0
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 10,
    y_width => 9
  )
  port map (
    x => counter_op_net,
    y => slice2_y_net_x0
  );
  delay_d0 : entity work.sysgen_delay_156d5f6987 
  port map (
    clr => '0',
    d => slice2_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_d0_q_net
  );
  delay_din0 : entity work.sysgen_delay_41ea712985 
  port map (
    clr => '0',
    d => ram_data_out_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_din0_q_net
  );
  delay_din1 : entity work.sysgen_delay_41ea712985 
  port map (
    clr => '0',
    d => ram_data_out_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_din1_q_net
  );
  delay_din2 : entity work.sysgen_delay_41ea712985 
  port map (
    clr => '0',
    d => reinterpret_out_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_din2_q_net
  );
  delay_din3 : entity work.sysgen_delay_41ea712985 
  port map (
    clr => '0',
    d => reinterpret_out_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_din3_q_net
  );
  delay_map1 : entity work.sysgen_delay_e30fa4b32b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => map1_data_net,
    q => delay_map1_q_net
  );
  delay_sel : entity work.sysgen_delay_90fa56ee41 
  port map (
    clr => '0',
    d => slice1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_sel_q_net
  );
  delay_we2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => en_out_op_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_we2_q_net
  );
  map1 : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 9,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i4",
    latency => 2
  )
  port map (
    en => "1",
    rst => "0",
    addr => slice2_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => map1_data_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sync_delay_x3 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sync_delay_x3;
architecture structural of test_low_freq_marion2018_up_sync_delay_x3 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal d2_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 10-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  d2_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_cc766286b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity work.sysgen_constant_67bd4b40a6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity work.sysgen_constant_6d3dda57af 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i3",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    rst => "0",
    clr => '0',
    load => d2_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity work.sysgen_logical_9927ecae55 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => d2_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity work.sysgen_mux_868485c831 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => d2_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity work.sysgen_relational_5b06955e6a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_5c2636a843 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/bi_real_unscr_4x
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bi_real_unscr_4x is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    even : in std_logic_vector( 36-1 downto 0 );
    odd : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    pol1_out : out std_logic_vector( 36-1 downto 0 );
    pol2_out : out std_logic_vector( 36-1 downto 0 );
    pol3_out : out std_logic_vector( 36-1 downto 0 );
    pol4_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bi_real_unscr_4x;
architecture structural of test_low_freq_marion2018_up_bi_real_unscr_4x is 
  signal sync_delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x9 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x8 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x7 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal ram_data_out_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal d3_q_net : std_logic_vector( 36-1 downto 0 );
  signal d4_q_net : std_logic_vector( 36-1 downto 0 );
  signal d5_q_net : std_logic_vector( 36-1 downto 0 );
  signal d6_q_net : std_logic_vector( 36-1 downto 0 );
  signal post_sync_delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal en_even_op_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal en_odd_op_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal en_out_op_net : std_logic_vector( 1-1 downto 0 );
  signal d2_q_net : std_logic_vector( 1-1 downto 0 );
  signal c0_op_net : std_logic_vector( 10-1 downto 0 );
  signal c1_op_net : std_logic_vector( 10-1 downto 0 );
  signal count_op_net : std_logic_vector( 10-1 downto 0 );
  signal d0_q_net : std_logic_vector( 36-1 downto 0 );
  signal r0_op_net : std_logic_vector( 1-1 downto 0 );
  signal r1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  sync_out <= sync_delay1_q_net;
  pol1_out <= reinterpret1_output_port_net_x9;
  pol2_out <= reinterpret1_output_port_net_x8;
  pol3_out <= reinterpret1_output_port_net_x7;
  pol4_out <= reinterpret1_output_port_net_x6;
  delay0_q_net <= sync;
  reinterpret2_output_port_net <= even;
  reinterpret1_output_port_net_x5 <= odd;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay0 : entity work.test_low_freq_marion2018_up_delay0_x4 
  port map (
    din => reinterpret_out_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net_x0
  );
  delay1 : entity work.test_low_freq_marion2018_up_delay1_x4 
  port map (
    din => reinterpret_out_output_port_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net
  );
  hilbert0 : entity work.test_low_freq_marion2018_up_hilbert0 
  port map (
    a => mux0_y_net,
    b => mux1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    even => reinterpret_out_output_port_net_x2,
    odd => reinterpret_out_output_port_net_x1
  );
  hilbert1 : entity work.test_low_freq_marion2018_up_hilbert1 
  port map (
    a => mux2_y_net,
    b => mux3_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    even => reinterpret_out_output_port_net_x0,
    odd => reinterpret_out_output_port_net
  );
  mirror_spectrum : entity work.test_low_freq_marion2018_up_mirror_spectrum 
  port map (
    sync => mux_y_net,
    din0 => ram_data_out_net_x0,
    reo_in0 => d3_q_net,
    din1 => ram_data_out_net,
    reo_in1 => d4_q_net,
    din2 => reinterpret_out_output_port_net_x0,
    reo_in2 => d5_q_net,
    din3 => reinterpret_out_output_port_net,
    reo_in3 => d6_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => sync_delay1_q_net,
    dout0 => reinterpret1_output_port_net_x9,
    dout1 => reinterpret1_output_port_net_x8,
    dout2 => reinterpret1_output_port_net_x7,
    dout3 => reinterpret1_output_port_net_x6
  );
  reorder_even : entity work.test_low_freq_marion2018_up_reorder_even 
  port map (
    sync => delay0_q_net,
    en => en_even_op_net,
    din0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => post_sync_delay_q_net_x0,
    dout0 => reinterpret1_output_port_net_x2
  );
  reorder_odd : entity work.test_low_freq_marion2018_up_reorder_odd 
  port map (
    sync => delay0_q_net,
    en => en_odd_op_net,
    din0 => reinterpret1_output_port_net_x5,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout0 => reinterpret1_output_port_net_x1
  );
  reorder_out : entity work.test_low_freq_marion2018_up_reorder_out 
  port map (
    sync => mux_y_net,
    en => en_out_op_net,
    din0 => ram_data_out_net_x0,
    din1 => ram_data_out_net,
    din2 => reinterpret_out_output_port_net_x0,
    din3 => reinterpret_out_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout0 => reinterpret1_output_port_net_x0,
    dout1 => reinterpret1_output_port_net,
    dout2 => reinterpret1_output_port_net_x3,
    dout3 => reinterpret1_output_port_net_x4
  );
  sync_delay_x3 : entity work.test_low_freq_marion2018_up_sync_delay_x3 
  port map (
    in_x0 => d2_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  c0 : entity work.sysgen_constant_6d3dda57af 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => c0_op_net
  );
  c1 : entity work.sysgen_constant_67bd4b40a6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => c1_op_net
  );
  count : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i2",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    en => "1",
    clr => '0',
    rst => post_sync_delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => count_op_net
  );
  d0 : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => d0_q_net
  );
  d2 : entity work.sysgen_delay_1e1da7950e 
  port map (
    clr => '0',
    d => post_sync_delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => d2_q_net
  );
  d3 : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => d3_q_net
  );
  d4 : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => d4_q_net
  );
  d5 : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x3,
    clk => clk_net,
    ce => ce_net,
    q => d5_q_net
  );
  d6 : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    q => d6_q_net
  );
  en_even : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => en_even_op_net
  );
  en_odd : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => en_odd_op_net
  );
  en_out : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => en_out_op_net
  );
  mux0 : entity work.sysgen_mux_baa91c65d6 
  port map (
    clr => '0',
    sel => r0_op_net,
    d0 => reinterpret1_output_port_net_x2,
    d1 => d0_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_baa91c65d6 
  port map (
    clr => '0',
    sel => r1_op_net,
    d0 => d0_q_net,
    d1 => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity work.sysgen_mux_baa91c65d6 
  port map (
    clr => '0',
    sel => r1_op_net,
    d0 => reinterpret1_output_port_net_x2,
    d1 => d0_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity work.sysgen_mux_baa91c65d6 
  port map (
    clr => '0',
    sel => r0_op_net,
    d0 => d0_q_net,
    d1 => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
  r0 : entity work.sysgen_relational_5b06955e6a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => c0_op_net,
    b => count_op_net,
    op => r0_op_net
  );
  r1 : entity work.sysgen_relational_5b06955e6a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => count_op_net,
    b => c1_op_net,
    op => r1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x19 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x19;
architecture structural of test_low_freq_marion2018_up_a_debus_x19 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x19 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x19;
architecture structural of test_low_freq_marion2018_up_b_debus_x19 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmux0_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => dmux0_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => dmux0_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x12 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x12;
architecture structural of test_low_freq_marion2018_up_op_bussify_x12 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_7d770ef74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_add_x5 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_add_x5;
architecture structural of test_low_freq_marion2018_up_bus_add_x5 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= concatenate_y_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x19 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x19 
  port map (
    bus_in => dmux0_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x12 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net
  );
  addsub1 : entity work.sysgen_addsub_5fcd14fbae 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_5fcd14fbae 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x103 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    in3 : in std_logic_vector( 18-1 downto 0 );
    in4 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x103;
architecture structural of test_low_freq_marion2018_up_bussify_x103 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_148e539863 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv1/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x32 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x32;
architecture structural of test_low_freq_marion2018_up_convert_x32 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i3",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x19 is
  port (
    din : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x19;
architecture structural of test_low_freq_marion2018_up_conv1_x19 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x32 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x31 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x31;
architecture structural of test_low_freq_marion2018_up_convert_x31 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i3",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x20 is
  port (
    din : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x20;
architecture structural of test_low_freq_marion2018_up_conv2_x20 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x31 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv3/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x38 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x38;
architecture structural of test_low_freq_marion2018_up_convert_x38 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i3",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x14 is
  port (
    din : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x14;
architecture structural of test_low_freq_marion2018_up_conv3_x14 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x38 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv4/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x37 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x37;
architecture structural of test_low_freq_marion2018_up_convert_x37 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i3",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x17 is
  port (
    din : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x17;
architecture structural of test_low_freq_marion2018_up_conv4_x17 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x37 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x41 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x41;
architecture structural of test_low_freq_marion2018_up_debus_x41 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x13 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x13;
architecture structural of test_low_freq_marion2018_up_bus_convert_x13 is 
  signal concatenate_y_net_x1 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x103 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    in3 => adder_s_net_x1,
    in4 => adder_s_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x19 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x20 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x0
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x14 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x1
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x17 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x2
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x41 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x14 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x14;
architecture structural of test_low_freq_marion2018_up_bus_expand_x14 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x129 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x129;
architecture structural of test_low_freq_marion2018_up_bussify_x129 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity work.sysgen_concat_295e1f31f3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x40 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x40;
architecture structural of test_low_freq_marion2018_up_debus_x40 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm0_x7 is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm0_x7;
architecture structural of test_low_freq_marion2018_up_bus_norm0_x7 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x129 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x40 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 19,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 20,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 19,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 20,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 19,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 20,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 19,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 20,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x128 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x128;
architecture structural of test_low_freq_marion2018_up_bussify_x128 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 20-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal adder_s_net : std_logic_vector( 20-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_295e1f31f3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_norm1/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x22 is
  port (
    in_x0 : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x22;
architecture structural of test_low_freq_marion2018_up_conv1_x22 is 
  signal adder_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_ef36db832c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 20,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 21,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i4",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 20
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 19,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_norm1/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x23 is
  port (
    in_x0 : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x23;
architecture structural of test_low_freq_marion2018_up_conv2_x23 is 
  signal adder_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_ef36db832c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 20,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 21,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i4",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 20
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 19,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_norm1/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x17 is
  port (
    in_x0 : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x17;
architecture structural of test_low_freq_marion2018_up_conv3_x17 is 
  signal adder_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_ef36db832c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 20,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 21,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i4",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 20
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 19,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_norm1/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x16 is
  port (
    in_x0 : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x16;
architecture structural of test_low_freq_marion2018_up_conv4_x16 is 
  signal adder_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_ef36db832c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 20,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 21,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i4",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 20
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 19,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x39 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x39;
architecture structural of test_low_freq_marion2018_up_debus_x39 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm1_x7 is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm1_x7;
architecture structural of test_low_freq_marion2018_up_bus_norm1_x7 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net_x2 : std_logic_vector( 20-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 20-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal adder_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x128 
  port map (
    in1 => adder_s_net_x2,
    in2 => adder_s_net_x1,
    in3 => adder_s_net_x0,
    in4 => adder_s_net,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x22 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x2
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x23 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x1
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x17 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x16 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x39 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x127 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    in3 : in std_logic_vector( 19-1 downto 0 );
    in4 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x127;
architecture structural of test_low_freq_marion2018_up_bussify_x127 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity work.sysgen_concat_0b03e16437 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x38 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x38;
architecture structural of test_low_freq_marion2018_up_debus_x38 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_scale_x7 is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    dout : out std_logic_vector( 76-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_scale_x7;
architecture structural of test_low_freq_marion2018_up_bus_scale_x7 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x127 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x38 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity work.sysgen_scale_bcf26c99d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity work.sysgen_scale_bcf26c99d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity work.sysgen_scale_bcf26c99d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity work.sysgen_scale_bcf26c99d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x22 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x22;
architecture structural of test_low_freq_marion2018_up_a_debus_x22 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x22 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x22;
architecture structural of test_low_freq_marion2018_up_b_debus_x22 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmux0_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => dmux0_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => dmux0_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x15 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x15;
architecture structural of test_low_freq_marion2018_up_op_bussify_x15 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_7d770ef74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_sub_x7 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_sub_x7;
architecture structural of test_low_freq_marion2018_up_bus_sub_x7 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= concatenate_y_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x22 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x22 
  port map (
    bus_in => dmux0_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x15 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net
  );
  addsub1 : entity work.sysgen_addsub_1cde2b2ef6 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_1cde2b2ef6 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x11 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x11;
architecture structural of test_low_freq_marion2018_up_d_bussify_x11 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 20-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 20-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 20-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity work.sysgen_concat_295e1f31f3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x11 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x11;
architecture structural of test_low_freq_marion2018_up_expand0_x11 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x12 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x12;
architecture structural of test_low_freq_marion2018_up_expand1_x12 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x12 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x12;
architecture structural of test_low_freq_marion2018_up_sel_expand_x12 is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/mux
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mux_x7 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 80-1 downto 0 );
    d1 : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_mux_x7;
architecture structural of test_low_freq_marion2018_up_mux_x7 is 
  signal concatenate_y_net_x2 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 20-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 20-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 20-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x11 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x11 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x12 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x12 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity work.sysgen_mux_b5d3cde1b1 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_b5d3cde1b1 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity work.sysgen_mux_b5d3cde1b1 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity work.sysgen_mux_b5d3cde1b1 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x132 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x132;
architecture structural of test_low_freq_marion2018_up_bussify_x132 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity work.sysgen_concat_08a2cc5c64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_shift_replicate_x7 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_shift_replicate_x7;
architecture structural of test_low_freq_marion2018_up_shift_replicate_x7 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x132 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_butterfly_direct_x2 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw_x0 : out std_logic_vector( 36-1 downto 0 );
    a_bw : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_butterfly_direct_x2;
architecture structural of test_low_freq_marion2018_up_butterfly_direct_x2 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net_x1 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 80-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
begin
  a_bw_x0 <= reinterpret2_output_port_net;
  a_bw <= reinterpret1_output_port_net_x0;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity work.test_low_freq_marion2018_up_bus_add_x5 
  port map (
    a => reinterpret1_output_port_net,
    b => dmux0_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x1
  );
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x13 
  port map (
    din => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x2
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x14 
  port map (
    bus_in => concatenate_y_net_x2,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_norm0 : entity work.test_low_freq_marion2018_up_bus_norm0_x7 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x4
  );
  bus_norm1 : entity work.test_low_freq_marion2018_up_bus_norm1_x7 
  port map (
    din => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  bus_scale : entity work.test_low_freq_marion2018_up_bus_scale_x7 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x6
  );
  bus_sub : entity work.test_low_freq_marion2018_up_bus_sub_x7 
  port map (
    a => reinterpret1_output_port_net,
    b => dmux0_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x7
  );
  mux : entity work.test_low_freq_marion2018_up_mux_x7 
  port map (
    sel => concatenate_y_net,
    d0 => concatenate_y_net_x4,
    d1 => concatenate_y_net_x5,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  shift_replicate : entity work.test_low_freq_marion2018_up_shift_replicate_x7 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  concat : entity work.sysgen_concat_cd126b6a17 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net_x1,
    in1 => concatenate_y_net_x7,
    y => concat_y_net
  );
  delay0 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/delay0/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x11 is
  port (
    bus_in : in std_logic_vector( 9-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x11;
architecture structural of test_low_freq_marion2018_up_debus_addr_x11 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/delay0/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x12 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x12;
architecture structural of test_low_freq_marion2018_up_debus_din_x12 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/delay0/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x12 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x12;
architecture structural of test_low_freq_marion2018_up_debus_we_x12 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/delay0/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x12 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x12;
architecture structural of test_low_freq_marion2018_up_din_bussify_x12 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/delay0/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x131 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x131;
architecture structural of test_low_freq_marion2018_up_bussify_x131 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/delay0/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x12 is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x12;
architecture structural of test_low_freq_marion2018_up_rep_addr_x12 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  addr0_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x131 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '1',
    d => addr0_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/delay0/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x130 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x130;
architecture structural of test_low_freq_marion2018_up_bussify_x130 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/delay0/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x12 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x12;
architecture structural of test_low_freq_marion2018_up_rep_we_x12 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  we0_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x130 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => we0_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay0_x3 is
  port (
    addr : in std_logic_vector( 9-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay0_x3;
architecture structural of test_low_freq_marion2018_up_delay0_x3 is 
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x3;
  addr0_op_net <= addr;
  reinterpret1_output_port_net <= din;
  we0_op_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x11 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x12 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x12 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_lsb_out1 => slice1_y_net
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x12 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x3
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x12 
  port map (
    in_x0 => addr0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x12 
  port map (
    in_x0 => we0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x0
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 9,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i2",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x1,
    data_in => reinterpret1_output_port_net_x2,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/delay1/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x12 is
  port (
    bus_in : in std_logic_vector( 9-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x12;
architecture structural of test_low_freq_marion2018_up_debus_addr_x12 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 9-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/delay1/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x11 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x11;
architecture structural of test_low_freq_marion2018_up_debus_din_x11 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/delay1/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x11 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x11;
architecture structural of test_low_freq_marion2018_up_debus_we_x11 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/delay1/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x11 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x11;
architecture structural of test_low_freq_marion2018_up_din_bussify_x11 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/delay1/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x125 is
  port (
    in1 : in std_logic_vector( 9-1 downto 0 );
    bus_out : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x125;
architecture structural of test_low_freq_marion2018_up_bussify_x125 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_b1c61a5110 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/delay1/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x11 is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x11;
architecture structural of test_low_freq_marion2018_up_rep_addr_x11 is 
  signal reinterpret1_output_port_net : std_logic_vector( 9-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 9-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  addr1_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x125 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '1',
    d => addr1_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/delay1/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x123 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x123;
architecture structural of test_low_freq_marion2018_up_bussify_x123 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/delay1/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x11 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x11;
architecture structural of test_low_freq_marion2018_up_rep_we_x11 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  we1_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x123 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => we1_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay1_x3 is
  port (
    addr : in std_logic_vector( 9-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay1_x3;
architecture structural of test_low_freq_marion2018_up_delay1_x3 is 
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 9-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 9-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x2;
  addr1_op_net <= addr;
  mux1_y_net <= din;
  we1_op_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x12 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x11 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x11 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => slice1_y_net
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x11 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x2
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x11 
  port map (
    in_x0 => addr1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x11 
  port map (
    in_x0 => we1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 9,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i2",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x0,
    data_in => reinterpret1_output_port_net_x1,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => mux1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sync_delay_x4 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sync_delay_x4;
architecture structural of test_low_freq_marion2018_up_sync_delay_x4 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 10-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 10-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_cc766286b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity work.sysgen_constant_67bd4b40a6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity work.sysgen_constant_6d3dda57af 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i3",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity work.sysgen_logical_9927ecae55 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity work.sysgen_mux_868485c831 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity work.sysgen_relational_5b06955e6a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_5c2636a843 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_fft_stage_1 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 36-1 downto 0 );
    out2 : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_fft_stage_1;
architecture structural of test_low_freq_marion2018_up_fft_stage_1 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 9-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 9-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 10-1 downto 0 );
  signal dsync2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din1_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net;
  out2 <= reinterpret1_output_port_net_x4;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= in1;
  reinterpret1_output_port_net_x0 <= in2;
  register0_q_net <= sync;
  reint1_output_port_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity work.test_low_freq_marion2018_up_butterfly_direct_x2 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw_x0 => reinterpret2_output_port_net,
    a_bw => reinterpret1_output_port_net_x4,
    sync_out => delay0_q_net
  );
  delay0 : entity work.test_low_freq_marion2018_up_delay0_x3 
  port map (
    addr => addr0_op_net,
    din => reinterpret1_output_port_net_x0,
    we => we0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x2
  );
  delay1 : entity work.test_low_freq_marion2018_up_delay1_x3 
  port map (
    addr => addr1_op_net,
    din => mux1_y_net,
    we => we1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  sync_delay_x3 : entity work.test_low_freq_marion2018_up_sync_delay_x4 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  addr0 : entity work.sysgen_counter_aaf8a4f5ed 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => addr0_op_net
  );
  addr1 : entity work.sysgen_counter_aaf8a4f5ed 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => addr1_op_net
  );
  counter : entity work.sysgen_counter_ee2e392b29 
  port map (
    clr => '0',
    rst => dsync2_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  din0 : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_q_net
  );
  din1 : entity work.sysgen_delay_3cd33ae1e0 
  port map (
    clr => '0',
    d => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_q_net
  );
  dmux0 : entity work.sysgen_delay_642c988f1f 
  port map (
    clr => '0',
    d => mux0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => dmux0_q_net
  );
  dsync0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => register0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync0_q_net
  );
  dsync1 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => dsync2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  dsync2 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync2_q_net
  );
  mux0 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x2,
    d1 => din1_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din1_q_net,
    d1 => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  slice0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 32,
    y_width => 1
  )
  port map (
    x => reint1_output_port_net,
    y => slice0_y_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 9,
    new_msb => 9,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
  we0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => we0_op_net
  );
  we1 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => we1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x20 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x20;
architecture structural of test_low_freq_marion2018_up_a_debus_x20 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x20 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x20;
architecture structural of test_low_freq_marion2018_up_b_debus_x20 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x13 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x13;
architecture structural of test_low_freq_marion2018_up_op_bussify_x13 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_add_x6 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_add_x6;
architecture structural of test_low_freq_marion2018_up_bus_add_x6 is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x20 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x20 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x13 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x122 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    in3 : in std_logic_vector( 18-1 downto 0 );
    in4 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x122;
architecture structural of test_low_freq_marion2018_up_bussify_x122 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_148e539863 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_convert/conv1/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x36 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x36;
architecture structural of test_low_freq_marion2018_up_convert_x36 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x21 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x21;
architecture structural of test_low_freq_marion2018_up_conv1_x21 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x36 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_convert/conv2/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x35 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x35;
architecture structural of test_low_freq_marion2018_up_convert_x35 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x21 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x21;
architecture structural of test_low_freq_marion2018_up_conv2_x21 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x35 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_convert/conv3/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x34 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x34;
architecture structural of test_low_freq_marion2018_up_convert_x34 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x15 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x15;
architecture structural of test_low_freq_marion2018_up_conv3_x15 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x34 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_convert/conv4/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x33 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x33;
architecture structural of test_low_freq_marion2018_up_convert_x33 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x14 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x14;
architecture structural of test_low_freq_marion2018_up_conv4_x14 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x33 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x35 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x35;
architecture structural of test_low_freq_marion2018_up_debus_x35 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x14 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x14;
architecture structural of test_low_freq_marion2018_up_bus_convert_x14 is 
  signal concatenate_y_net_x1 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x122 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    in3 => adder_s_net_x1,
    in4 => adder_s_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x21 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x21 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x0
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x15 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x1
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x14 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x2
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x35 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x13 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x13;
architecture structural of test_low_freq_marion2018_up_bus_expand_x13 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x121 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x121;
architecture structural of test_low_freq_marion2018_up_bussify_x121 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x34 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x34;
architecture structural of test_low_freq_marion2018_up_debus_x34 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm0_x6 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm0_x6;
architecture structural of test_low_freq_marion2018_up_bus_norm0_x6 is 
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x121 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x34 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x120 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x120;
architecture structural of test_low_freq_marion2018_up_bussify_x120 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_norm1/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x20 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x20;
architecture structural of test_low_freq_marion2018_up_conv1_x20 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_norm1/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x22 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x22;
architecture structural of test_low_freq_marion2018_up_conv2_x22 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_norm1/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x16 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x16;
architecture structural of test_low_freq_marion2018_up_conv3_x16 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_norm1/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x15 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x15;
architecture structural of test_low_freq_marion2018_up_conv4_x15 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x37 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x37;
architecture structural of test_low_freq_marion2018_up_debus_x37 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm1_x6 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm1_x6;
architecture structural of test_low_freq_marion2018_up_bus_norm1_x6 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x120 
  port map (
    in1 => adder_s_net_x2,
    in2 => adder_s_net_x1,
    in3 => adder_s_net_x0,
    in4 => adder_s_net,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x20 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x2
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x22 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x1
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x16 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x15 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x37 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x126 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x126;
architecture structural of test_low_freq_marion2018_up_bussify_x126 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity work.sysgen_concat_295e1f31f3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x36 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x36;
architecture structural of test_low_freq_marion2018_up_debus_x36 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_scale_x6 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    dout : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_scale_x6;
architecture structural of test_low_freq_marion2018_up_bus_scale_x6 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x126 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x36 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x21 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x21;
architecture structural of test_low_freq_marion2018_up_a_debus_x21 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x21 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x21;
architecture structural of test_low_freq_marion2018_up_b_debus_x21 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x14 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x14;
architecture structural of test_low_freq_marion2018_up_op_bussify_x14 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_sub_x6 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_sub_x6;
architecture structural of test_low_freq_marion2018_up_bus_sub_x6 is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x21 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x21 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x14 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x10 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x10;
architecture structural of test_low_freq_marion2018_up_d_bussify_x10 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x10 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x10;
architecture structural of test_low_freq_marion2018_up_expand0_x10 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x10 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x10;
architecture structural of test_low_freq_marion2018_up_expand1_x10 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x11 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x11;
architecture structural of test_low_freq_marion2018_up_sel_expand_x11 is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/mux
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mux_x6 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 84-1 downto 0 );
    d1 : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_mux_x6;
architecture structural of test_low_freq_marion2018_up_mux_x6 is 
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x10 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x10 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x10 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x11 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x124 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x124;
architecture structural of test_low_freq_marion2018_up_bussify_x124 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity work.sysgen_concat_08a2cc5c64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_shift_replicate_x6 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_shift_replicate_x6;
architecture structural of test_low_freq_marion2018_up_shift_replicate_x6 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x124 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x183 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x183;
architecture structural of test_low_freq_marion2018_up_bussify_x183 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x0 <= in1;
  adder_s_net <= in2;
  concatenate : entity work.sysgen_concat_7d770ef74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x33 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x33;
architecture structural of test_low_freq_marion2018_up_conv1_x33 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x33 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x33;
architecture structural of test_low_freq_marion2018_up_conv2_x33 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x65 is
  port (
    bus_in : in std_logic_vector( 74-1 downto 0 );
    msb_out2 : out std_logic_vector( 37-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x65;
architecture structural of test_low_freq_marion2018_up_debus_x65 is 
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 37-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 73,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x17 is
  port (
    din : in std_logic_vector( 74-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x17;
architecture structural of test_low_freq_marion2018_up_bus_convert_x17 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net;
  reinterpret1_output_port_net_x0 <= din;
  dmisc_q_net_x0 <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x183 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x33 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x33 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x65 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  dmisc : entity work.sysgen_delay_bfa7a413dc 
  port map (
    clr => '0',
    d => dmisc_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_create_x13 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_create_x13;
architecture structural of test_low_freq_marion2018_up_bus_create_x13 is 
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  dmux0_q_net <= in1;
  mux_y_net <= in2;
  reinterpret1_output_port_net <= in3;
  concatenate : entity work.sysgen_concat_58b333c99d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => dmux0_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x27 is
  port (
    bus_in : in std_logic_vector( 73-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x27;
architecture structural of test_low_freq_marion2018_up_bus_expand_x27 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay1_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_aa9d5087ec 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 73,
    y_width => 37
  )
  port map (
    x => delay1_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 72,
    x_width => 73,
    y_width => 36
  )
  port map (
    x => delay1_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand1_x8 is
  port (
    bus_in : in std_logic_vector( 37-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand1_x8;
architecture structural of test_low_freq_marion2018_up_bus_expand1_x8 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 37,
    y_width => 36
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_b_bussify_x8 is
  port (
    in1 : in std_logic_vector( 74-1 downto 0 );
    bus_out : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_b_bussify_x8;
architecture structural of test_low_freq_marion2018_up_a_b_bussify_x8 is 
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_4ffd390cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x39 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x39;
architecture structural of test_low_freq_marion2018_up_a_debus_x39 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x39 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x39;
architecture structural of test_low_freq_marion2018_up_b_debus_x39 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_expand_x13 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_expand_x13;
architecture structural of test_low_freq_marion2018_up_a_expand_x13 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x182 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x182;
architecture structural of test_low_freq_marion2018_up_bussify_x182 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_replicate_x13 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_replicate_x13;
architecture structural of test_low_freq_marion2018_up_a_replicate_x13 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x182 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_expand_x13 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_expand_x13;
architecture structural of test_low_freq_marion2018_up_b_expand_x13 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x181 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x181;
architecture structural of test_low_freq_marion2018_up_bussify_x181 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_replicate_x13 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_replicate_x13;
architecture structural of test_low_freq_marion2018_up_b_replicate_x13 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x181 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x27 is
  port (
    re : in std_logic_vector( 37-1 downto 0 );
    im : in std_logic_vector( 37-1 downto 0 );
    c : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x27;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x27 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity work.sysgen_concat_2e257fd5fc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mult1_x8 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_mult1_x8;
architecture structural of test_low_freq_marion2018_up_mult1_x8 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 36-1 downto 0 );
  signal reim_p_net : std_logic_vector( 36-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 37-1 downto 0 );
  signal rere_p_net : std_logic_vector( 36-1 downto 0 );
  signal imim_p_net : std_logic_vector( 36-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity work.test_low_freq_marion2018_up_a_expand_x13 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity work.test_low_freq_marion2018_up_a_replicate_x13 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity work.test_low_freq_marion2018_up_b_expand_x13 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity work.test_low_freq_marion2018_up_b_replicate_x13 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x27 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  addsub_im : entity work.sysgen_addsub_7e3e023ed9 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  addsub_re : entity work.sysgen_addsub_e3d294daff 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  convert_im : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
  convert_re : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  imim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  rere : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x180 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x180;
architecture structural of test_low_freq_marion2018_up_bussify_x180 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repa_x8 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repa_x8;
architecture structural of test_low_freq_marion2018_up_repa_x8 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x180 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x179 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x179;
architecture structural of test_low_freq_marion2018_up_bussify_x179 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repb_x8 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repb_x8;
architecture structural of test_low_freq_marion2018_up_repb_x8 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x179 
  port map (
    in1 => reinterpret2_output_port_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_mult_x8 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 74-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_mult_x8;
architecture structural of test_low_freq_marion2018_up_bus_mult_x8 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net_x0;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity work.test_low_freq_marion2018_up_a_b_bussify_x8 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x0
  );
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x39 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x39 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity work.test_low_freq_marion2018_up_mult1_x8 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  repa : entity work.test_low_freq_marion2018_up_repa_x8 
  port map (
    in_x0 => concat_y_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity work.test_low_freq_marion2018_up_repb_x8 
  port map (
    in_x0 => reinterpret2_output_port_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmisc : entity work.sysgen_delay_90f99b895d 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/coeff_gen/bit_reverse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bit_reverse_x5 is
  port (
    in_x0 : in std_logic_vector( 9-1 downto 0 );
    out_x0 : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_bit_reverse_x5;
architecture structural of test_low_freq_marion2018_up_bit_reverse_x5 is 
  signal concat_y_net : std_logic_vector( 9-1 downto 0 );
  signal slice_y_net : std_logic_vector( 9-1 downto 0 );
  signal bit0_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit1_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit2_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit3_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit4_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit5_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit6_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit7_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit8_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  slice_y_net <= in_x0;
  bit0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 9,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit0_y_net
  );
  bit1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 9,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit1_y_net
  );
  bit2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 9,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit2_y_net
  );
  bit3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 9,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit3_y_net
  );
  bit4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 4,
    x_width => 9,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit4_y_net
  );
  bit5 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 5,
    new_msb => 5,
    x_width => 9,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit5_y_net
  );
  bit6 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 6,
    new_msb => 6,
    x_width => 9,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit6_y_net
  );
  bit7 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 7,
    x_width => 9,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit7_y_net
  );
  bit8 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 8,
    x_width => 9,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit8_y_net
  );
  concat : entity work.sysgen_concat_fe96c563a8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => bit0_y_net,
    in1 => bit1_y_net,
    in2 => bit2_y_net,
    in3 => bit3_y_net,
    in4 => bit4_y_net,
    in5 => bit5_y_net,
    in6 => bit6_y_net,
    in7 => bit7_y_net,
    in8 => bit8_y_net,
    y => concat_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/coeff_gen/cosin/add_convert0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_convert0_x5 is
  port (
    theta : in std_logic_vector( 9-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 9-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_convert0_x5;
architecture structural of test_low_freq_marion2018_up_add_convert0_x5 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 9-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 9-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 10-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 9-1 downto 0 );
  signal concat_y_net : std_logic_vector( 10-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 8-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 9-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 9-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  assert_dout_net <= theta;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity work.sysgen_concat_1ad7caf161 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 10,
    y_width => 9
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 9,
    x_width => 10,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity work.sysgen_constant_1202ca8add 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i8",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 10,
    y_width => 8
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity work.sysgen_concat_94df00bee5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 9
  )
  port map (
    en => '1',
    rst => '1',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 9,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 9,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity work.sysgen_delay_d04b797d0c 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/coeff_gen/cosin/add_convert1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_convert1_x5 is
  port (
    theta : in std_logic_vector( 9-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_convert1_x5;
architecture structural of test_low_freq_marion2018_up_add_convert1_x5 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 9-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 10-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  misco <= delay1_q_net;
  assert_dout_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity work.sysgen_concat_1ad7caf161 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  quadrant : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 9,
    x_width => 10,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity work.sysgen_constant_1202ca8add 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i8",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  invert : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay1 : entity work.sysgen_delay_ea442a75a4 
  port map (
    clr => '0',
    d => concatenate_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/coeff_gen/cosin/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_c_to_ri_x9 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_c_to_ri_x9;
architecture structural of test_low_freq_marion2018_up_c_to_ri_x9 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom_data_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  rom_data_net <= c;
  force_im : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => rom_data_net,
    y => slice_im_y_net
  );
  slice_re : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => rom_data_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/coeff_gen/cosin/invert0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_invert0_x5 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_invert0_x5;
architecture structural of test_low_freq_marion2018_up_invert0_x5 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  delay10_q_net <= negate_x0;
  force_re_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay10_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay21_q_net
  );
  delay20 : entity work.sysgen_delay_1ac5ffb933 
  port map (
    clr => '0',
    d => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay20_q_net
  );
  negate : entity work.sysgen_negate_61d9346e5f 
  port map (
    clr => '0',
    ip => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity work.sysgen_mux_c18a220613 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/coeff_gen/cosin/invert1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_invert1_x5 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_invert1_x5;
architecture structural of test_low_freq_marion2018_up_invert1_x5 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  misco <= delay1_q_net;
  delay8_q_net <= negate_x0;
  force_im_output_port_net <= in_x0;
  delay_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay21_q_net
  );
  delay20 : entity work.sysgen_delay_1ac5ffb933 
  port map (
    clr => '0',
    d => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay20_q_net
  );
  negate : entity work.sysgen_negate_61d9346e5f 
  port map (
    clr => '0',
    ip => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity work.sysgen_mux_c18a220613 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
  delay1 : entity work.sysgen_delay_ea442a75a4 
  port map (
    clr => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/coeff_gen/cosin
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_cosin_x5 is
  port (
    theta : in std_logic_vector( 9-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_cosin_x5;
architecture structural of test_low_freq_marion2018_up_cosin_x5 is 
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 9-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 9-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 9-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 73-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom_data_net : std_logic_vector( 36-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 73-1 downto 0 );
begin
  cos <= mux_y_net_x0;
  sin <= mux_y_net;
  misco <= delay1_q_net;
  concat_y_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_convert0 : entity work.test_low_freq_marion2018_up_add_convert0_x5 
  port map (
    theta => assert_dout_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net,
    add => convert2_dout_net
  );
  add_convert1 : entity work.test_low_freq_marion2018_up_add_convert1_x5 
  port map (
    theta => assert_dout_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net_x0,
    misco => delay1_q_net_x2
  );
  c_to_ri : entity work.test_low_freq_marion2018_up_c_to_ri_x9 
  port map (
    c => rom_data_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  invert0 : entity work.test_low_freq_marion2018_up_invert0_x5 
  port map (
    negate_x0 => delay10_q_net,
    in_x0 => force_re_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  invert1 : entity work.test_low_freq_marion2018_up_invert1_x5 
  port map (
    negate_x0 => delay8_q_net,
    in_x0 => force_im_output_port_net,
    misci => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net,
    misco => delay1_q_net
  );
  delay : entity work.sysgen_delay_29339b7389 
  port map (
    clr => '0',
    d => delay1_q_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay10 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay10_q_net
  );
  delay8 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay2_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  rom : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 9,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i5",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => convert2_dout_net,
    clk => clk_net,
    ce => ce_net,
    data => rom_data_net
  );
  assert_x0 : entity work.xlpassthrough 
  generic map (
    din_width => 9,
    dout_width => 9
  )
  port map (
    din => concat_y_net,
    dout => assert_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x28 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x28;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x28 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  mux_y_net_x0 <= re;
  mux_y_net <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_coeff_gen_x8 is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_coeff_gen_x8;
architecture structural of test_low_freq_marion2018_up_coeff_gen_x8 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 9-1 downto 0 );
  signal slice_y_net : std_logic_vector( 9-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= delay1_q_net;
  mux_y_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bit_reverse : entity work.test_low_freq_marion2018_up_bit_reverse_x5 
  port map (
    in_x0 => slice_y_net,
    out_x0 => concat_y_net_x0
  );
  cosin : entity work.test_low_freq_marion2018_up_cosin_x5 
  port map (
    theta => concat_y_net_x0,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => mux_y_net_x1,
    sin => mux_y_net_x0,
    misco => delay1_q_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x28 
  port map (
    re => mux_y_net_x1,
    im => mux_y_net_x0,
    c => concat_y_net
  );
  counter : entity work.sysgen_counter_5383e42523 
  port map (
    clr => '0',
    rst => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 8,
    x_width => 9,
    y_width => 9
  )
  port map (
    x => counter_op_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_twiddle_x6 is
  port (
    ai : in std_logic_vector( 36-1 downto 0 );
    bi : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 36-1 downto 0 );
    bwo : out std_logic_vector( 38-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_twiddle_x6;
architecture structural of test_low_freq_marion2018_up_twiddle_x6 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 73-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x0;
  bwo <= concatenate_y_net;
  sync_out <= slice2_y_net;
  reinterpret1_output_port_net_x2 <= ai;
  dmux0_q_net <= bi;
  mux_y_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x17 
  port map (
    din => reinterpret1_output_port_net_x1,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net,
    misco => dmisc_q_net
  );
  bus_create : entity work.test_low_freq_marion2018_up_bus_create_x13 
  port map (
    in1 => dmux0_q_net,
    in2 => mux_y_net,
    in3 => reinterpret1_output_port_net_x2,
    bus_out => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x27 
  port map (
    bus_in => delay1_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  bus_expand1 : entity work.test_low_freq_marion2018_up_bus_expand1_x8 
  port map (
    bus_in => dmisc_q_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_mult : entity work.test_low_freq_marion2018_up_bus_mult_x8 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net,
    misci => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x1,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity work.test_low_freq_marion2018_up_coeff_gen_x8 
  port map (
    rst => mux_y_net,
    misci => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_butterfly_direct_x3 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw_x0 : out std_logic_vector( 36-1 downto 0 );
    a_bw : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_butterfly_direct_x3;
architecture structural of test_low_freq_marion2018_up_butterfly_direct_x3 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 4-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw_x0 <= reinterpret2_output_port_net;
  a_bw <= reinterpret1_output_port_net_x1;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity work.test_low_freq_marion2018_up_bus_add_x6 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x14 
  port map (
    din => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x13 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  bus_norm0 : entity work.test_low_freq_marion2018_up_bus_norm0_x6 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x2
  );
  bus_norm1 : entity work.test_low_freq_marion2018_up_bus_norm1_x6 
  port map (
    din => concatenate_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x3
  );
  bus_scale : entity work.test_low_freq_marion2018_up_bus_scale_x6 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x4
  );
  bus_sub : entity work.test_low_freq_marion2018_up_bus_sub_x6 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  mux : entity work.test_low_freq_marion2018_up_mux_x6 
  port map (
    sel => concatenate_y_net_x7,
    d0 => concatenate_y_net_x2,
    d1 => concatenate_y_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x6
  );
  shift_replicate : entity work.test_low_freq_marion2018_up_shift_replicate_x6 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x7
  );
  twiddle_x0 : entity work.test_low_freq_marion2018_up_twiddle_x6 
  port map (
    ai => reinterpret1_output_port_net,
    bi => dmux0_q_net,
    sync_in => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net_x0,
    bwo => concatenate_y_net_x8,
    sync_out => slice2_y_net
  );
  concat : entity work.sysgen_concat_4b30316a2f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net,
    in1 => concatenate_y_net_x5,
    y => concat_y_net
  );
  delay0 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/delay0/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_expand_x4 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_expand_x4;
architecture structural of test_low_freq_marion2018_up_din_expand_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal din2_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  din2_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => din2_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/delay0/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_dout_compress_x4 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_dout_compress_x4;
architecture structural of test_low_freq_marion2018_up_dout_compress_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal del1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay0_x8 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay0_x8;
architecture structural of test_low_freq_marion2018_up_delay0_x8 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal din2_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal del1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  din2_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity work.test_low_freq_marion2018_up_din_expand_x4 
  port map (
    bus_in => din2_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity work.test_low_freq_marion2018_up_dout_compress_x4 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/delay1/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_expand_x3 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_expand_x3;
architecture structural of test_low_freq_marion2018_up_din_expand_x3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  dmux1_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => dmux1_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/delay1/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_dout_compress_x3 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_dout_compress_x3;
architecture structural of test_low_freq_marion2018_up_dout_compress_x3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal del1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay1_x7 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay1_x7;
architecture structural of test_low_freq_marion2018_up_delay1_x7 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal del1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  dmux1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity work.test_low_freq_marion2018_up_din_expand_x3 
  port map (
    bus_in => dmux1_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity work.test_low_freq_marion2018_up_dout_compress_x3 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sync_delay_x8 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sync_delay_x8;
architecture structural of test_low_freq_marion2018_up_sync_delay_x8 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 2-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 2-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 2-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 2-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_f66fc70f4a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity work.sysgen_constant_1202ca8add 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity work.sysgen_constant_f66fc70f4a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i4",
    op_arith => xlUnsigned,
    op_width => 2
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity work.sysgen_logical_9927ecae55 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity work.sysgen_mux_868485c831 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity work.sysgen_relational_79bab8885e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_84a8df47c2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_10
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_fft_stage_10 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 36-1 downto 0 );
    out2 : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_fft_stage_10;
architecture structural of test_low_freq_marion2018_up_fft_stage_10 is 
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal din2_q_net : std_logic_vector( 36-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 36-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 1-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net_x0;
  out2 <= reinterpret1_output_port_net;
  sync_out <= delay0_q_net_x0;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net_x0 <= in2;
  delay0_q_net <= sync;
  reint1_output_port_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity work.test_low_freq_marion2018_up_butterfly_direct_x3 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw_x0 => reinterpret2_output_port_net_x0,
    a_bw => reinterpret1_output_port_net,
    sync_out => delay0_q_net_x0
  );
  delay0 : entity work.test_low_freq_marion2018_up_delay0_x8 
  port map (
    din => din2_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x2
  );
  delay1 : entity work.test_low_freq_marion2018_up_delay1_x7 
  port map (
    din => dmux1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  sync_delay_x3 : entity work.test_low_freq_marion2018_up_sync_delay_x8 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  counter : entity work.sysgen_counter_4364c7a2d3 
  port map (
    clr => '0',
    rst => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  din0 : entity work.sysgen_delay_b744e44225 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret2_output_port_net,
    q => din0_q_net
  );
  din2 : entity work.sysgen_delay_b744e44225 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    q => din2_q_net
  );
  dmux0 : entity work.sysgen_delay_b744e44225 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux0_y_net,
    q => dmux0_q_net
  );
  dmux1 : entity work.sysgen_delay_b744e44225 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux1_y_net,
    q => dmux1_q_net
  );
  dsync0 : entity work.sysgen_delay_dda56bf681 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay0_q_net,
    q => dsync0_q_net
  );
  dsync1 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  mux0 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x2,
    d1 => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din0_q_net,
    d1 => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  slice0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 9,
    new_msb => 9,
    x_width => 32,
    y_width => 1
  )
  port map (
    x => reint1_output_port_net,
    y => slice0_y_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x40 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x40;
architecture structural of test_low_freq_marion2018_up_a_debus_x40 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay0_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => delay0_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => delay0_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x40 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x40;
architecture structural of test_low_freq_marion2018_up_b_debus_x40 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x30 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x30;
architecture structural of test_low_freq_marion2018_up_op_bussify_x30 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_7d770ef74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_add_x10 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_add_x10;
architecture structural of test_low_freq_marion2018_up_bus_add_x10 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= concatenate_y_net;
  delay0_q_net <= a;
  reinterpret_out_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x40 
  port map (
    bus_in => delay0_q_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x40 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x30 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net
  );
  addsub1 : entity work.sysgen_addsub_5fcd14fbae 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_5fcd14fbae 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x0,
    b => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x184 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    in3 : in std_logic_vector( 18-1 downto 0 );
    in4 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x184;
architecture structural of test_low_freq_marion2018_up_bussify_x184 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_148e539863 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_convert/conv1/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x50 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x50;
architecture structural of test_low_freq_marion2018_up_convert_x50 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i3",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x34 is
  port (
    din : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x34;
architecture structural of test_low_freq_marion2018_up_conv1_x34 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x50 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_convert/conv2/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x49 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x49;
architecture structural of test_low_freq_marion2018_up_convert_x49 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i3",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x34 is
  port (
    din : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x34;
architecture structural of test_low_freq_marion2018_up_conv2_x34 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x49 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_convert/conv3/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x48 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x48;
architecture structural of test_low_freq_marion2018_up_convert_x48 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i3",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x25 is
  port (
    din : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x25;
architecture structural of test_low_freq_marion2018_up_conv3_x25 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x48 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_convert/conv4/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x47 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x47;
architecture structural of test_low_freq_marion2018_up_convert_x47 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i3",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 19,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x25 is
  port (
    din : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x25;
architecture structural of test_low_freq_marion2018_up_conv4_x25 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x47 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x63 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x63;
architecture structural of test_low_freq_marion2018_up_debus_x63 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x22 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x22;
architecture structural of test_low_freq_marion2018_up_bus_convert_x22 is 
  signal concatenate_y_net_x1 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x184 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    in3 => adder_s_net_x1,
    in4 => adder_s_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x34 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x34 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x0
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x25 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x1
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x25 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x2
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x63 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x25 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x25;
architecture structural of test_low_freq_marion2018_up_bus_expand_x25 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x176 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x176;
architecture structural of test_low_freq_marion2018_up_bussify_x176 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity work.sysgen_concat_295e1f31f3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x62 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x62;
architecture structural of test_low_freq_marion2018_up_debus_x62 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm0_x10 is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm0_x10;
architecture structural of test_low_freq_marion2018_up_bus_norm0_x10 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 20-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x176 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x62 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 19,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 20,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 19,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 20,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 19,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 20,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 19,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 20,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x175 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x175;
architecture structural of test_low_freq_marion2018_up_bussify_x175 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 20-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal adder_s_net : std_logic_vector( 20-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_295e1f31f3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_norm1/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x31 is
  port (
    in_x0 : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x31;
architecture structural of test_low_freq_marion2018_up_conv1_x31 is 
  signal adder_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_ef36db832c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 20,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 21,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i4",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 20
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 19,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_norm1/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x32 is
  port (
    in_x0 : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x32;
architecture structural of test_low_freq_marion2018_up_conv2_x32 is 
  signal adder_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_ef36db832c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 20,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 21,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i4",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 20
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 19,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_norm1/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x24 is
  port (
    in_x0 : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x24;
architecture structural of test_low_freq_marion2018_up_conv3_x24 is 
  signal adder_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_ef36db832c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 20,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 21,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i4",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 20
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 19,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_norm1/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x24 is
  port (
    in_x0 : in std_logic_vector( 19-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x24;
architecture structural of test_low_freq_marion2018_up_conv4_x24 is 
  signal adder_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_ef36db832c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 20,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 21,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i4",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 21,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 20
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 19,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x60 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x60;
architecture structural of test_low_freq_marion2018_up_debus_x60 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm1_x10 is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm1_x10;
architecture structural of test_low_freq_marion2018_up_bus_norm1_x10 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 76-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net_x2 : std_logic_vector( 20-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 20-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal adder_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x175 
  port map (
    in1 => adder_s_net_x2,
    in2 => adder_s_net_x1,
    in3 => adder_s_net_x0,
    in4 => adder_s_net,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x31 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x2
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x32 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x1
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x24 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x24 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x60 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x174 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    in3 : in std_logic_vector( 19-1 downto 0 );
    in4 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x174;
architecture structural of test_low_freq_marion2018_up_bussify_x174 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity work.sysgen_concat_0b03e16437 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x61 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x61;
architecture structural of test_low_freq_marion2018_up_debus_x61 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_scale_x12 is
  port (
    din : in std_logic_vector( 76-1 downto 0 );
    dout : out std_logic_vector( 76-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_scale_x12;
architecture structural of test_low_freq_marion2018_up_bus_scale_x12 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 19-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x174 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x61 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity work.sysgen_scale_bcf26c99d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity work.sysgen_scale_bcf26c99d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity work.sysgen_scale_bcf26c99d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity work.sysgen_scale_bcf26c99d9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x38 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x38;
architecture structural of test_low_freq_marion2018_up_a_debus_x38 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay0_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => delay0_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => delay0_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x38 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x38;
architecture structural of test_low_freq_marion2018_up_b_debus_x38 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x29 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x29;
architecture structural of test_low_freq_marion2018_up_op_bussify_x29 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_7d770ef74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_sub_x10 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_sub_x10;
architecture structural of test_low_freq_marion2018_up_bus_sub_x10 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 19-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 19-1 downto 0 );
begin
  dout <= concatenate_y_net;
  delay0_q_net <= a;
  reinterpret_out_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x38 
  port map (
    bus_in => delay0_q_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x38 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x29 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net
  );
  addsub1 : entity work.sysgen_addsub_1cde2b2ef6 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_1cde2b2ef6 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x0,
    b => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x17 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x17;
architecture structural of test_low_freq_marion2018_up_d_bussify_x17 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 20-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 20-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 20-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity work.sysgen_concat_295e1f31f3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x17 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x17;
architecture structural of test_low_freq_marion2018_up_expand0_x17 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x17 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x17;
architecture structural of test_low_freq_marion2018_up_expand1_x17 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_0db5247935 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x17 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x17;
architecture structural of test_low_freq_marion2018_up_sel_expand_x17 is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/mux
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mux_x10 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 80-1 downto 0 );
    d1 : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_mux_x10;
architecture structural of test_low_freq_marion2018_up_mux_x10 is 
  signal concatenate_y_net_x2 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 20-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 20-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 20-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x17 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x17 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x17 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x17 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity work.sysgen_mux_b5d3cde1b1 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_b5d3cde1b1 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity work.sysgen_mux_b5d3cde1b1 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity work.sysgen_mux_b5d3cde1b1 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x178 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x178;
architecture structural of test_low_freq_marion2018_up_bussify_x178 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity work.sysgen_concat_08a2cc5c64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_shift_replicate_x10 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_shift_replicate_x10;
architecture structural of test_low_freq_marion2018_up_shift_replicate_x10 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x178 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_create_x12 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_create_x12;
architecture structural of test_low_freq_marion2018_up_bus_create_x12 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 18-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x26 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x26;
architecture structural of test_low_freq_marion2018_up_bus_expand_x26 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_out_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_out_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/twiddle/munge_in/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x20 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x20;
architecture structural of test_low_freq_marion2018_up_join_x20 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/twiddle/munge_in/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x19 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x19;
architecture structural of test_low_freq_marion2018_up_split_x19 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/twiddle/munge_in
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_in_x7 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_in_x7;
architecture structural of test_low_freq_marion2018_up_munge_in_x7 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  dmux0_q_net <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x20 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x19 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => dmux0_q_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/twiddle/munge_out/join
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_join_x19 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_join_x19;
architecture structural of test_low_freq_marion2018_up_join_x19 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1_output_port_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net_x0,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret2_output_port_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/twiddle/munge_out/split
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_split_x20 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_split_x20;
architecture structural of test_low_freq_marion2018_up_split_x20 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/twiddle/munge_out
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_munge_out_x3 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_munge_out_x3;
architecture structural of test_low_freq_marion2018_up_munge_out_x3 is 
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret_out_output_port_net;
  concatenate_y_net_x0 <= din;
  join_x16 : entity work.test_low_freq_marion2018_up_join_x19 
  port map (
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net
  );
  split_x16 : entity work.test_low_freq_marion2018_up_split_x20 
  port map (
    bus_in => reinterpret_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  reinterpret : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net_x0,
    output_port => reinterpret_output_port_net
  );
  reinterpret_out : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net,
    output_port => reinterpret_out_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/twiddle/negate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x177 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x177;
architecture structural of test_low_freq_marion2018_up_bussify_x177 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal neg1_op_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  neg1_op_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => neg1_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/twiddle/negate/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x64 is
  port (
    bus_in : in std_logic_vector( 18-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x64;
architecture structural of test_low_freq_marion2018_up_debus_x64 is 
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 18,
    y_width => 18
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/twiddle/negate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_negate is
  port (
    din : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_negate;
architecture structural of test_low_freq_marion2018_up_negate is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal neg1_op_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x0;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x177 
  port map (
    in1 => neg1_op_net,
    bus_out => reinterpret1_output_port_net_x0
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x64 
  port map (
    bus_in => reinterpret2_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net
  );
  neg1 : entity work.sysgen_negate_61d9346e5f 
  port map (
    clr => '0',
    ip => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => neg1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_twiddle_x9 is
  port (
    ai : in std_logic_vector( 36-1 downto 0 );
    bi : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 36-1 downto 0 );
    bwo : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_twiddle_x9;
architecture structural of test_low_freq_marion2018_up_twiddle_x9 is 
  signal delay0_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 18-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
  signal delay7_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay6_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 18-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 18-1 downto 0 );
begin
  ao <= delay0_q_net;
  bwo <= reinterpret_out_output_port_net_x0;
  sync_out <= delay8_q_net;
  reinterpret1_output_port_net <= ai;
  dmux0_q_net <= bi;
  mux_y_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_create : entity work.test_low_freq_marion2018_up_bus_create_x12 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    bus_out => concatenate_y_net
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x26 
  port map (
    bus_in => reinterpret_out_output_port_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  munge_in : entity work.test_low_freq_marion2018_up_munge_in_x7 
  port map (
    din => dmux0_q_net,
    dout => reinterpret_out_output_port_net
  );
  munge_out_x3 : entity work.test_low_freq_marion2018_up_munge_out_x3 
  port map (
    din => concatenate_y_net,
    dout => reinterpret_out_output_port_net_x0
  );
  negate : entity work.test_low_freq_marion2018_up_negate 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  counter : entity work.sysgen_counter_5383e42523 
  port map (
    clr => '0',
    rst => delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay0 : entity work.sysgen_delay_41ea712985 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
  delay2 : entity work.sysgen_delay_90fa56ee41 
  port map (
    clr => '0',
    d => slice_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay3 : entity work.sysgen_delay_c1196e1586 
  port map (
    clr => '0',
    d => delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay3_q_net
  );
  delay4 : entity work.sysgen_delay_c1196e1586 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay4_q_net
  );
  delay5 : entity work.sysgen_delay_1ac5ffb933 
  port map (
    clr => '0',
    d => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay5_q_net
  );
  delay6 : entity work.sysgen_delay_1ac5ffb933 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => delay6_q_net
  );
  delay7 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay7_q_net
  );
  delay8 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => delay7_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  mux0 : entity work.sysgen_mux_6f26c90f3a 
  port map (
    clr => '0',
    sel => slice_y_net,
    d0 => delay5_q_net,
    d1 => delay6_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_54467cfec8 
  port map (
    clr => '0',
    sel => delay2_q_net,
    d0 => delay3_q_net,
    d1 => delay4_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  slice : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 8,
    x_width => 9,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_butterfly_direct_x7 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw_x0 : out std_logic_vector( 36-1 downto 0 );
    a_bw : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_butterfly_direct_x7;
architecture structural of test_low_freq_marion2018_up_butterfly_direct_x7 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_out_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 80-1 downto 0 );
  signal concat_y_net : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 4-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw_x0 <= reinterpret2_output_port_net;
  a_bw <= reinterpret1_output_port_net_x0;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity work.test_low_freq_marion2018_up_bus_add_x10 
  port map (
    a => delay0_q_net_x0,
    b => reinterpret_out_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x22 
  port map (
    din => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x25 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_norm0 : entity work.test_low_freq_marion2018_up_bus_norm0_x10 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x2
  );
  bus_norm1 : entity work.test_low_freq_marion2018_up_bus_norm1_x10 
  port map (
    din => concatenate_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x3
  );
  bus_scale : entity work.test_low_freq_marion2018_up_bus_scale_x12 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x4
  );
  bus_sub : entity work.test_low_freq_marion2018_up_bus_sub_x10 
  port map (
    a => delay0_q_net_x0,
    b => reinterpret_out_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  mux : entity work.test_low_freq_marion2018_up_mux_x10 
  port map (
    sel => concatenate_y_net_x7,
    d0 => concatenate_y_net_x2,
    d1 => concatenate_y_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x6
  );
  shift_replicate : entity work.test_low_freq_marion2018_up_shift_replicate_x10 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x7
  );
  twiddle_x0 : entity work.test_low_freq_marion2018_up_twiddle_x9 
  port map (
    ai => reinterpret1_output_port_net,
    bi => dmux0_q_net,
    sync_in => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => delay0_q_net_x0,
    bwo => reinterpret_out_output_port_net,
    sync_out => delay8_q_net
  );
  concat : entity work.sysgen_concat_cd126b6a17 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net,
    in1 => concatenate_y_net_x5,
    y => concat_y_net
  );
  delay0 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x17 is
  port (
    bus_in : in std_logic_vector( 8-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 8-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x17;
architecture structural of test_low_freq_marion2018_up_debus_addr_x17 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 8-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_d43b3ad9c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 8,
    y_width => 8
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x17 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x17;
architecture structural of test_low_freq_marion2018_up_debus_din_x17 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x17 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x17;
architecture structural of test_low_freq_marion2018_up_debus_we_x17 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x18 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x18;
architecture structural of test_low_freq_marion2018_up_din_bussify_x18 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x185 is
  port (
    in1 : in std_logic_vector( 8-1 downto 0 );
    bus_out : out std_logic_vector( 8-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x185;
architecture structural of test_low_freq_marion2018_up_bussify_x185 is 
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 8-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_d43b3ad9c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x18 is
  port (
    in_x0 : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 8-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x18;
architecture structural of test_low_freq_marion2018_up_rep_addr_x18 is 
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 8-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  addr0_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x185 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => addr0_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x197 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x197;
architecture structural of test_low_freq_marion2018_up_bussify_x197 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x20 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x20;
architecture structural of test_low_freq_marion2018_up_rep_we_x20 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  we0_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x197 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => we0_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay0_x7 is
  port (
    addr : in std_logic_vector( 8-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay0_x7;
architecture structural of test_low_freq_marion2018_up_delay0_x7 is 
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x4;
  addr0_op_net <= addr;
  reinterpret1_output_port_net <= din;
  we0_op_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x17 
  port map (
    bus_in => reinterpret1_output_port_net_x1,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x17 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x3
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x17 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_lsb_out1 => slice1_y_net
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x18 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x4
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x18 
  port map (
    in_x0 => addr0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x1
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x20 
  port map (
    in_x0 => we0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x0
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 8,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i6",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x2,
    data_in => reinterpret1_output_port_net_x3,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay1/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x20 is
  port (
    bus_in : in std_logic_vector( 8-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 8-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x20;
architecture structural of test_low_freq_marion2018_up_debus_addr_x20 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 8-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_d43b3ad9c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 8,
    y_width => 8
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay1/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x20 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x20;
architecture structural of test_low_freq_marion2018_up_debus_din_x20 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay1/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x20 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x20;
architecture structural of test_low_freq_marion2018_up_debus_we_x20 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay1/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x20 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x20;
architecture structural of test_low_freq_marion2018_up_din_bussify_x20 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay1/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x196 is
  port (
    in1 : in std_logic_vector( 8-1 downto 0 );
    bus_out : out std_logic_vector( 8-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x196;
architecture structural of test_low_freq_marion2018_up_bussify_x196 is 
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 8-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_d43b3ad9c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay1/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x20 is
  port (
    in_x0 : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 8-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x20;
architecture structural of test_low_freq_marion2018_up_rep_addr_x20 is 
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 8-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  addr1_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x196 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => addr1_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay1/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x195 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x195;
architecture structural of test_low_freq_marion2018_up_bussify_x195 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay1/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x19 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x19;
architecture structural of test_low_freq_marion2018_up_rep_we_x19 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  we1_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x195 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => we1_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay1_x9 is
  port (
    addr : in std_logic_vector( 8-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay1_x9;
architecture structural of test_low_freq_marion2018_up_delay1_x9 is 
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 8-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 8-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x2;
  addr1_op_net <= addr;
  mux1_y_net <= din;
  we1_op_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x20 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x20 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x20 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => slice1_y_net
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x20 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x2
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x20 
  port map (
    in_x0 => addr1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x19 
  port map (
    in_x0 => we1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 8,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i6",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x0,
    data_in => reinterpret1_output_port_net_x1,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => mux1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sync_delay_x9 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sync_delay_x9;
architecture structural of test_low_freq_marion2018_up_sync_delay_x9 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 9-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 9-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 9-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_321f55da10 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity work.sysgen_constant_2d3f4d955c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity work.sysgen_constant_e7c61433b9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i5",
    op_arith => xlUnsigned,
    op_width => 9
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity work.sysgen_logical_9927ecae55 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity work.sysgen_mux_868485c831 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity work.sysgen_relational_3babf781b3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_b920ea162a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_fft_stage_2 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 36-1 downto 0 );
    out2 : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_fft_stage_2;
architecture structural of test_low_freq_marion2018_up_fft_stage_2 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 8-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 8-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
  signal dsync2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din1_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net;
  out2 <= reinterpret1_output_port_net_x3;
  sync_out <= delay0_q_net;
  reinterpret2_output_port_net_x0 <= in1;
  reinterpret1_output_port_net <= in2;
  delay0_q_net_x0 <= sync;
  reint1_output_port_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity work.test_low_freq_marion2018_up_butterfly_direct_x7 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw_x0 => reinterpret2_output_port_net,
    a_bw => reinterpret1_output_port_net_x3,
    sync_out => delay0_q_net
  );
  delay0 : entity work.test_low_freq_marion2018_up_delay0_x7 
  port map (
    addr => addr0_op_net,
    din => reinterpret1_output_port_net,
    we => we0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  delay1 : entity work.test_low_freq_marion2018_up_delay1_x9 
  port map (
    addr => addr1_op_net,
    din => mux1_y_net,
    we => we1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  sync_delay_x3 : entity work.test_low_freq_marion2018_up_sync_delay_x9 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  addr0 : entity work.sysgen_counter_8ff451fd02 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => addr0_op_net
  );
  addr1 : entity work.sysgen_counter_8ff451fd02 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => addr1_op_net
  );
  counter : entity work.sysgen_counter_5383e42523 
  port map (
    clr => '0',
    rst => dsync2_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  din0 : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => din0_q_net
  );
  din1 : entity work.sysgen_delay_3cd33ae1e0 
  port map (
    clr => '0',
    d => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_q_net
  );
  dmux0 : entity work.sysgen_delay_642c988f1f 
  port map (
    clr => '0',
    d => mux0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => dmux0_q_net
  );
  dsync0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => delay0_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dsync0_q_net
  );
  dsync1 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => dsync2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  dsync2 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync2_q_net
  );
  mux0 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x1,
    d1 => din1_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din1_q_net,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  slice0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 32,
    y_width => 1
  )
  port map (
    x => reint1_output_port_net,
    y => slice0_y_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 8,
    x_width => 9,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
  we0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => we0_op_net
  );
  we1 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => we1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x42 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x42;
architecture structural of test_low_freq_marion2018_up_a_debus_x42 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x42 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x42;
architecture structural of test_low_freq_marion2018_up_b_debus_x42 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x31 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x31;
architecture structural of test_low_freq_marion2018_up_op_bussify_x31 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_add_x11 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_add_x11;
architecture structural of test_low_freq_marion2018_up_bus_add_x11 is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x42 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x42 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x31 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x194 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    in3 : in std_logic_vector( 18-1 downto 0 );
    in4 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x194;
architecture structural of test_low_freq_marion2018_up_bussify_x194 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_148e539863 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_convert/conv1/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x53 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x53;
architecture structural of test_low_freq_marion2018_up_convert_x53 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x36 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x36;
architecture structural of test_low_freq_marion2018_up_conv1_x36 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x53 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_convert/conv2/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x52 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x52;
architecture structural of test_low_freq_marion2018_up_convert_x52 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x36 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x36;
architecture structural of test_low_freq_marion2018_up_conv2_x36 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x52 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_convert/conv3/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x51 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x51;
architecture structural of test_low_freq_marion2018_up_convert_x51 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x26 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x26;
architecture structural of test_low_freq_marion2018_up_conv3_x26 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x51 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_convert/conv4/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x54 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x54;
architecture structural of test_low_freq_marion2018_up_convert_x54 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x26 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x26;
architecture structural of test_low_freq_marion2018_up_conv4_x26 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x54 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x70 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x70;
architecture structural of test_low_freq_marion2018_up_debus_x70 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x24 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x24;
architecture structural of test_low_freq_marion2018_up_bus_convert_x24 is 
  signal concatenate_y_net_x1 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x194 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    in3 => adder_s_net_x1,
    in4 => adder_s_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x36 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x36 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x0
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x26 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x1
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x26 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x2
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x70 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x29 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x29;
architecture structural of test_low_freq_marion2018_up_bus_expand_x29 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x200 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x200;
architecture structural of test_low_freq_marion2018_up_bussify_x200 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x69 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x69;
architecture structural of test_low_freq_marion2018_up_debus_x69 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm0_x11 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm0_x11;
architecture structural of test_low_freq_marion2018_up_bus_norm0_x11 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x200 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x69 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x199 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x199;
architecture structural of test_low_freq_marion2018_up_bussify_x199 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_norm1/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x37 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x37;
architecture structural of test_low_freq_marion2018_up_conv1_x37 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_norm1/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x37 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x37;
architecture structural of test_low_freq_marion2018_up_conv2_x37 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_norm1/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x27 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x27;
architecture structural of test_low_freq_marion2018_up_conv3_x27 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_norm1/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x27 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x27;
architecture structural of test_low_freq_marion2018_up_conv4_x27 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x68 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x68;
architecture structural of test_low_freq_marion2018_up_debus_x68 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm1_x11 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm1_x11;
architecture structural of test_low_freq_marion2018_up_bus_norm1_x11 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x199 
  port map (
    in1 => adder_s_net_x2,
    in2 => adder_s_net_x1,
    in3 => adder_s_net_x0,
    in4 => adder_s_net,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x37 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x2
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x37 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x1
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x27 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x27 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x68 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x198 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x198;
architecture structural of test_low_freq_marion2018_up_bussify_x198 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity work.sysgen_concat_295e1f31f3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x67 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x67;
architecture structural of test_low_freq_marion2018_up_debus_x67 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_scale_x13 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    dout : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_scale_x13;
architecture structural of test_low_freq_marion2018_up_bus_scale_x13 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x198 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x67 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x43 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x43;
architecture structural of test_low_freq_marion2018_up_a_debus_x43 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x43 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x43;
architecture structural of test_low_freq_marion2018_up_b_debus_x43 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x32 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x32;
architecture structural of test_low_freq_marion2018_up_op_bussify_x32 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_sub_x11 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_sub_x11;
architecture structural of test_low_freq_marion2018_up_bus_sub_x11 is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x43 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x43 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x32 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x18 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x18;
architecture structural of test_low_freq_marion2018_up_d_bussify_x18 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x18 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x18;
architecture structural of test_low_freq_marion2018_up_expand0_x18 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x18 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x18;
architecture structural of test_low_freq_marion2018_up_expand1_x18 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x18 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x18;
architecture structural of test_low_freq_marion2018_up_sel_expand_x18 is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/mux
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mux_x11 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 84-1 downto 0 );
    d1 : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_mux_x11;
architecture structural of test_low_freq_marion2018_up_mux_x11 is 
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x18 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x18 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x18 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x18 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x189 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x189;
architecture structural of test_low_freq_marion2018_up_bussify_x189 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity work.sysgen_concat_08a2cc5c64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_shift_replicate_x11 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_shift_replicate_x11;
architecture structural of test_low_freq_marion2018_up_shift_replicate_x11 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x189 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x188 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x188;
architecture structural of test_low_freq_marion2018_up_bussify_x188 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x0 <= in1;
  adder_s_net <= in2;
  concatenate : entity work.sysgen_concat_7d770ef74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x35 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x35;
architecture structural of test_low_freq_marion2018_up_conv1_x35 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x35 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x35;
architecture structural of test_low_freq_marion2018_up_conv2_x35 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x66 is
  port (
    bus_in : in std_logic_vector( 74-1 downto 0 );
    msb_out2 : out std_logic_vector( 37-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x66;
architecture structural of test_low_freq_marion2018_up_debus_x66 is 
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 37-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 73,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x23 is
  port (
    din : in std_logic_vector( 74-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x23;
architecture structural of test_low_freq_marion2018_up_bus_convert_x23 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net;
  reinterpret1_output_port_net_x0 <= din;
  dmisc_q_net_x0 <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x188 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x35 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x35 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x66 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  dmisc : entity work.sysgen_delay_bfa7a413dc 
  port map (
    clr => '0',
    d => dmisc_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_create_x14 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_create_x14;
architecture structural of test_low_freq_marion2018_up_bus_create_x14 is 
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  dmux0_q_net <= in1;
  mux_y_net <= in2;
  reinterpret1_output_port_net <= in3;
  concatenate : entity work.sysgen_concat_58b333c99d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => dmux0_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x28 is
  port (
    bus_in : in std_logic_vector( 73-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x28;
architecture structural of test_low_freq_marion2018_up_bus_expand_x28 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay1_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_aa9d5087ec 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 73,
    y_width => 37
  )
  port map (
    x => delay1_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 72,
    x_width => 73,
    y_width => 36
  )
  port map (
    x => delay1_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand1_x9 is
  port (
    bus_in : in std_logic_vector( 37-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand1_x9;
architecture structural of test_low_freq_marion2018_up_bus_expand1_x9 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 37,
    y_width => 36
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_b_bussify_x9 is
  port (
    in1 : in std_logic_vector( 74-1 downto 0 );
    bus_out : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_b_bussify_x9;
architecture structural of test_low_freq_marion2018_up_a_b_bussify_x9 is 
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_4ffd390cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x41 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x41;
architecture structural of test_low_freq_marion2018_up_a_debus_x41 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x41 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x41;
architecture structural of test_low_freq_marion2018_up_b_debus_x41 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_expand_x14 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_expand_x14;
architecture structural of test_low_freq_marion2018_up_a_expand_x14 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x186 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x186;
architecture structural of test_low_freq_marion2018_up_bussify_x186 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_replicate_x14 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_replicate_x14;
architecture structural of test_low_freq_marion2018_up_a_replicate_x14 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x186 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_expand_x14 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_expand_x14;
architecture structural of test_low_freq_marion2018_up_b_expand_x14 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x187 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x187;
architecture structural of test_low_freq_marion2018_up_bussify_x187 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_replicate_x14 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_replicate_x14;
architecture structural of test_low_freq_marion2018_up_b_replicate_x14 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x187 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x30 is
  port (
    re : in std_logic_vector( 37-1 downto 0 );
    im : in std_logic_vector( 37-1 downto 0 );
    c : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x30;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x30 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity work.sysgen_concat_2e257fd5fc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mult1_x9 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_mult1_x9;
architecture structural of test_low_freq_marion2018_up_mult1_x9 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 36-1 downto 0 );
  signal reim_p_net : std_logic_vector( 36-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 37-1 downto 0 );
  signal rere_p_net : std_logic_vector( 36-1 downto 0 );
  signal imim_p_net : std_logic_vector( 36-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity work.test_low_freq_marion2018_up_a_expand_x14 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity work.test_low_freq_marion2018_up_a_replicate_x14 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity work.test_low_freq_marion2018_up_b_expand_x14 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity work.test_low_freq_marion2018_up_b_replicate_x14 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x30 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  addsub_im : entity work.sysgen_addsub_7e3e023ed9 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  addsub_re : entity work.sysgen_addsub_e3d294daff 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  convert_im : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
  convert_re : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  imim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  rere : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x193 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x193;
architecture structural of test_low_freq_marion2018_up_bussify_x193 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repa_x9 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repa_x9;
architecture structural of test_low_freq_marion2018_up_repa_x9 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x193 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x192 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x192;
architecture structural of test_low_freq_marion2018_up_bussify_x192 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repb_x9 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repb_x9;
architecture structural of test_low_freq_marion2018_up_repb_x9 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x192 
  port map (
    in1 => reinterpret2_output_port_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_mult_x9 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 74-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_mult_x9;
architecture structural of test_low_freq_marion2018_up_bus_mult_x9 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net_x0;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity work.test_low_freq_marion2018_up_a_b_bussify_x9 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x0
  );
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x41 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x41 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity work.test_low_freq_marion2018_up_mult1_x9 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  repa : entity work.test_low_freq_marion2018_up_repa_x9 
  port map (
    in_x0 => concat_y_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity work.test_low_freq_marion2018_up_repb_x9 
  port map (
    in_x0 => reinterpret2_output_port_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmisc : entity work.sysgen_delay_90f99b895d 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/coeff_gen/bit_reverse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bit_reverse_x6 is
  port (
    in_x0 : in std_logic_vector( 2-1 downto 0 );
    out_x0 : out std_logic_vector( 2-1 downto 0 )
  );
end test_low_freq_marion2018_up_bit_reverse_x6;
architecture structural of test_low_freq_marion2018_up_bit_reverse_x6 is 
  signal concat_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice_y_net : std_logic_vector( 2-1 downto 0 );
  signal bit0_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  slice_y_net <= in_x0;
  bit0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit0_y_net
  );
  bit1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit1_y_net
  );
  concat : entity work.sysgen_concat_c15f9f98c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => bit0_y_net,
    in1 => bit1_y_net,
    y => concat_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/coeff_gen/cosin/add_convert0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_convert0_x6 is
  port (
    theta : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 2-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_convert0_x6;
architecture structural of test_low_freq_marion2018_up_add_convert0_x6 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 2-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 2-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 3-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 2-1 downto 0 );
  signal concat_y_net : std_logic_vector( 3-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 2-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 2-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  assert_dout_net <= theta;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity work.sysgen_concat_f44990ad14 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 3,
    y_width => 2
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 2,
    x_width => 3,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity work.sysgen_constant_1202ca8add 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i8",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 3,
    y_width => 1
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity work.sysgen_concat_74ba28af53 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 2
  )
  port map (
    en => '1',
    rst => '1',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 2,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity work.sysgen_delay_9b9900fe49 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/coeff_gen/cosin/add_convert1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_convert1_x6 is
  port (
    theta : in std_logic_vector( 2-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 2-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_convert1_x6;
architecture structural of test_low_freq_marion2018_up_add_convert1_x6 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 2-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 2-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 3-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 2-1 downto 0 );
  signal concat_y_net : std_logic_vector( 3-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 2-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 2-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  misco <= delay1_q_net;
  assert_dout_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity work.sysgen_concat_f44990ad14 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 3,
    y_width => 2
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 2,
    x_width => 3,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity work.sysgen_constant_f66fc70f4a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i8",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 3,
    y_width => 1
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity work.sysgen_concat_74ba28af53 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 2
  )
  port map (
    en => '1',
    rst => '1',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 2,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 2,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity work.sysgen_delay_9b9900fe49 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay1 : entity work.sysgen_delay_ea442a75a4 
  port map (
    clr => '0',
    d => concatenate_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/coeff_gen/cosin/invert0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_invert0_x6 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_invert0_x6;
architecture structural of test_low_freq_marion2018_up_invert0_x6 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_douta_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  delay10_q_net <= negate_x0;
  lookup_douta_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay10_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay21_q_net
  );
  delay20 : entity work.sysgen_delay_1ac5ffb933 
  port map (
    clr => '0',
    d => lookup_douta_net,
    clk => clk_net,
    ce => ce_net,
    q => delay20_q_net
  );
  negate : entity work.sysgen_negate_61d9346e5f 
  port map (
    clr => '0',
    ip => lookup_douta_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity work.sysgen_mux_c18a220613 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/coeff_gen/cosin/invert1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_invert1_x6 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_invert1_x6;
architecture structural of test_low_freq_marion2018_up_invert1_x6 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_doutb_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  misco <= delay1_q_net;
  delay8_q_net <= negate_x0;
  lookup_doutb_net <= in_x0;
  delay_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay21_q_net
  );
  delay20 : entity work.sysgen_delay_1ac5ffb933 
  port map (
    clr => '0',
    d => lookup_doutb_net,
    clk => clk_net,
    ce => ce_net,
    q => delay20_q_net
  );
  negate : entity work.sysgen_negate_61d9346e5f 
  port map (
    clr => '0',
    ip => lookup_doutb_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity work.sysgen_mux_c18a220613 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
  delay1 : entity work.sysgen_delay_ea442a75a4 
  port map (
    clr => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/coeff_gen/cosin
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_cosin_x6 is
  port (
    theta : in std_logic_vector( 2-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_cosin_x6;
architecture structural of test_low_freq_marion2018_up_cosin_x6 is 
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 2-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 2-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 2-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal delay1_q_net_x0 : std_logic_vector( 73-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_douta_net : std_logic_vector( 18-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_doutb_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 73-1 downto 0 );
  signal constant_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
begin
  cos <= mux_y_net_x0;
  sin <= mux_y_net;
  misco <= delay1_q_net_x2;
  concat_y_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_convert0 : entity work.test_low_freq_marion2018_up_add_convert0_x6 
  port map (
    theta => assert_dout_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net,
    add => convert2_dout_net
  );
  add_convert1 : entity work.test_low_freq_marion2018_up_add_convert1_x6 
  port map (
    theta => assert_dout_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net_x0,
    add => convert2_dout_net_x0,
    misco => delay1_q_net_x0
  );
  invert0 : entity work.test_low_freq_marion2018_up_invert0_x6 
  port map (
    negate_x0 => delay10_q_net,
    in_x0 => lookup_douta_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  invert1 : entity work.test_low_freq_marion2018_up_invert1_x6 
  port map (
    negate_x0 => delay8_q_net,
    in_x0 => lookup_doutb_net,
    misci => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net,
    misco => delay1_q_net_x2
  );
  constant_x0 : entity work.sysgen_constant_b3090b8ff9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant2 : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  delay : entity work.sysgen_delay_29339b7389 
  port map (
    clr => '0',
    d => delay1_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay10 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay10_q_net
  );
  delay8 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay2_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  assert_x0 : entity work.xlpassthrough 
  generic map (
    din_width => 2,
    dout_width => 2
  )
  port map (
    din => concat_y_net,
    dout => assert_dout_net
  );
  lookup : entity work.test_low_freq_marion2018_up_xldpram_dist 
  generic map (
    addr_width => 2,
    c_address_width => 4,
    c_width => 18,
    core_name0 => "test_low_freq_marion2018_up_dist_mem_gen_v8_0_i0",
    latency => 2
  )
  port map (
    ena => "1",
    enb => "1",
    addra => convert2_dout_net,
    dina => constant_op_net,
    wea => constant2_op_net,
    addrb => convert2_dout_net_x0,
    a_clk => clk_net,
    a_ce => ce_net,
    b_clk => clk_net,
    b_ce => ce_net,
    douta => lookup_douta_net,
    doutb => lookup_doutb_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x29 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x29;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x29 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  mux_y_net_x0 <= re;
  mux_y_net <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_coeff_gen_x9 is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_coeff_gen_x9;
architecture structural of test_low_freq_marion2018_up_coeff_gen_x9 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal slice_y_net : std_logic_vector( 2-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= delay1_q_net;
  mux_y_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bit_reverse : entity work.test_low_freq_marion2018_up_bit_reverse_x6 
  port map (
    in_x0 => slice_y_net,
    out_x0 => concat_y_net_x0
  );
  cosin : entity work.test_low_freq_marion2018_up_cosin_x6 
  port map (
    theta => concat_y_net_x0,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => mux_y_net_x1,
    sin => mux_y_net_x0,
    misco => delay1_q_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x29 
  port map (
    re => mux_y_net_x1,
    im => mux_y_net_x0,
    c => concat_y_net
  );
  counter : entity work.sysgen_counter_5383e42523 
  port map (
    clr => '0',
    rst => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 8,
    x_width => 9,
    y_width => 2
  )
  port map (
    x => counter_op_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_twiddle_x10 is
  port (
    ai : in std_logic_vector( 36-1 downto 0 );
    bi : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 36-1 downto 0 );
    bwo : out std_logic_vector( 38-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_twiddle_x10;
architecture structural of test_low_freq_marion2018_up_twiddle_x10 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 73-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x0;
  bwo <= concatenate_y_net;
  sync_out <= slice2_y_net;
  reinterpret1_output_port_net_x2 <= ai;
  dmux0_q_net <= bi;
  mux_y_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x23 
  port map (
    din => reinterpret1_output_port_net_x1,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net,
    misco => dmisc_q_net
  );
  bus_create : entity work.test_low_freq_marion2018_up_bus_create_x14 
  port map (
    in1 => dmux0_q_net,
    in2 => mux_y_net,
    in3 => reinterpret1_output_port_net_x2,
    bus_out => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x28 
  port map (
    bus_in => delay1_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  bus_expand1 : entity work.test_low_freq_marion2018_up_bus_expand1_x9 
  port map (
    bus_in => dmisc_q_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_mult : entity work.test_low_freq_marion2018_up_bus_mult_x9 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net,
    misci => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x1,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity work.test_low_freq_marion2018_up_coeff_gen_x9 
  port map (
    rst => mux_y_net,
    misci => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_butterfly_direct_x8 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw_x0 : out std_logic_vector( 36-1 downto 0 );
    a_bw : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_butterfly_direct_x8;
architecture structural of test_low_freq_marion2018_up_butterfly_direct_x8 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 4-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw_x0 <= reinterpret2_output_port_net;
  a_bw <= reinterpret1_output_port_net_x1;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity work.test_low_freq_marion2018_up_bus_add_x11 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x24 
  port map (
    din => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x29 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  bus_norm0 : entity work.test_low_freq_marion2018_up_bus_norm0_x11 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x2
  );
  bus_norm1 : entity work.test_low_freq_marion2018_up_bus_norm1_x11 
  port map (
    din => concatenate_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x3
  );
  bus_scale : entity work.test_low_freq_marion2018_up_bus_scale_x13 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x4
  );
  bus_sub : entity work.test_low_freq_marion2018_up_bus_sub_x11 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  mux : entity work.test_low_freq_marion2018_up_mux_x11 
  port map (
    sel => concatenate_y_net_x7,
    d0 => concatenate_y_net_x2,
    d1 => concatenate_y_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x6
  );
  shift_replicate : entity work.test_low_freq_marion2018_up_shift_replicate_x11 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x7
  );
  twiddle_x0 : entity work.test_low_freq_marion2018_up_twiddle_x10 
  port map (
    ai => reinterpret1_output_port_net,
    bi => dmux0_q_net,
    sync_in => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net_x0,
    bwo => concatenate_y_net_x8,
    sync_out => slice2_y_net
  );
  concat : entity work.sysgen_concat_4b30316a2f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net,
    in1 => concatenate_y_net_x5,
    y => concat_y_net
  );
  delay0 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/delay0/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x19 is
  port (
    bus_in : in std_logic_vector( 7-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 7-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x19;
architecture structural of test_low_freq_marion2018_up_debus_addr_x19 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 7-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 7-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 7-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_e00bd1d3a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 6,
    x_width => 7,
    y_width => 7
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/delay0/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x19 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x19;
architecture structural of test_low_freq_marion2018_up_debus_din_x19 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/delay0/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x19 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x19;
architecture structural of test_low_freq_marion2018_up_debus_we_x19 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/delay0/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x19 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x19;
architecture structural of test_low_freq_marion2018_up_din_bussify_x19 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/delay0/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x191 is
  port (
    in1 : in std_logic_vector( 7-1 downto 0 );
    bus_out : out std_logic_vector( 7-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x191;
architecture structural of test_low_freq_marion2018_up_bussify_x191 is 
  signal reinterpret1_output_port_net : std_logic_vector( 7-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 7-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_e00bd1d3a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/delay0/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x19 is
  port (
    in_x0 : in std_logic_vector( 7-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 7-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x19;
architecture structural of test_low_freq_marion2018_up_rep_addr_x19 is 
  signal reinterpret1_output_port_net : std_logic_vector( 7-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 7-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 7-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  addr0_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x191 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 7
  )
  port map (
    en => '1',
    rst => '1',
    d => addr0_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/delay0/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x190 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x190;
architecture structural of test_low_freq_marion2018_up_bussify_x190 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/delay0/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x18 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x18;
architecture structural of test_low_freq_marion2018_up_rep_we_x18 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  we0_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x190 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => we0_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay0_x9 is
  port (
    addr : in std_logic_vector( 7-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay0_x9;
architecture structural of test_low_freq_marion2018_up_delay0_x9 is 
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 7-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 7-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 7-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x4;
  addr0_op_net <= addr;
  reinterpret1_output_port_net <= din;
  we0_op_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x19 
  port map (
    bus_in => reinterpret1_output_port_net_x1,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x19 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x3
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x19 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_lsb_out1 => slice1_y_net
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x19 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x4
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x19 
  port map (
    in_x0 => addr0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x1
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x18 
  port map (
    in_x0 => we0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x0
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 7,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i7",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x2,
    data_in => reinterpret1_output_port_net_x3,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/delay1/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x18 is
  port (
    bus_in : in std_logic_vector( 7-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 7-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x18;
architecture structural of test_low_freq_marion2018_up_debus_addr_x18 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 7-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 7-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 7-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_e00bd1d3a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 6,
    x_width => 7,
    y_width => 7
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/delay1/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x18 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x18;
architecture structural of test_low_freq_marion2018_up_debus_din_x18 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/delay1/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x18 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x18;
architecture structural of test_low_freq_marion2018_up_debus_we_x18 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/delay1/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x17 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x17;
architecture structural of test_low_freq_marion2018_up_din_bussify_x17 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/delay1/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x156 is
  port (
    in1 : in std_logic_vector( 7-1 downto 0 );
    bus_out : out std_logic_vector( 7-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x156;
architecture structural of test_low_freq_marion2018_up_bussify_x156 is 
  signal reinterpret1_output_port_net : std_logic_vector( 7-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 7-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_e00bd1d3a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/delay1/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x15 is
  port (
    in_x0 : in std_logic_vector( 7-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 7-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x15;
architecture structural of test_low_freq_marion2018_up_rep_addr_x15 is 
  signal reinterpret1_output_port_net : std_logic_vector( 7-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 7-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 7-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  addr1_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x156 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 7
  )
  port map (
    en => '1',
    rst => '1',
    d => addr1_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/delay1/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x155 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x155;
architecture structural of test_low_freq_marion2018_up_bussify_x155 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/delay1/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x15 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x15;
architecture structural of test_low_freq_marion2018_up_rep_we_x15 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  we1_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x155 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => we1_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay1_x8 is
  port (
    addr : in std_logic_vector( 7-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay1_x8;
architecture structural of test_low_freq_marion2018_up_delay1_x8 is 
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 7-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 7-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 7-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x2;
  addr1_op_net <= addr;
  mux1_y_net <= din;
  we1_op_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x18 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x18 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x18 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => slice1_y_net
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x17 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x2
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x15 
  port map (
    in_x0 => addr1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x15 
  port map (
    in_x0 => we1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 7,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i7",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x0,
    data_in => reinterpret1_output_port_net_x1,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => mux1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sync_delay_x6 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sync_delay_x6;
architecture structural of test_low_freq_marion2018_up_sync_delay_x6 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 8-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 8-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 8-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 8-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_25ce1c23c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity work.sysgen_constant_033de72dcc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity work.sysgen_constant_f2a0fb33b4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i6",
    op_arith => xlUnsigned,
    op_width => 8
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity work.sysgen_logical_9927ecae55 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity work.sysgen_mux_868485c831 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity work.sysgen_relational_f4ab520f3d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_7aaf908a2a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_fft_stage_3 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 36-1 downto 0 );
    out2 : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_fft_stage_3;
architecture structural of test_low_freq_marion2018_up_fft_stage_3 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 7-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 7-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 8-1 downto 0 );
  signal dsync2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din1_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net;
  out2 <= reinterpret1_output_port_net_x3;
  sync_out <= delay0_q_net;
  reinterpret2_output_port_net_x0 <= in1;
  reinterpret1_output_port_net <= in2;
  delay0_q_net_x0 <= sync;
  reint1_output_port_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity work.test_low_freq_marion2018_up_butterfly_direct_x8 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw_x0 => reinterpret2_output_port_net,
    a_bw => reinterpret1_output_port_net_x3,
    sync_out => delay0_q_net
  );
  delay0 : entity work.test_low_freq_marion2018_up_delay0_x9 
  port map (
    addr => addr0_op_net,
    din => reinterpret1_output_port_net,
    we => we0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  delay1 : entity work.test_low_freq_marion2018_up_delay1_x8 
  port map (
    addr => addr1_op_net,
    din => mux1_y_net,
    we => we1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  sync_delay_x3 : entity work.test_low_freq_marion2018_up_sync_delay_x6 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  addr0 : entity work.sysgen_counter_4e66675dd0 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => addr0_op_net
  );
  addr1 : entity work.sysgen_counter_4e66675dd0 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => addr1_op_net
  );
  counter : entity work.sysgen_counter_2b57998c89 
  port map (
    clr => '0',
    rst => dsync2_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  din0 : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => din0_q_net
  );
  din1 : entity work.sysgen_delay_3cd33ae1e0 
  port map (
    clr => '0',
    d => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_q_net
  );
  dmux0 : entity work.sysgen_delay_642c988f1f 
  port map (
    clr => '0',
    d => mux0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => dmux0_q_net
  );
  dsync0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => delay0_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dsync0_q_net
  );
  dsync1 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => dsync2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  dsync2 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync2_q_net
  );
  mux0 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x1,
    d1 => din1_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din1_q_net,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  slice0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 32,
    y_width => 1
  )
  port map (
    x => reint1_output_port_net,
    y => slice0_y_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 7,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
  we0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => we0_op_net
  );
  we1 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => we1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x32 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x32;
architecture structural of test_low_freq_marion2018_up_a_debus_x32 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x32 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x32;
architecture structural of test_low_freq_marion2018_up_b_debus_x32 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x24 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x24;
architecture structural of test_low_freq_marion2018_up_op_bussify_x24 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_add_x7 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_add_x7;
architecture structural of test_low_freq_marion2018_up_bus_add_x7 is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x32 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x32 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x24 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x153 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    in3 : in std_logic_vector( 18-1 downto 0 );
    in4 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x153;
architecture structural of test_low_freq_marion2018_up_bussify_x153 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_148e539863 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_convert/conv1/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x42 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x42;
architecture structural of test_low_freq_marion2018_up_convert_x42 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x26 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x26;
architecture structural of test_low_freq_marion2018_up_conv1_x26 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x42 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_convert/conv2/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x41 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x41;
architecture structural of test_low_freq_marion2018_up_convert_x41 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x27 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x27;
architecture structural of test_low_freq_marion2018_up_conv2_x27 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x41 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_convert/conv3/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x40 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x40;
architecture structural of test_low_freq_marion2018_up_convert_x40 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x20 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x20;
architecture structural of test_low_freq_marion2018_up_conv3_x20 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x40 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_convert/conv4/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x39 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x39;
architecture structural of test_low_freq_marion2018_up_convert_x39 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x20 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x20;
architecture structural of test_low_freq_marion2018_up_conv4_x20 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x39 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x51 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x51;
architecture structural of test_low_freq_marion2018_up_debus_x51 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x19 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x19;
architecture structural of test_low_freq_marion2018_up_bus_convert_x19 is 
  signal concatenate_y_net_x1 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x153 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    in3 => adder_s_net_x1,
    in4 => adder_s_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x26 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x27 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x0
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x20 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x1
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x20 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x2
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x51 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x22 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x22;
architecture structural of test_low_freq_marion2018_up_bus_expand_x22 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x154 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x154;
architecture structural of test_low_freq_marion2018_up_bussify_x154 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x52 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x52;
architecture structural of test_low_freq_marion2018_up_debus_x52 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm0_x8 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm0_x8;
architecture structural of test_low_freq_marion2018_up_bus_norm0_x8 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x154 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x52 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x158 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x158;
architecture structural of test_low_freq_marion2018_up_bussify_x158 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_norm1/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x27 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x27;
architecture structural of test_low_freq_marion2018_up_conv1_x27 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_norm1/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x28 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x28;
architecture structural of test_low_freq_marion2018_up_conv2_x28 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_norm1/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x21 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x21;
architecture structural of test_low_freq_marion2018_up_conv3_x21 is 
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_norm1/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x21 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x21;
architecture structural of test_low_freq_marion2018_up_conv4_x21 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x54 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x54;
architecture structural of test_low_freq_marion2018_up_debus_x54 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm1_x8 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm1_x8;
architecture structural of test_low_freq_marion2018_up_bus_norm1_x8 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x158 
  port map (
    in1 => adder_s_net_x2,
    in2 => adder_s_net_x1,
    in3 => adder_s_net_x0,
    in4 => adder_s_net,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x27 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x2
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x28 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x1
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x21 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x21 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x54 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x157 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x157;
architecture structural of test_low_freq_marion2018_up_bussify_x157 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity work.sysgen_concat_295e1f31f3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x53 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x53;
architecture structural of test_low_freq_marion2018_up_debus_x53 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_scale_x10 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    dout : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_scale_x10;
architecture structural of test_low_freq_marion2018_up_bus_scale_x10 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x157 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x53 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x33 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x33;
architecture structural of test_low_freq_marion2018_up_a_debus_x33 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x33 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x33;
architecture structural of test_low_freq_marion2018_up_b_debus_x33 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x25 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x25;
architecture structural of test_low_freq_marion2018_up_op_bussify_x25 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_sub_x8 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_sub_x8;
architecture structural of test_low_freq_marion2018_up_bus_sub_x8 is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x33 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x33 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x25 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x15 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x15;
architecture structural of test_low_freq_marion2018_up_d_bussify_x15 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x15 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x15;
architecture structural of test_low_freq_marion2018_up_expand0_x15 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x15 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x15;
architecture structural of test_low_freq_marion2018_up_expand1_x15 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x15 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x15;
architecture structural of test_low_freq_marion2018_up_sel_expand_x15 is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/mux
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mux_x8 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 84-1 downto 0 );
    d1 : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_mux_x8;
architecture structural of test_low_freq_marion2018_up_mux_x8 is 
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x15 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x15 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x15 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x15 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x148 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x148;
architecture structural of test_low_freq_marion2018_up_bussify_x148 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity work.sysgen_concat_08a2cc5c64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_shift_replicate_x8 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_shift_replicate_x8;
architecture structural of test_low_freq_marion2018_up_shift_replicate_x8 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x148 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x147 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x147;
architecture structural of test_low_freq_marion2018_up_bussify_x147 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x0 <= in1;
  adder_s_net <= in2;
  concatenate : entity work.sysgen_concat_7d770ef74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x25 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x25;
architecture structural of test_low_freq_marion2018_up_conv1_x25 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x26 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x26;
architecture structural of test_low_freq_marion2018_up_conv2_x26 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x50 is
  port (
    bus_in : in std_logic_vector( 74-1 downto 0 );
    msb_out2 : out std_logic_vector( 37-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x50;
architecture structural of test_low_freq_marion2018_up_debus_x50 is 
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 37-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 73,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x18 is
  port (
    din : in std_logic_vector( 74-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x18;
architecture structural of test_low_freq_marion2018_up_bus_convert_x18 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net;
  reinterpret1_output_port_net_x0 <= din;
  dmisc_q_net_x0 <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x147 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x25 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x26 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x50 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  dmisc : entity work.sysgen_delay_bfa7a413dc 
  port map (
    clr => '0',
    d => dmisc_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_create_x10 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_create_x10;
architecture structural of test_low_freq_marion2018_up_bus_create_x10 is 
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  dmux0_q_net <= in1;
  mux_y_net <= in2;
  reinterpret1_output_port_net <= in3;
  concatenate : entity work.sysgen_concat_58b333c99d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => dmux0_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x21 is
  port (
    bus_in : in std_logic_vector( 73-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x21;
architecture structural of test_low_freq_marion2018_up_bus_expand_x21 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay1_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_aa9d5087ec 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 73,
    y_width => 37
  )
  port map (
    x => delay1_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 72,
    x_width => 73,
    y_width => 36
  )
  port map (
    x => delay1_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand1_x6 is
  port (
    bus_in : in std_logic_vector( 37-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand1_x6;
architecture structural of test_low_freq_marion2018_up_bus_expand1_x6 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 37,
    y_width => 36
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_b_bussify_x6 is
  port (
    in1 : in std_logic_vector( 74-1 downto 0 );
    bus_out : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_b_bussify_x6;
architecture structural of test_low_freq_marion2018_up_a_b_bussify_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_4ffd390cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x31 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x31;
architecture structural of test_low_freq_marion2018_up_a_debus_x31 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x31 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x31;
architecture structural of test_low_freq_marion2018_up_b_debus_x31 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_expand_x11 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_expand_x11;
architecture structural of test_low_freq_marion2018_up_a_expand_x11 is 
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x146 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x146;
architecture structural of test_low_freq_marion2018_up_bussify_x146 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_replicate_x11 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_replicate_x11;
architecture structural of test_low_freq_marion2018_up_a_replicate_x11 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x146 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_expand_x11 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_expand_x11;
architecture structural of test_low_freq_marion2018_up_b_expand_x11 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x145 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x145;
architecture structural of test_low_freq_marion2018_up_bussify_x145 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_replicate_x11 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_replicate_x11;
architecture structural of test_low_freq_marion2018_up_b_replicate_x11 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x145 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x23 is
  port (
    re : in std_logic_vector( 37-1 downto 0 );
    im : in std_logic_vector( 37-1 downto 0 );
    c : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x23;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x23 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity work.sysgen_concat_2e257fd5fc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mult1_x6 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_mult1_x6;
architecture structural of test_low_freq_marion2018_up_mult1_x6 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 36-1 downto 0 );
  signal reim_p_net : std_logic_vector( 36-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 37-1 downto 0 );
  signal rere_p_net : std_logic_vector( 36-1 downto 0 );
  signal imim_p_net : std_logic_vector( 36-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity work.test_low_freq_marion2018_up_a_expand_x11 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity work.test_low_freq_marion2018_up_a_replicate_x11 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity work.test_low_freq_marion2018_up_b_expand_x11 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity work.test_low_freq_marion2018_up_b_replicate_x11 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x23 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  addsub_im : entity work.sysgen_addsub_7e3e023ed9 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  addsub_re : entity work.sysgen_addsub_e3d294daff 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  convert_im : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
  convert_re : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  imim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  rere : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x144 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x144;
architecture structural of test_low_freq_marion2018_up_bussify_x144 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repa_x6 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repa_x6;
architecture structural of test_low_freq_marion2018_up_repa_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x144 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x143 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x143;
architecture structural of test_low_freq_marion2018_up_bussify_x143 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repb_x6 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repb_x6;
architecture structural of test_low_freq_marion2018_up_repb_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x143 
  port map (
    in1 => reinterpret2_output_port_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_mult_x6 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 74-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_mult_x6;
architecture structural of test_low_freq_marion2018_up_bus_mult_x6 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net_x0;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity work.test_low_freq_marion2018_up_a_b_bussify_x6 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x0
  );
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x31 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x31 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity work.test_low_freq_marion2018_up_mult1_x6 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  repa : entity work.test_low_freq_marion2018_up_repa_x6 
  port map (
    in_x0 => concat_y_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity work.test_low_freq_marion2018_up_repb_x6 
  port map (
    in_x0 => reinterpret2_output_port_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmisc : entity work.sysgen_delay_90f99b895d 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/coeff_gen/bit_reverse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bit_reverse_x3 is
  port (
    in_x0 : in std_logic_vector( 3-1 downto 0 );
    out_x0 : out std_logic_vector( 3-1 downto 0 )
  );
end test_low_freq_marion2018_up_bit_reverse_x3;
architecture structural of test_low_freq_marion2018_up_bit_reverse_x3 is 
  signal concat_y_net : std_logic_vector( 3-1 downto 0 );
  signal slice_y_net : std_logic_vector( 3-1 downto 0 );
  signal bit0_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit1_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  slice_y_net <= in_x0;
  bit0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 3,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit0_y_net
  );
  bit1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 3,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit1_y_net
  );
  bit2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 3,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit2_y_net
  );
  concat : entity work.sysgen_concat_5103089a79 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => bit0_y_net,
    in1 => bit1_y_net,
    in2 => bit2_y_net,
    y => concat_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/coeff_gen/cosin/add_convert0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_convert0_x3 is
  port (
    theta : in std_logic_vector( 3-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 3-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_convert0_x3;
architecture structural of test_low_freq_marion2018_up_add_convert0_x3 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 3-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 4-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 3-1 downto 0 );
  signal concat_y_net : std_logic_vector( 4-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 2-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 3-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 3-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  assert_dout_net <= theta;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity work.sysgen_concat_9a435a8ca8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 2,
    x_width => 4,
    y_width => 3
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 3,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity work.sysgen_constant_1202ca8add 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i8",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity work.sysgen_concat_bd9cb41f46 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 3
  )
  port map (
    en => '1',
    rst => '1',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 3,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity work.sysgen_delay_a23adcf4ff 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/coeff_gen/cosin/add_convert1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_convert1_x3 is
  port (
    theta : in std_logic_vector( 3-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 3-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_convert1_x3;
architecture structural of test_low_freq_marion2018_up_add_convert1_x3 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 3-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 3-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 4-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 3-1 downto 0 );
  signal concat_y_net : std_logic_vector( 4-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 2-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 3-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 3-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  misco <= delay1_q_net;
  assert_dout_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity work.sysgen_concat_9a435a8ca8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 2,
    x_width => 4,
    y_width => 3
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 3,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity work.sysgen_constant_f66fc70f4a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i8",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 1,
    x_width => 4,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity work.sysgen_concat_bd9cb41f46 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 3
  )
  port map (
    en => '1',
    rst => '1',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 3,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 3,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity work.sysgen_delay_a23adcf4ff 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay1 : entity work.sysgen_delay_ea442a75a4 
  port map (
    clr => '0',
    d => concatenate_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/coeff_gen/cosin/invert0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_invert0_x3 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_invert0_x3;
architecture structural of test_low_freq_marion2018_up_invert0_x3 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_douta_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  delay10_q_net <= negate_x0;
  lookup_douta_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay10_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay21_q_net
  );
  delay20 : entity work.sysgen_delay_1ac5ffb933 
  port map (
    clr => '0',
    d => lookup_douta_net,
    clk => clk_net,
    ce => ce_net,
    q => delay20_q_net
  );
  negate : entity work.sysgen_negate_61d9346e5f 
  port map (
    clr => '0',
    ip => lookup_douta_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity work.sysgen_mux_c18a220613 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/coeff_gen/cosin/invert1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_invert1_x3 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_invert1_x3;
architecture structural of test_low_freq_marion2018_up_invert1_x3 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_doutb_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  misco <= delay1_q_net;
  delay8_q_net <= negate_x0;
  lookup_doutb_net <= in_x0;
  delay_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay21_q_net
  );
  delay20 : entity work.sysgen_delay_1ac5ffb933 
  port map (
    clr => '0',
    d => lookup_doutb_net,
    clk => clk_net,
    ce => ce_net,
    q => delay20_q_net
  );
  negate : entity work.sysgen_negate_61d9346e5f 
  port map (
    clr => '0',
    ip => lookup_doutb_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity work.sysgen_mux_c18a220613 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
  delay1 : entity work.sysgen_delay_ea442a75a4 
  port map (
    clr => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/coeff_gen/cosin
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_cosin_x3 is
  port (
    theta : in std_logic_vector( 3-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_cosin_x3;
architecture structural of test_low_freq_marion2018_up_cosin_x3 is 
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 3-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 3-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 3-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net_x0 : std_logic_vector( 3-1 downto 0 );
  signal delay1_q_net_x0 : std_logic_vector( 73-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_douta_net : std_logic_vector( 18-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_doutb_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 73-1 downto 0 );
  signal constant_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
begin
  cos <= mux_y_net_x0;
  sin <= mux_y_net;
  misco <= delay1_q_net_x2;
  concat_y_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_convert0 : entity work.test_low_freq_marion2018_up_add_convert0_x3 
  port map (
    theta => assert_dout_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net,
    add => convert2_dout_net
  );
  add_convert1 : entity work.test_low_freq_marion2018_up_add_convert1_x3 
  port map (
    theta => assert_dout_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net_x0,
    add => convert2_dout_net_x0,
    misco => delay1_q_net_x0
  );
  invert0 : entity work.test_low_freq_marion2018_up_invert0_x3 
  port map (
    negate_x0 => delay10_q_net,
    in_x0 => lookup_douta_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  invert1 : entity work.test_low_freq_marion2018_up_invert1_x3 
  port map (
    negate_x0 => delay8_q_net,
    in_x0 => lookup_doutb_net,
    misci => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net,
    misco => delay1_q_net_x2
  );
  constant_x0 : entity work.sysgen_constant_b3090b8ff9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant2 : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  delay : entity work.sysgen_delay_29339b7389 
  port map (
    clr => '0',
    d => delay1_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay10 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay10_q_net
  );
  delay8 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay2_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  assert_x0 : entity work.xlpassthrough 
  generic map (
    din_width => 3,
    dout_width => 3
  )
  port map (
    din => concat_y_net,
    dout => assert_dout_net
  );
  lookup : entity work.test_low_freq_marion2018_up_xldpram_dist 
  generic map (
    addr_width => 3,
    c_address_width => 4,
    c_width => 18,
    core_name0 => "test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1",
    latency => 2
  )
  port map (
    ena => "1",
    enb => "1",
    addra => convert2_dout_net,
    dina => constant_op_net,
    wea => constant2_op_net,
    addrb => convert2_dout_net_x0,
    a_clk => clk_net,
    a_ce => ce_net,
    b_clk => clk_net,
    b_ce => ce_net,
    douta => lookup_douta_net,
    doutb => lookup_doutb_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x24 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x24;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x24 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  mux_y_net_x0 <= re;
  mux_y_net <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_coeff_gen_x6 is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_coeff_gen_x6;
architecture structural of test_low_freq_marion2018_up_coeff_gen_x6 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 3-1 downto 0 );
  signal slice_y_net : std_logic_vector( 3-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= delay1_q_net;
  mux_y_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bit_reverse : entity work.test_low_freq_marion2018_up_bit_reverse_x3 
  port map (
    in_x0 => slice_y_net,
    out_x0 => concat_y_net_x0
  );
  cosin : entity work.test_low_freq_marion2018_up_cosin_x3 
  port map (
    theta => concat_y_net_x0,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => mux_y_net_x1,
    sin => mux_y_net_x0,
    misco => delay1_q_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x24 
  port map (
    re => mux_y_net_x1,
    im => mux_y_net_x0,
    c => concat_y_net
  );
  counter : entity work.sysgen_counter_5383e42523 
  port map (
    clr => '0',
    rst => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 6,
    new_msb => 8,
    x_width => 9,
    y_width => 3
  )
  port map (
    x => counter_op_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_twiddle_x7 is
  port (
    ai : in std_logic_vector( 36-1 downto 0 );
    bi : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 36-1 downto 0 );
    bwo : out std_logic_vector( 38-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_twiddle_x7;
architecture structural of test_low_freq_marion2018_up_twiddle_x7 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 73-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x0;
  bwo <= concatenate_y_net;
  sync_out <= slice2_y_net;
  reinterpret1_output_port_net_x2 <= ai;
  dmux0_q_net <= bi;
  mux_y_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x18 
  port map (
    din => reinterpret1_output_port_net_x1,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net,
    misco => dmisc_q_net
  );
  bus_create : entity work.test_low_freq_marion2018_up_bus_create_x10 
  port map (
    in1 => dmux0_q_net,
    in2 => mux_y_net,
    in3 => reinterpret1_output_port_net_x2,
    bus_out => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x21 
  port map (
    bus_in => delay1_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  bus_expand1 : entity work.test_low_freq_marion2018_up_bus_expand1_x6 
  port map (
    bus_in => dmisc_q_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_mult : entity work.test_low_freq_marion2018_up_bus_mult_x6 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net,
    misci => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x1,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity work.test_low_freq_marion2018_up_coeff_gen_x6 
  port map (
    rst => mux_y_net,
    misci => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_butterfly_direct_x4 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw_x0 : out std_logic_vector( 36-1 downto 0 );
    a_bw : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_butterfly_direct_x4;
architecture structural of test_low_freq_marion2018_up_butterfly_direct_x4 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 4-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw_x0 <= reinterpret2_output_port_net;
  a_bw <= reinterpret1_output_port_net_x1;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity work.test_low_freq_marion2018_up_bus_add_x7 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x19 
  port map (
    din => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x22 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  bus_norm0 : entity work.test_low_freq_marion2018_up_bus_norm0_x8 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x2
  );
  bus_norm1 : entity work.test_low_freq_marion2018_up_bus_norm1_x8 
  port map (
    din => concatenate_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x3
  );
  bus_scale : entity work.test_low_freq_marion2018_up_bus_scale_x10 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x4
  );
  bus_sub : entity work.test_low_freq_marion2018_up_bus_sub_x8 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  mux : entity work.test_low_freq_marion2018_up_mux_x8 
  port map (
    sel => concatenate_y_net_x7,
    d0 => concatenate_y_net_x2,
    d1 => concatenate_y_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x6
  );
  shift_replicate : entity work.test_low_freq_marion2018_up_shift_replicate_x8 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x7
  );
  twiddle_x0 : entity work.test_low_freq_marion2018_up_twiddle_x7 
  port map (
    ai => reinterpret1_output_port_net,
    bi => dmux0_q_net,
    sync_in => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net_x0,
    bwo => concatenate_y_net_x8,
    sync_out => slice2_y_net
  );
  concat : entity work.sysgen_concat_4b30316a2f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net,
    in1 => concatenate_y_net_x5,
    y => concat_y_net
  );
  delay0 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/delay0/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x14 is
  port (
    bus_in : in std_logic_vector( 6-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 6-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x14;
architecture structural of test_low_freq_marion2018_up_debus_addr_x14 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 6-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 6-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 6-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8fe1bd08b6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 5,
    x_width => 6,
    y_width => 6
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/delay0/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x14 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x14;
architecture structural of test_low_freq_marion2018_up_debus_din_x14 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/delay0/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x14 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x14;
architecture structural of test_low_freq_marion2018_up_debus_we_x14 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/delay0/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x14 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x14;
architecture structural of test_low_freq_marion2018_up_din_bussify_x14 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/delay0/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x149 is
  port (
    in1 : in std_logic_vector( 6-1 downto 0 );
    bus_out : out std_logic_vector( 6-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x149;
architecture structural of test_low_freq_marion2018_up_bussify_x149 is 
  signal reinterpret1_output_port_net : std_logic_vector( 6-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 6-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_8fe1bd08b6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/delay0/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x14 is
  port (
    in_x0 : in std_logic_vector( 6-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 6-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x14;
architecture structural of test_low_freq_marion2018_up_rep_addr_x14 is 
  signal reinterpret1_output_port_net : std_logic_vector( 6-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 6-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 6-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  addr0_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x149 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '1',
    d => addr0_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/delay0/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x152 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x152;
architecture structural of test_low_freq_marion2018_up_bussify_x152 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/delay0/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x14 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x14;
architecture structural of test_low_freq_marion2018_up_rep_we_x14 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  we0_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x152 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => we0_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay0_x5 is
  port (
    addr : in std_logic_vector( 6-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay0_x5;
architecture structural of test_low_freq_marion2018_up_delay0_x5 is 
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 6-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 6-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 6-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x4;
  addr0_op_net <= addr;
  reinterpret1_output_port_net <= din;
  we0_op_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x14 
  port map (
    bus_in => reinterpret1_output_port_net_x1,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x14 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x3
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x14 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_lsb_out1 => slice1_y_net
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x14 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x4
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x14 
  port map (
    in_x0 => addr0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x1
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x14 
  port map (
    in_x0 => we0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x0
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 6,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i8",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x2,
    data_in => reinterpret1_output_port_net_x3,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/delay1/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x13 is
  port (
    bus_in : in std_logic_vector( 6-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 6-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x13;
architecture structural of test_low_freq_marion2018_up_debus_addr_x13 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 6-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 6-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 6-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8fe1bd08b6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 5,
    x_width => 6,
    y_width => 6
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/delay1/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x13 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x13;
architecture structural of test_low_freq_marion2018_up_debus_din_x13 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/delay1/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x13 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x13;
architecture structural of test_low_freq_marion2018_up_debus_we_x13 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/delay1/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x13 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x13;
architecture structural of test_low_freq_marion2018_up_din_bussify_x13 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/delay1/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x151 is
  port (
    in1 : in std_logic_vector( 6-1 downto 0 );
    bus_out : out std_logic_vector( 6-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x151;
architecture structural of test_low_freq_marion2018_up_bussify_x151 is 
  signal reinterpret1_output_port_net : std_logic_vector( 6-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 6-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_8fe1bd08b6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/delay1/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x13 is
  port (
    in_x0 : in std_logic_vector( 6-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 6-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x13;
architecture structural of test_low_freq_marion2018_up_rep_addr_x13 is 
  signal reinterpret1_output_port_net : std_logic_vector( 6-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 6-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 6-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  addr1_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x151 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '1',
    d => addr1_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/delay1/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x150 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x150;
architecture structural of test_low_freq_marion2018_up_bussify_x150 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/delay1/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x13 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x13;
architecture structural of test_low_freq_marion2018_up_rep_we_x13 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  we1_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x150 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => we1_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay1_x5 is
  port (
    addr : in std_logic_vector( 6-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay1_x5;
architecture structural of test_low_freq_marion2018_up_delay1_x5 is 
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 6-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 6-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 6-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x2;
  addr1_op_net <= addr;
  mux1_y_net <= din;
  we1_op_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x13 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x13 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x13 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => slice1_y_net
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x13 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x2
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x13 
  port map (
    in_x0 => addr1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x13 
  port map (
    in_x0 => we1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 6,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i8",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x0,
    data_in => reinterpret1_output_port_net_x1,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => mux1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sync_delay_x5 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sync_delay_x5;
architecture structural of test_low_freq_marion2018_up_sync_delay_x5 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 7-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 7-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_1a6db0e2bf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity work.sysgen_constant_e430cc528d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity work.sysgen_constant_cec7aecbcb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i7",
    op_arith => xlUnsigned,
    op_width => 7
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity work.sysgen_logical_9927ecae55 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity work.sysgen_mux_868485c831 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity work.sysgen_relational_da9068f4dd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_aa78559812 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_fft_stage_4 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 36-1 downto 0 );
    out2 : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_fft_stage_4;
architecture structural of test_low_freq_marion2018_up_fft_stage_4 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 6-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 6-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 7-1 downto 0 );
  signal dsync2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din1_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net;
  out2 <= reinterpret1_output_port_net_x3;
  sync_out <= delay0_q_net;
  reinterpret2_output_port_net_x0 <= in1;
  reinterpret1_output_port_net <= in2;
  delay0_q_net_x0 <= sync;
  reint1_output_port_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity work.test_low_freq_marion2018_up_butterfly_direct_x4 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw_x0 => reinterpret2_output_port_net,
    a_bw => reinterpret1_output_port_net_x3,
    sync_out => delay0_q_net
  );
  delay0 : entity work.test_low_freq_marion2018_up_delay0_x5 
  port map (
    addr => addr0_op_net,
    din => reinterpret1_output_port_net,
    we => we0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  delay1 : entity work.test_low_freq_marion2018_up_delay1_x5 
  port map (
    addr => addr1_op_net,
    din => mux1_y_net,
    we => we1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  sync_delay_x3 : entity work.test_low_freq_marion2018_up_sync_delay_x5 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  addr0 : entity work.sysgen_counter_fe0bdcad87 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => addr0_op_net
  );
  addr1 : entity work.sysgen_counter_fe0bdcad87 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => addr1_op_net
  );
  counter : entity work.sysgen_counter_59079eb23b 
  port map (
    clr => '0',
    rst => dsync2_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  din0 : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => din0_q_net
  );
  din1 : entity work.sysgen_delay_3cd33ae1e0 
  port map (
    clr => '0',
    d => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_q_net
  );
  dmux0 : entity work.sysgen_delay_642c988f1f 
  port map (
    clr => '0',
    d => mux0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => dmux0_q_net
  );
  dsync0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => delay0_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dsync0_q_net
  );
  dsync1 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => dsync2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  dsync2 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync2_q_net
  );
  mux0 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x1,
    d1 => din1_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din1_q_net,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  slice0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 32,
    y_width => 1
  )
  port map (
    x => reint1_output_port_net,
    y => slice0_y_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 6,
    new_msb => 6,
    x_width => 7,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
  we0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => we0_op_net
  );
  we1 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => we1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x36 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x36;
architecture structural of test_low_freq_marion2018_up_a_debus_x36 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x36 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x36;
architecture structural of test_low_freq_marion2018_up_b_debus_x36 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x27 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x27;
architecture structural of test_low_freq_marion2018_up_op_bussify_x27 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_add_x9 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_add_x9;
architecture structural of test_low_freq_marion2018_up_bus_add_x9 is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x36 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x36 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x27 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x170 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    in3 : in std_logic_vector( 18-1 downto 0 );
    in4 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x170;
architecture structural of test_low_freq_marion2018_up_bussify_x170 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_148e539863 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_convert/conv1/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x46 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x46;
architecture structural of test_low_freq_marion2018_up_convert_x46 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x29 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x29;
architecture structural of test_low_freq_marion2018_up_conv1_x29 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x46 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_convert/conv2/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x45 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x45;
architecture structural of test_low_freq_marion2018_up_convert_x45 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x30 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x30;
architecture structural of test_low_freq_marion2018_up_conv2_x30 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x45 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_convert/conv3/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x44 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x44;
architecture structural of test_low_freq_marion2018_up_convert_x44 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x23 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x23;
architecture structural of test_low_freq_marion2018_up_conv3_x23 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x44 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_convert/conv4/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x43 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x43;
architecture structural of test_low_freq_marion2018_up_convert_x43 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x22 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x22;
architecture structural of test_low_freq_marion2018_up_conv4_x22 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x43 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x57 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x57;
architecture structural of test_low_freq_marion2018_up_debus_x57 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x20 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x20;
architecture structural of test_low_freq_marion2018_up_bus_convert_x20 is 
  signal concatenate_y_net_x1 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x170 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    in3 => adder_s_net_x1,
    in4 => adder_s_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x29 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x30 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x0
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x23 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x1
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x22 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x2
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x57 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x24 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x24;
architecture structural of test_low_freq_marion2018_up_bus_expand_x24 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x169 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x169;
architecture structural of test_low_freq_marion2018_up_bussify_x169 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x56 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x56;
architecture structural of test_low_freq_marion2018_up_debus_x56 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm0_x9 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm0_x9;
architecture structural of test_low_freq_marion2018_up_bus_norm0_x9 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x169 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x56 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x168 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x168;
architecture structural of test_low_freq_marion2018_up_bussify_x168 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_norm1/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x28 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x28;
architecture structural of test_low_freq_marion2018_up_conv1_x28 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_norm1/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x29 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x29;
architecture structural of test_low_freq_marion2018_up_conv2_x29 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_norm1/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x22 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x22;
architecture structural of test_low_freq_marion2018_up_conv3_x22 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_norm1/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x23 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x23;
architecture structural of test_low_freq_marion2018_up_conv4_x23 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x58 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x58;
architecture structural of test_low_freq_marion2018_up_debus_x58 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm1_x9 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm1_x9;
architecture structural of test_low_freq_marion2018_up_bus_norm1_x9 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x168 
  port map (
    in1 => adder_s_net_x2,
    in2 => adder_s_net_x1,
    in3 => adder_s_net_x0,
    in4 => adder_s_net,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x28 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x2
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x29 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x1
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x22 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x23 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x58 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x173 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x173;
architecture structural of test_low_freq_marion2018_up_bussify_x173 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity work.sysgen_concat_295e1f31f3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x59 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x59;
architecture structural of test_low_freq_marion2018_up_debus_x59 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_scale_x11 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    dout : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_scale_x11;
architecture structural of test_low_freq_marion2018_up_bus_scale_x11 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x173 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x59 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x37 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x37;
architecture structural of test_low_freq_marion2018_up_a_debus_x37 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x37 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x37;
architecture structural of test_low_freq_marion2018_up_b_debus_x37 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x28 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x28;
architecture structural of test_low_freq_marion2018_up_op_bussify_x28 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_sub_x9 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_sub_x9;
architecture structural of test_low_freq_marion2018_up_bus_sub_x9 is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x37 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x37 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x28 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x16 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x16;
architecture structural of test_low_freq_marion2018_up_d_bussify_x16 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x16 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x16;
architecture structural of test_low_freq_marion2018_up_expand0_x16 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x16 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x16;
architecture structural of test_low_freq_marion2018_up_expand1_x16 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x16 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x16;
architecture structural of test_low_freq_marion2018_up_sel_expand_x16 is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/mux
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mux_x9 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 84-1 downto 0 );
    d1 : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_mux_x9;
architecture structural of test_low_freq_marion2018_up_mux_x9 is 
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x16 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x16 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x16 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x16 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x172 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x172;
architecture structural of test_low_freq_marion2018_up_bussify_x172 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity work.sysgen_concat_08a2cc5c64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_shift_replicate_x9 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_shift_replicate_x9;
architecture structural of test_low_freq_marion2018_up_shift_replicate_x9 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x172 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x171 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x171;
architecture structural of test_low_freq_marion2018_up_bussify_x171 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x0 <= in1;
  adder_s_net <= in2;
  concatenate : entity work.sysgen_concat_7d770ef74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x30 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x30;
architecture structural of test_low_freq_marion2018_up_conv1_x30 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x31 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x31;
architecture structural of test_low_freq_marion2018_up_conv2_x31 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x55 is
  port (
    bus_in : in std_logic_vector( 74-1 downto 0 );
    msb_out2 : out std_logic_vector( 37-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x55;
architecture structural of test_low_freq_marion2018_up_debus_x55 is 
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 37-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 73,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x21 is
  port (
    din : in std_logic_vector( 74-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x21;
architecture structural of test_low_freq_marion2018_up_bus_convert_x21 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net;
  reinterpret1_output_port_net_x0 <= din;
  dmisc_q_net_x0 <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x171 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x30 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x31 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x55 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  dmisc : entity work.sysgen_delay_bfa7a413dc 
  port map (
    clr => '0',
    d => dmisc_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_create_x11 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_create_x11;
architecture structural of test_low_freq_marion2018_up_bus_create_x11 is 
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  dmux0_q_net <= in1;
  mux_y_net <= in2;
  reinterpret1_output_port_net <= in3;
  concatenate : entity work.sysgen_concat_58b333c99d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => dmux0_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x23 is
  port (
    bus_in : in std_logic_vector( 73-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x23;
architecture structural of test_low_freq_marion2018_up_bus_expand_x23 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay1_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_aa9d5087ec 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 73,
    y_width => 37
  )
  port map (
    x => delay1_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 72,
    x_width => 73,
    y_width => 36
  )
  port map (
    x => delay1_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand1_x7 is
  port (
    bus_in : in std_logic_vector( 37-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand1_x7;
architecture structural of test_low_freq_marion2018_up_bus_expand1_x7 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 37,
    y_width => 36
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_b_bussify_x7 is
  port (
    in1 : in std_logic_vector( 74-1 downto 0 );
    bus_out : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_b_bussify_x7;
architecture structural of test_low_freq_marion2018_up_a_b_bussify_x7 is 
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_4ffd390cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x34 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x34;
architecture structural of test_low_freq_marion2018_up_a_debus_x34 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x34 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x34;
architecture structural of test_low_freq_marion2018_up_b_debus_x34 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_expand_x12 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_expand_x12;
architecture structural of test_low_freq_marion2018_up_a_expand_x12 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x162 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x162;
architecture structural of test_low_freq_marion2018_up_bussify_x162 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_replicate_x12 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_replicate_x12;
architecture structural of test_low_freq_marion2018_up_a_replicate_x12 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x162 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_expand_x12 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_expand_x12;
architecture structural of test_low_freq_marion2018_up_b_expand_x12 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x161 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x161;
architecture structural of test_low_freq_marion2018_up_bussify_x161 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_replicate_x12 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_replicate_x12;
architecture structural of test_low_freq_marion2018_up_b_replicate_x12 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x161 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x25 is
  port (
    re : in std_logic_vector( 37-1 downto 0 );
    im : in std_logic_vector( 37-1 downto 0 );
    c : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x25;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x25 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity work.sysgen_concat_2e257fd5fc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mult1_x7 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_mult1_x7;
architecture structural of test_low_freq_marion2018_up_mult1_x7 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 36-1 downto 0 );
  signal reim_p_net : std_logic_vector( 36-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 37-1 downto 0 );
  signal rere_p_net : std_logic_vector( 36-1 downto 0 );
  signal imim_p_net : std_logic_vector( 36-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity work.test_low_freq_marion2018_up_a_expand_x12 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity work.test_low_freq_marion2018_up_a_replicate_x12 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity work.test_low_freq_marion2018_up_b_expand_x12 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity work.test_low_freq_marion2018_up_b_replicate_x12 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x25 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  addsub_im : entity work.sysgen_addsub_7e3e023ed9 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  addsub_re : entity work.sysgen_addsub_e3d294daff 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  convert_im : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
  convert_re : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  imim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  rere : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x160 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x160;
architecture structural of test_low_freq_marion2018_up_bussify_x160 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repa_x7 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repa_x7;
architecture structural of test_low_freq_marion2018_up_repa_x7 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x160 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x159 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x159;
architecture structural of test_low_freq_marion2018_up_bussify_x159 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repb_x7 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repb_x7;
architecture structural of test_low_freq_marion2018_up_repb_x7 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x159 
  port map (
    in1 => reinterpret2_output_port_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_mult_x7 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 74-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_mult_x7;
architecture structural of test_low_freq_marion2018_up_bus_mult_x7 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net_x0;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity work.test_low_freq_marion2018_up_a_b_bussify_x7 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x0
  );
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x34 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x34 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity work.test_low_freq_marion2018_up_mult1_x7 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  repa : entity work.test_low_freq_marion2018_up_repa_x7 
  port map (
    in_x0 => concat_y_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity work.test_low_freq_marion2018_up_repb_x7 
  port map (
    in_x0 => reinterpret2_output_port_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmisc : entity work.sysgen_delay_90f99b895d 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/coeff_gen/bit_reverse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bit_reverse_x4 is
  port (
    in_x0 : in std_logic_vector( 4-1 downto 0 );
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_bit_reverse_x4;
architecture structural of test_low_freq_marion2018_up_bit_reverse_x4 is 
  signal concat_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice_y_net : std_logic_vector( 4-1 downto 0 );
  signal bit0_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit1_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit2_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit3_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  slice_y_net <= in_x0;
  bit0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit0_y_net
  );
  bit1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit1_y_net
  );
  bit2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit2_y_net
  );
  bit3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit3_y_net
  );
  concat : entity work.sysgen_concat_08a2cc5c64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => bit0_y_net,
    in1 => bit1_y_net,
    in2 => bit2_y_net,
    in3 => bit3_y_net,
    y => concat_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/coeff_gen/cosin/add_convert0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_convert0_x4 is
  port (
    theta : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_convert0_x4;
architecture structural of test_low_freq_marion2018_up_add_convert0_x4 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 4-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 5-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 4-1 downto 0 );
  signal concat_y_net : std_logic_vector( 5-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 3-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 4-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 4-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  assert_dout_net <= theta;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity work.sysgen_concat_f0efcbf4db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 5,
    y_width => 4
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 4,
    x_width => 5,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity work.sysgen_constant_1202ca8add 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i8",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 2,
    x_width => 5,
    y_width => 3
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity work.sysgen_concat_a67e4bf3eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '1',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 4,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 4,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity work.sysgen_delay_f801feec0e 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/coeff_gen/cosin/add_convert1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_convert1_x4 is
  port (
    theta : in std_logic_vector( 4-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 4-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_convert1_x4;
architecture structural of test_low_freq_marion2018_up_add_convert1_x4 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 4-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 5-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 4-1 downto 0 );
  signal concat_y_net : std_logic_vector( 5-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 3-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 4-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 4-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  misco <= delay1_q_net;
  assert_dout_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity work.sysgen_concat_f0efcbf4db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 5,
    y_width => 4
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 4,
    x_width => 5,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity work.sysgen_constant_f66fc70f4a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i8",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 2,
    x_width => 5,
    y_width => 3
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity work.sysgen_concat_a67e4bf3eb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '1',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 4,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 4,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity work.sysgen_delay_f801feec0e 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay1 : entity work.sysgen_delay_ea442a75a4 
  port map (
    clr => '0',
    d => concatenate_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/coeff_gen/cosin/invert0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_invert0_x4 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_invert0_x4;
architecture structural of test_low_freq_marion2018_up_invert0_x4 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_douta_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  delay10_q_net <= negate_x0;
  lookup_douta_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay10_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay21_q_net
  );
  delay20 : entity work.sysgen_delay_1ac5ffb933 
  port map (
    clr => '0',
    d => lookup_douta_net,
    clk => clk_net,
    ce => ce_net,
    q => delay20_q_net
  );
  negate : entity work.sysgen_negate_61d9346e5f 
  port map (
    clr => '0',
    ip => lookup_douta_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity work.sysgen_mux_c18a220613 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/coeff_gen/cosin/invert1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_invert1_x4 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_invert1_x4;
architecture structural of test_low_freq_marion2018_up_invert1_x4 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_doutb_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  misco <= delay1_q_net;
  delay8_q_net <= negate_x0;
  lookup_doutb_net <= in_x0;
  delay_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay21_q_net
  );
  delay20 : entity work.sysgen_delay_1ac5ffb933 
  port map (
    clr => '0',
    d => lookup_doutb_net,
    clk => clk_net,
    ce => ce_net,
    q => delay20_q_net
  );
  negate : entity work.sysgen_negate_61d9346e5f 
  port map (
    clr => '0',
    ip => lookup_doutb_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity work.sysgen_mux_c18a220613 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
  delay1 : entity work.sysgen_delay_ea442a75a4 
  port map (
    clr => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/coeff_gen/cosin
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_cosin_x4 is
  port (
    theta : in std_logic_vector( 4-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_cosin_x4;
architecture structural of test_low_freq_marion2018_up_cosin_x4 is 
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 4-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 4-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal delay1_q_net_x0 : std_logic_vector( 73-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_douta_net : std_logic_vector( 18-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal lookup_doutb_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 73-1 downto 0 );
  signal constant_op_net : std_logic_vector( 18-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
begin
  cos <= mux_y_net_x0;
  sin <= mux_y_net;
  misco <= delay1_q_net_x2;
  concat_y_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_convert0 : entity work.test_low_freq_marion2018_up_add_convert0_x4 
  port map (
    theta => assert_dout_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net,
    add => convert2_dout_net
  );
  add_convert1 : entity work.test_low_freq_marion2018_up_add_convert1_x4 
  port map (
    theta => assert_dout_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net_x0,
    add => convert2_dout_net_x0,
    misco => delay1_q_net_x0
  );
  invert0 : entity work.test_low_freq_marion2018_up_invert0_x4 
  port map (
    negate_x0 => delay10_q_net,
    in_x0 => lookup_douta_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  invert1 : entity work.test_low_freq_marion2018_up_invert1_x4 
  port map (
    negate_x0 => delay8_q_net,
    in_x0 => lookup_doutb_net,
    misci => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net,
    misco => delay1_q_net_x2
  );
  constant_x0 : entity work.sysgen_constant_b3090b8ff9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant2 : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  delay : entity work.sysgen_delay_29339b7389 
  port map (
    clr => '0',
    d => delay1_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay10 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay10_q_net
  );
  delay8 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay2_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  assert_x0 : entity work.xlpassthrough 
  generic map (
    din_width => 4,
    dout_width => 4
  )
  port map (
    din => concat_y_net,
    dout => assert_dout_net
  );
  lookup : entity work.test_low_freq_marion2018_up_xldpram_dist 
  generic map (
    addr_width => 4,
    c_address_width => 4,
    c_width => 18,
    core_name0 => "test_low_freq_marion2018_up_dist_mem_gen_v8_0_i2",
    latency => 2
  )
  port map (
    ena => "1",
    enb => "1",
    addra => convert2_dout_net,
    dina => constant_op_net,
    wea => constant2_op_net,
    addrb => convert2_dout_net_x0,
    a_clk => clk_net,
    a_ce => ce_net,
    b_clk => clk_net,
    b_ce => ce_net,
    douta => lookup_douta_net,
    doutb => lookup_doutb_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x26 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x26;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x26 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  mux_y_net_x0 <= re;
  mux_y_net <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_coeff_gen_x7 is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_coeff_gen_x7;
architecture structural of test_low_freq_marion2018_up_coeff_gen_x7 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal slice_y_net : std_logic_vector( 4-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= delay1_q_net;
  mux_y_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bit_reverse : entity work.test_low_freq_marion2018_up_bit_reverse_x4 
  port map (
    in_x0 => slice_y_net,
    out_x0 => concat_y_net_x0
  );
  cosin : entity work.test_low_freq_marion2018_up_cosin_x4 
  port map (
    theta => concat_y_net_x0,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => mux_y_net_x1,
    sin => mux_y_net_x0,
    misco => delay1_q_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x26 
  port map (
    re => mux_y_net_x1,
    im => mux_y_net_x0,
    c => concat_y_net
  );
  counter : entity work.sysgen_counter_5383e42523 
  port map (
    clr => '0',
    rst => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 5,
    new_msb => 8,
    x_width => 9,
    y_width => 4
  )
  port map (
    x => counter_op_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_twiddle_x8 is
  port (
    ai : in std_logic_vector( 36-1 downto 0 );
    bi : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 36-1 downto 0 );
    bwo : out std_logic_vector( 38-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_twiddle_x8;
architecture structural of test_low_freq_marion2018_up_twiddle_x8 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 73-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x0;
  bwo <= concatenate_y_net;
  sync_out <= slice2_y_net;
  reinterpret1_output_port_net_x2 <= ai;
  dmux0_q_net <= bi;
  mux_y_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x21 
  port map (
    din => reinterpret1_output_port_net_x1,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net,
    misco => dmisc_q_net
  );
  bus_create : entity work.test_low_freq_marion2018_up_bus_create_x11 
  port map (
    in1 => dmux0_q_net,
    in2 => mux_y_net,
    in3 => reinterpret1_output_port_net_x2,
    bus_out => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x23 
  port map (
    bus_in => delay1_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  bus_expand1 : entity work.test_low_freq_marion2018_up_bus_expand1_x7 
  port map (
    bus_in => dmisc_q_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_mult : entity work.test_low_freq_marion2018_up_bus_mult_x7 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net,
    misci => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x1,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity work.test_low_freq_marion2018_up_coeff_gen_x7 
  port map (
    rst => mux_y_net,
    misci => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_butterfly_direct_x5 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw_x0 : out std_logic_vector( 36-1 downto 0 );
    a_bw : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_butterfly_direct_x5;
architecture structural of test_low_freq_marion2018_up_butterfly_direct_x5 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 4-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw_x0 <= reinterpret2_output_port_net;
  a_bw <= reinterpret1_output_port_net_x1;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity work.test_low_freq_marion2018_up_bus_add_x9 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x20 
  port map (
    din => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x24 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  bus_norm0 : entity work.test_low_freq_marion2018_up_bus_norm0_x9 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x2
  );
  bus_norm1 : entity work.test_low_freq_marion2018_up_bus_norm1_x9 
  port map (
    din => concatenate_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x3
  );
  bus_scale : entity work.test_low_freq_marion2018_up_bus_scale_x11 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x4
  );
  bus_sub : entity work.test_low_freq_marion2018_up_bus_sub_x9 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  mux : entity work.test_low_freq_marion2018_up_mux_x9 
  port map (
    sel => concatenate_y_net_x7,
    d0 => concatenate_y_net_x2,
    d1 => concatenate_y_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x6
  );
  shift_replicate : entity work.test_low_freq_marion2018_up_shift_replicate_x9 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x7
  );
  twiddle_x0 : entity work.test_low_freq_marion2018_up_twiddle_x8 
  port map (
    ai => reinterpret1_output_port_net,
    bi => dmux0_q_net,
    sync_in => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net_x0,
    bwo => concatenate_y_net_x8,
    sync_out => slice2_y_net
  );
  concat : entity work.sysgen_concat_4b30316a2f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net,
    in1 => concatenate_y_net_x5,
    y => concat_y_net
  );
  delay0 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/delay0/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x16 is
  port (
    bus_in : in std_logic_vector( 5-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 5-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x16;
architecture structural of test_low_freq_marion2018_up_debus_addr_x16 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 5-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 5-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 5-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_f22ae1d90a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 4,
    x_width => 5,
    y_width => 5
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/delay0/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x16 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x16;
architecture structural of test_low_freq_marion2018_up_debus_din_x16 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/delay0/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x16 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x16;
architecture structural of test_low_freq_marion2018_up_debus_we_x16 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/delay0/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x16 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x16;
architecture structural of test_low_freq_marion2018_up_din_bussify_x16 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/delay0/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x167 is
  port (
    in1 : in std_logic_vector( 5-1 downto 0 );
    bus_out : out std_logic_vector( 5-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x167;
architecture structural of test_low_freq_marion2018_up_bussify_x167 is 
  signal reinterpret1_output_port_net : std_logic_vector( 5-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 5-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_f22ae1d90a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/delay0/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x17 is
  port (
    in_x0 : in std_logic_vector( 5-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 5-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x17;
architecture structural of test_low_freq_marion2018_up_rep_addr_x17 is 
  signal reinterpret1_output_port_net : std_logic_vector( 5-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 5-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 5-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  addr0_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x167 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 5
  )
  port map (
    en => '1',
    rst => '1',
    d => addr0_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/delay0/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x166 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x166;
architecture structural of test_low_freq_marion2018_up_bussify_x166 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/delay0/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x17 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x17;
architecture structural of test_low_freq_marion2018_up_rep_we_x17 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  we0_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x166 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => we0_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay0_x6 is
  port (
    addr : in std_logic_vector( 5-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay0_x6;
architecture structural of test_low_freq_marion2018_up_delay0_x6 is 
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 5-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 5-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 5-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x4;
  addr0_op_net <= addr;
  reinterpret1_output_port_net <= din;
  we0_op_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x16 
  port map (
    bus_in => reinterpret1_output_port_net_x1,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x16 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x3
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x16 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_lsb_out1 => slice1_y_net
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x16 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x4
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x17 
  port map (
    in_x0 => addr0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x1
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x17 
  port map (
    in_x0 => we0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x0
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 5,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i9",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x2,
    data_in => reinterpret1_output_port_net_x3,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/delay1/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x15 is
  port (
    bus_in : in std_logic_vector( 5-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 5-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x15;
architecture structural of test_low_freq_marion2018_up_debus_addr_x15 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 5-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 5-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 5-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_f22ae1d90a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 4,
    x_width => 5,
    y_width => 5
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/delay1/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x15 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x15;
architecture structural of test_low_freq_marion2018_up_debus_din_x15 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/delay1/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x15 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x15;
architecture structural of test_low_freq_marion2018_up_debus_we_x15 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/delay1/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x15 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x15;
architecture structural of test_low_freq_marion2018_up_din_bussify_x15 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/delay1/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x165 is
  port (
    in1 : in std_logic_vector( 5-1 downto 0 );
    bus_out : out std_logic_vector( 5-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x165;
architecture structural of test_low_freq_marion2018_up_bussify_x165 is 
  signal reinterpret1_output_port_net : std_logic_vector( 5-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 5-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_f22ae1d90a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/delay1/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x16 is
  port (
    in_x0 : in std_logic_vector( 5-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 5-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x16;
architecture structural of test_low_freq_marion2018_up_rep_addr_x16 is 
  signal reinterpret1_output_port_net : std_logic_vector( 5-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 5-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 5-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  addr1_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x165 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 5
  )
  port map (
    en => '1',
    rst => '1',
    d => addr1_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/delay1/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x164 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x164;
architecture structural of test_low_freq_marion2018_up_bussify_x164 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/delay1/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x16 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x16;
architecture structural of test_low_freq_marion2018_up_rep_we_x16 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  we1_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x164 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => we1_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay1_x6 is
  port (
    addr : in std_logic_vector( 5-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay1_x6;
architecture structural of test_low_freq_marion2018_up_delay1_x6 is 
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 5-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 5-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 5-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x2;
  addr1_op_net <= addr;
  mux1_y_net <= din;
  we1_op_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x15 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x15 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x15 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => slice1_y_net
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x15 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x2
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x16 
  port map (
    in_x0 => addr1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x16 
  port map (
    in_x0 => we1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 5,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i9",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x0,
    data_in => reinterpret1_output_port_net_x1,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => mux1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sync_delay_x7 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sync_delay_x7;
architecture structural of test_low_freq_marion2018_up_sync_delay_x7 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 6-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_e0a13d2f5a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity work.sysgen_constant_8b5e17edc1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity work.sysgen_constant_921a6d51c1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i8",
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity work.sysgen_logical_9927ecae55 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity work.sysgen_mux_868485c831 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity work.sysgen_relational_54125c6a47 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_bc5c068d08 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_5
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_fft_stage_5 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 36-1 downto 0 );
    out2 : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_fft_stage_5;
architecture structural of test_low_freq_marion2018_up_fft_stage_5 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 5-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 5-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
  signal dsync2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din1_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net;
  out2 <= reinterpret1_output_port_net_x3;
  sync_out <= delay0_q_net;
  reinterpret2_output_port_net_x0 <= in1;
  reinterpret1_output_port_net <= in2;
  delay0_q_net_x0 <= sync;
  reint1_output_port_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity work.test_low_freq_marion2018_up_butterfly_direct_x5 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw_x0 => reinterpret2_output_port_net,
    a_bw => reinterpret1_output_port_net_x3,
    sync_out => delay0_q_net
  );
  delay0 : entity work.test_low_freq_marion2018_up_delay0_x6 
  port map (
    addr => addr0_op_net,
    din => reinterpret1_output_port_net,
    we => we0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  delay1 : entity work.test_low_freq_marion2018_up_delay1_x6 
  port map (
    addr => addr1_op_net,
    din => mux1_y_net,
    we => we1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  sync_delay_x3 : entity work.test_low_freq_marion2018_up_sync_delay_x7 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  addr0 : entity work.sysgen_counter_c3185e2666 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => addr0_op_net
  );
  addr1 : entity work.sysgen_counter_c3185e2666 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => addr1_op_net
  );
  counter : entity work.sysgen_counter_c75f1615d2 
  port map (
    clr => '0',
    rst => dsync2_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  din0 : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => din0_q_net
  );
  din1 : entity work.sysgen_delay_3cd33ae1e0 
  port map (
    clr => '0',
    d => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_q_net
  );
  dmux0 : entity work.sysgen_delay_642c988f1f 
  port map (
    clr => '0',
    d => mux0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => dmux0_q_net
  );
  dsync0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => delay0_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dsync0_q_net
  );
  dsync1 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => dsync2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  dsync2 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync2_q_net
  );
  mux0 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x1,
    d1 => din1_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din1_q_net,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  slice0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 4,
    x_width => 32,
    y_width => 1
  )
  port map (
    x => reint1_output_port_net,
    y => slice0_y_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 5,
    new_msb => 5,
    x_width => 6,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
  we0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => we0_op_net
  );
  we1 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => we1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x35 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x35;
architecture structural of test_low_freq_marion2018_up_a_debus_x35 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x35 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x35;
architecture structural of test_low_freq_marion2018_up_b_debus_x35 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x26 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x26;
architecture structural of test_low_freq_marion2018_up_op_bussify_x26 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_add_x8 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_add_x8;
architecture structural of test_low_freq_marion2018_up_bus_add_x8 is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x35 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x35 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x26 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x163 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    in3 : in std_logic_vector( 18-1 downto 0 );
    in4 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x163;
architecture structural of test_low_freq_marion2018_up_bussify_x163 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_148e539863 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_convert/conv1/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x17 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x17;
architecture structural of test_low_freq_marion2018_up_convert_x17 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x32 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x32;
architecture structural of test_low_freq_marion2018_up_conv1_x32 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x17 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_convert/conv2/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x16 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x16;
architecture structural of test_low_freq_marion2018_up_convert_x16 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x8 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x8;
architecture structural of test_low_freq_marion2018_up_conv2_x8 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x16 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_convert/conv3/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x15 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x15;
architecture structural of test_low_freq_marion2018_up_convert_x15 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x6 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x6;
architecture structural of test_low_freq_marion2018_up_conv3_x6 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x15 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_convert/conv4/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x14 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x14;
architecture structural of test_low_freq_marion2018_up_convert_x14 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x5 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x5;
architecture structural of test_low_freq_marion2018_up_conv4_x5 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x14 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x13 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x13;
architecture structural of test_low_freq_marion2018_up_debus_x13 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x10 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x10;
architecture structural of test_low_freq_marion2018_up_bus_convert_x10 is 
  signal concatenate_y_net_x1 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x163 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    in3 => adder_s_net_x1,
    in4 => adder_s_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x32 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x8 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x0
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x6 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x1
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x5 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x2
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x13 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x4 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x4;
architecture structural of test_low_freq_marion2018_up_bus_expand_x4 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x32 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x32;
architecture structural of test_low_freq_marion2018_up_bussify_x32 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x10 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x10;
architecture structural of test_low_freq_marion2018_up_debus_x10 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm0_x1 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm0_x1;
architecture structural of test_low_freq_marion2018_up_bus_norm0_x1 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x32 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x10 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x31 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x31;
architecture structural of test_low_freq_marion2018_up_bussify_x31 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_norm1/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x7 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x7;
architecture structural of test_low_freq_marion2018_up_conv1_x7 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_norm1/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x7 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x7;
architecture structural of test_low_freq_marion2018_up_conv2_x7 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_norm1/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x5 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x5;
architecture structural of test_low_freq_marion2018_up_conv3_x5 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_norm1/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x4 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x4;
architecture structural of test_low_freq_marion2018_up_conv4_x4 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x11 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x11;
architecture structural of test_low_freq_marion2018_up_debus_x11 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm1_x2 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm1_x2;
architecture structural of test_low_freq_marion2018_up_bus_norm1_x2 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x31 
  port map (
    in1 => adder_s_net_x2,
    in2 => adder_s_net_x1,
    in3 => adder_s_net_x0,
    in4 => adder_s_net,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x7 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x2
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x7 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x1
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x5 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x4 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x11 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x30 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x30;
architecture structural of test_low_freq_marion2018_up_bussify_x30 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity work.sysgen_concat_295e1f31f3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x12 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x12;
architecture structural of test_low_freq_marion2018_up_debus_x12 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_scale_x1 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    dout : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_scale_x1;
architecture structural of test_low_freq_marion2018_up_bus_scale_x1 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x30 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x12 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x7 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x7;
architecture structural of test_low_freq_marion2018_up_a_debus_x7 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x7 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x7;
architecture structural of test_low_freq_marion2018_up_b_debus_x7 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x4 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x4;
architecture structural of test_low_freq_marion2018_up_op_bussify_x4 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_sub_x1 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_sub_x1;
architecture structural of test_low_freq_marion2018_up_bus_sub_x1 is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x7 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x7 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x4 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x1 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x1;
architecture structural of test_low_freq_marion2018_up_d_bussify_x1 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x1 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x1;
architecture structural of test_low_freq_marion2018_up_expand0_x1 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x1 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x1;
architecture structural of test_low_freq_marion2018_up_expand1_x1 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x1 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x1;
architecture structural of test_low_freq_marion2018_up_sel_expand_x1 is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/mux
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mux_x1 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 84-1 downto 0 );
    d1 : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_mux_x1;
architecture structural of test_low_freq_marion2018_up_mux_x1 is 
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x1 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x1 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x1 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x1 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x34 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x34;
architecture structural of test_low_freq_marion2018_up_bussify_x34 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity work.sysgen_concat_08a2cc5c64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_shift_replicate_x1 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_shift_replicate_x1;
architecture structural of test_low_freq_marion2018_up_shift_replicate_x1 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x34 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x33 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x33;
architecture structural of test_low_freq_marion2018_up_bussify_x33 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x0 <= in1;
  adder_s_net <= in2;
  concatenate : entity work.sysgen_concat_7d770ef74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x8 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x8;
architecture structural of test_low_freq_marion2018_up_conv1_x8 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x9 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x9;
architecture structural of test_low_freq_marion2018_up_conv2_x9 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x14 is
  port (
    bus_in : in std_logic_vector( 74-1 downto 0 );
    msb_out2 : out std_logic_vector( 37-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x14;
architecture structural of test_low_freq_marion2018_up_debus_x14 is 
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 37-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 73,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x4 is
  port (
    din : in std_logic_vector( 74-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x4;
architecture structural of test_low_freq_marion2018_up_bus_convert_x4 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net;
  reinterpret1_output_port_net_x0 <= din;
  dmisc_q_net_x0 <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x33 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x8 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x9 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x14 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  dmisc : entity work.sysgen_delay_bfa7a413dc 
  port map (
    clr => '0',
    d => dmisc_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_create_x1 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_create_x1;
architecture structural of test_low_freq_marion2018_up_bus_create_x1 is 
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  dmux0_q_net <= in1;
  mux_y_net <= in2;
  reinterpret1_output_port_net <= in3;
  concatenate : entity work.sysgen_concat_58b333c99d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => dmux0_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x5 is
  port (
    bus_in : in std_logic_vector( 73-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x5;
architecture structural of test_low_freq_marion2018_up_bus_expand_x5 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay1_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_aa9d5087ec 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 73,
    y_width => 37
  )
  port map (
    x => delay1_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 72,
    x_width => 73,
    y_width => 36
  )
  port map (
    x => delay1_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand1_x1 is
  port (
    bus_in : in std_logic_vector( 37-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand1_x1;
architecture structural of test_low_freq_marion2018_up_bus_expand1_x1 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 37,
    y_width => 36
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_b_bussify_x1 is
  port (
    in1 : in std_logic_vector( 74-1 downto 0 );
    bus_out : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_b_bussify_x1;
architecture structural of test_low_freq_marion2018_up_a_b_bussify_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_4ffd390cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x6 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x6;
architecture structural of test_low_freq_marion2018_up_a_debus_x6 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x6 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x6;
architecture structural of test_low_freq_marion2018_up_b_debus_x6 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_expand_x1 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_expand_x1;
architecture structural of test_low_freq_marion2018_up_a_expand_x1 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x25 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x25;
architecture structural of test_low_freq_marion2018_up_bussify_x25 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_replicate_x1 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_replicate_x1;
architecture structural of test_low_freq_marion2018_up_a_replicate_x1 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x25 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_expand_x1 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_expand_x1;
architecture structural of test_low_freq_marion2018_up_b_expand_x1 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x24 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x24;
architecture structural of test_low_freq_marion2018_up_bussify_x24 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_replicate_x1 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_replicate_x1;
architecture structural of test_low_freq_marion2018_up_b_replicate_x1 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x24 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x4 is
  port (
    re : in std_logic_vector( 37-1 downto 0 );
    im : in std_logic_vector( 37-1 downto 0 );
    c : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x4;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x4 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity work.sysgen_concat_2e257fd5fc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mult1_x1 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_mult1_x1;
architecture structural of test_low_freq_marion2018_up_mult1_x1 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 36-1 downto 0 );
  signal reim_p_net : std_logic_vector( 36-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 37-1 downto 0 );
  signal rere_p_net : std_logic_vector( 36-1 downto 0 );
  signal imim_p_net : std_logic_vector( 36-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity work.test_low_freq_marion2018_up_a_expand_x1 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity work.test_low_freq_marion2018_up_a_replicate_x1 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity work.test_low_freq_marion2018_up_b_expand_x1 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity work.test_low_freq_marion2018_up_b_replicate_x1 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x4 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  addsub_im : entity work.sysgen_addsub_7e3e023ed9 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  addsub_re : entity work.sysgen_addsub_e3d294daff 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  convert_im : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
  convert_re : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  imim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  rere : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x23 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x23;
architecture structural of test_low_freq_marion2018_up_bussify_x23 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repa_x1 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repa_x1;
architecture structural of test_low_freq_marion2018_up_repa_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x23 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x22 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x22;
architecture structural of test_low_freq_marion2018_up_bussify_x22 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repb_x1 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repb_x1;
architecture structural of test_low_freq_marion2018_up_repb_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x22 
  port map (
    in1 => reinterpret2_output_port_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_mult_x1 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 74-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_mult_x1;
architecture structural of test_low_freq_marion2018_up_bus_mult_x1 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net_x0;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity work.test_low_freq_marion2018_up_a_b_bussify_x1 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x0
  );
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x6 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x6 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity work.test_low_freq_marion2018_up_mult1_x1 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  repa : entity work.test_low_freq_marion2018_up_repa_x1 
  port map (
    in_x0 => concat_y_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity work.test_low_freq_marion2018_up_repb_x1 
  port map (
    in_x0 => reinterpret2_output_port_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmisc : entity work.sysgen_delay_90f99b895d 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/coeff_gen/bit_reverse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bit_reverse_x1 is
  port (
    in_x0 : in std_logic_vector( 5-1 downto 0 );
    out_x0 : out std_logic_vector( 5-1 downto 0 )
  );
end test_low_freq_marion2018_up_bit_reverse_x1;
architecture structural of test_low_freq_marion2018_up_bit_reverse_x1 is 
  signal concat_y_net : std_logic_vector( 5-1 downto 0 );
  signal slice_y_net : std_logic_vector( 5-1 downto 0 );
  signal bit0_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit1_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit2_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit3_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit4_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  slice_y_net <= in_x0;
  bit0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 5,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit0_y_net
  );
  bit1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 5,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit1_y_net
  );
  bit2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 5,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit2_y_net
  );
  bit3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 5,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit3_y_net
  );
  bit4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 4,
    x_width => 5,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit4_y_net
  );
  concat : entity work.sysgen_concat_3bffd3eefd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => bit0_y_net,
    in1 => bit1_y_net,
    in2 => bit2_y_net,
    in3 => bit3_y_net,
    in4 => bit4_y_net,
    y => concat_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/coeff_gen/cosin/add_convert0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_convert0_x1 is
  port (
    theta : in std_logic_vector( 5-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 5-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_convert0_x1;
architecture structural of test_low_freq_marion2018_up_add_convert0_x1 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 5-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 5-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 6-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 5-1 downto 0 );
  signal concat_y_net : std_logic_vector( 6-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 4-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 5-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 5-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  assert_dout_net <= theta;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity work.sysgen_concat_d696823e54 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 4,
    x_width => 6,
    y_width => 5
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 5,
    x_width => 6,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity work.sysgen_constant_1202ca8add 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i8",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 6,
    y_width => 4
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity work.sysgen_concat_e3324e38ee 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 5
  )
  port map (
    en => '1',
    rst => '1',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 5,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 5,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity work.sysgen_delay_cda6898693 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/coeff_gen/cosin/add_convert1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_convert1_x1 is
  port (
    theta : in std_logic_vector( 5-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_convert1_x1;
architecture structural of test_low_freq_marion2018_up_add_convert1_x1 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 5-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 6-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  misco <= delay1_q_net;
  assert_dout_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity work.sysgen_concat_d696823e54 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  quadrant : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 5,
    x_width => 6,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity work.sysgen_constant_1202ca8add 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i8",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  invert : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay1 : entity work.sysgen_delay_ea442a75a4 
  port map (
    clr => '0',
    d => concatenate_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/coeff_gen/cosin/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_c_to_ri_x1 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_c_to_ri_x1;
architecture structural of test_low_freq_marion2018_up_c_to_ri_x1 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom_data_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  rom_data_net <= c;
  force_im : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => rom_data_net,
    y => slice_im_y_net
  );
  slice_re : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => rom_data_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/coeff_gen/cosin/invert0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_invert0_x1 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_invert0_x1;
architecture structural of test_low_freq_marion2018_up_invert0_x1 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  delay10_q_net <= negate_x0;
  force_re_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay10_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay21_q_net
  );
  delay20 : entity work.sysgen_delay_1ac5ffb933 
  port map (
    clr => '0',
    d => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay20_q_net
  );
  negate : entity work.sysgen_negate_61d9346e5f 
  port map (
    clr => '0',
    ip => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity work.sysgen_mux_c18a220613 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/coeff_gen/cosin/invert1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_invert1_x1 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_invert1_x1;
architecture structural of test_low_freq_marion2018_up_invert1_x1 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  misco <= delay1_q_net;
  delay8_q_net <= negate_x0;
  force_im_output_port_net <= in_x0;
  delay_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay21_q_net
  );
  delay20 : entity work.sysgen_delay_1ac5ffb933 
  port map (
    clr => '0',
    d => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay20_q_net
  );
  negate : entity work.sysgen_negate_61d9346e5f 
  port map (
    clr => '0',
    ip => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity work.sysgen_mux_c18a220613 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
  delay1 : entity work.sysgen_delay_ea442a75a4 
  port map (
    clr => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/coeff_gen/cosin
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_cosin_x1 is
  port (
    theta : in std_logic_vector( 5-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_cosin_x1;
architecture structural of test_low_freq_marion2018_up_cosin_x1 is 
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 5-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 5-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 5-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 73-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom_data_net : std_logic_vector( 36-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 73-1 downto 0 );
begin
  cos <= mux_y_net_x0;
  sin <= mux_y_net;
  misco <= delay1_q_net;
  concat_y_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_convert0 : entity work.test_low_freq_marion2018_up_add_convert0_x1 
  port map (
    theta => assert_dout_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net,
    add => convert2_dout_net
  );
  add_convert1 : entity work.test_low_freq_marion2018_up_add_convert1_x1 
  port map (
    theta => assert_dout_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net_x0,
    misco => delay1_q_net_x2
  );
  c_to_ri : entity work.test_low_freq_marion2018_up_c_to_ri_x1 
  port map (
    c => rom_data_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  invert0 : entity work.test_low_freq_marion2018_up_invert0_x1 
  port map (
    negate_x0 => delay10_q_net,
    in_x0 => force_re_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  invert1 : entity work.test_low_freq_marion2018_up_invert1_x1 
  port map (
    negate_x0 => delay8_q_net,
    in_x0 => force_im_output_port_net,
    misci => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net,
    misco => delay1_q_net
  );
  delay : entity work.sysgen_delay_29339b7389 
  port map (
    clr => '0',
    d => delay1_q_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay10 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay10_q_net
  );
  delay8 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay2_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  rom : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i10",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => convert2_dout_net,
    clk => clk_net,
    ce => ce_net,
    data => rom_data_net
  );
  assert_x0 : entity work.xlpassthrough 
  generic map (
    din_width => 5,
    dout_width => 5
  )
  port map (
    din => concat_y_net,
    dout => assert_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x3 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x3;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x3 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  mux_y_net_x0 <= re;
  mux_y_net <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_coeff_gen_x1 is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_coeff_gen_x1;
architecture structural of test_low_freq_marion2018_up_coeff_gen_x1 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 5-1 downto 0 );
  signal slice_y_net : std_logic_vector( 5-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= delay1_q_net;
  mux_y_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bit_reverse : entity work.test_low_freq_marion2018_up_bit_reverse_x1 
  port map (
    in_x0 => slice_y_net,
    out_x0 => concat_y_net_x0
  );
  cosin : entity work.test_low_freq_marion2018_up_cosin_x1 
  port map (
    theta => concat_y_net_x0,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => mux_y_net_x1,
    sin => mux_y_net_x0,
    misco => delay1_q_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x3 
  port map (
    re => mux_y_net_x1,
    im => mux_y_net_x0,
    c => concat_y_net
  );
  counter : entity work.sysgen_counter_5383e42523 
  port map (
    clr => '0',
    rst => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 8,
    x_width => 9,
    y_width => 5
  )
  port map (
    x => counter_op_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_twiddle_x1 is
  port (
    ai : in std_logic_vector( 36-1 downto 0 );
    bi : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 36-1 downto 0 );
    bwo : out std_logic_vector( 38-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_twiddle_x1;
architecture structural of test_low_freq_marion2018_up_twiddle_x1 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 73-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x0;
  bwo <= concatenate_y_net;
  sync_out <= slice2_y_net;
  reinterpret1_output_port_net_x2 <= ai;
  dmux0_q_net <= bi;
  mux_y_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x4 
  port map (
    din => reinterpret1_output_port_net_x1,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net,
    misco => dmisc_q_net
  );
  bus_create : entity work.test_low_freq_marion2018_up_bus_create_x1 
  port map (
    in1 => dmux0_q_net,
    in2 => mux_y_net,
    in3 => reinterpret1_output_port_net_x2,
    bus_out => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x5 
  port map (
    bus_in => delay1_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  bus_expand1 : entity work.test_low_freq_marion2018_up_bus_expand1_x1 
  port map (
    bus_in => dmisc_q_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_mult : entity work.test_low_freq_marion2018_up_bus_mult_x1 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net,
    misci => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x1,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity work.test_low_freq_marion2018_up_coeff_gen_x1 
  port map (
    rst => mux_y_net,
    misci => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_butterfly_direct_x6 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw_x0 : out std_logic_vector( 36-1 downto 0 );
    a_bw : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_butterfly_direct_x6;
architecture structural of test_low_freq_marion2018_up_butterfly_direct_x6 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 4-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw_x0 <= reinterpret2_output_port_net;
  a_bw <= reinterpret1_output_port_net_x1;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity work.test_low_freq_marion2018_up_bus_add_x8 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x10 
  port map (
    din => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x4 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  bus_norm0 : entity work.test_low_freq_marion2018_up_bus_norm0_x1 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x2
  );
  bus_norm1 : entity work.test_low_freq_marion2018_up_bus_norm1_x2 
  port map (
    din => concatenate_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x3
  );
  bus_scale : entity work.test_low_freq_marion2018_up_bus_scale_x1 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x4
  );
  bus_sub : entity work.test_low_freq_marion2018_up_bus_sub_x1 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  mux : entity work.test_low_freq_marion2018_up_mux_x1 
  port map (
    sel => concatenate_y_net_x7,
    d0 => concatenate_y_net_x2,
    d1 => concatenate_y_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x6
  );
  shift_replicate : entity work.test_low_freq_marion2018_up_shift_replicate_x1 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x7
  );
  twiddle_x0 : entity work.test_low_freq_marion2018_up_twiddle_x1 
  port map (
    ai => reinterpret1_output_port_net,
    bi => dmux0_q_net,
    sync_in => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net_x0,
    bwo => concatenate_y_net_x8,
    sync_out => slice2_y_net
  );
  concat : entity work.sysgen_concat_4b30316a2f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net,
    in1 => concatenate_y_net_x5,
    y => concat_y_net
  );
  delay0 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay0/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr;
architecture structural of test_low_freq_marion2018_up_debus_addr is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_96fb9d9b8f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay0/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din;
architecture structural of test_low_freq_marion2018_up_debus_din is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay0/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we;
architecture structural of test_low_freq_marion2018_up_debus_we is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay0/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify;
architecture structural of test_low_freq_marion2018_up_din_bussify is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay0/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x21 is
  port (
    in1 : in std_logic_vector( 4-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x21;
architecture structural of test_low_freq_marion2018_up_bussify_x21 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 4-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_96fb9d9b8f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay0/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr is
  port (
    in_x0 : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr;
architecture structural of test_low_freq_marion2018_up_rep_addr is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 4-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  addr0_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x21 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '1',
    d => addr0_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay0/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x29 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x29;
architecture structural of test_low_freq_marion2018_up_bussify_x29 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay0/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x0;
architecture structural of test_low_freq_marion2018_up_rep_we_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  we0_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x29 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => we0_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay0_x1 is
  port (
    addr : in std_logic_vector( 4-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay0_x1;
architecture structural of test_low_freq_marion2018_up_delay0_x1 is 
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x4;
  addr0_op_net <= addr;
  reinterpret1_output_port_net <= din;
  we0_op_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr 
  port map (
    bus_in => reinterpret1_output_port_net_x1,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x3
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_lsb_out1 => slice1_y_net
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x4
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr 
  port map (
    in_x0 => addr0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x1
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x0 
  port map (
    in_x0 => we0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x0
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 4,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i11",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x2,
    data_in => reinterpret1_output_port_net_x3,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x0 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x0;
architecture structural of test_low_freq_marion2018_up_debus_addr_x0 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_96fb9d9b8f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 4,
    y_width => 4
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x0 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x0;
architecture structural of test_low_freq_marion2018_up_debus_din_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x0 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x0;
architecture structural of test_low_freq_marion2018_up_debus_we_x0 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x0 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x0;
architecture structural of test_low_freq_marion2018_up_din_bussify_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x28 is
  port (
    in1 : in std_logic_vector( 4-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x28;
architecture structural of test_low_freq_marion2018_up_bussify_x28 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 4-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_96fb9d9b8f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x0 is
  port (
    in_x0 : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x0;
architecture structural of test_low_freq_marion2018_up_rep_addr_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 4-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  addr1_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x28 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '1',
    d => addr1_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x27 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x27;
architecture structural of test_low_freq_marion2018_up_bussify_x27 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we;
architecture structural of test_low_freq_marion2018_up_rep_we is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  we1_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x27 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => we1_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay1_x1 is
  port (
    addr : in std_logic_vector( 4-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay1_x1;
architecture structural of test_low_freq_marion2018_up_delay1_x1 is 
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 4-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x2;
  addr1_op_net <= addr;
  mux1_y_net <= din;
  we1_op_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x0 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x0 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x0 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => slice1_y_net
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x0 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x2
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x0 
  port map (
    in_x0 => addr1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we 
  port map (
    in_x0 => we1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 4,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i11",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x0,
    data_in => reinterpret1_output_port_net_x1,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => mux1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sync_delay_x1 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sync_delay_x1;
architecture structural of test_low_freq_marion2018_up_sync_delay_x1 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 5-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 5-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_a860fc7df6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity work.sysgen_constant_798f32ef4c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity work.sysgen_constant_2ae83096cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i9",
    op_arith => xlUnsigned,
    op_width => 5
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity work.sysgen_logical_9927ecae55 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity work.sysgen_mux_868485c831 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity work.sysgen_relational_75cd926dcb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_343e9ffb62 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_6
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_fft_stage_6 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 36-1 downto 0 );
    out2 : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_fft_stage_6;
architecture structural of test_low_freq_marion2018_up_fft_stage_6 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 4-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 4-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 5-1 downto 0 );
  signal dsync2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din1_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net;
  out2 <= reinterpret1_output_port_net_x3;
  sync_out <= delay0_q_net;
  reinterpret2_output_port_net_x0 <= in1;
  reinterpret1_output_port_net <= in2;
  delay0_q_net_x0 <= sync;
  reint1_output_port_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity work.test_low_freq_marion2018_up_butterfly_direct_x6 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw_x0 => reinterpret2_output_port_net,
    a_bw => reinterpret1_output_port_net_x3,
    sync_out => delay0_q_net
  );
  delay0 : entity work.test_low_freq_marion2018_up_delay0_x1 
  port map (
    addr => addr0_op_net,
    din => reinterpret1_output_port_net,
    we => we0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  delay1 : entity work.test_low_freq_marion2018_up_delay1_x1 
  port map (
    addr => addr1_op_net,
    din => mux1_y_net,
    we => we1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  sync_delay_x3 : entity work.test_low_freq_marion2018_up_sync_delay_x1 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  addr0 : entity work.sysgen_counter_f767a47ea2 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => addr0_op_net
  );
  addr1 : entity work.sysgen_counter_f767a47ea2 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => addr1_op_net
  );
  counter : entity work.sysgen_counter_b7af15bc5e 
  port map (
    clr => '0',
    rst => dsync2_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  din0 : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => din0_q_net
  );
  din1 : entity work.sysgen_delay_3cd33ae1e0 
  port map (
    clr => '0',
    d => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_q_net
  );
  dmux0 : entity work.sysgen_delay_642c988f1f 
  port map (
    clr => '0',
    d => mux0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => dmux0_q_net
  );
  dsync0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => delay0_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dsync0_q_net
  );
  dsync1 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => dsync2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  dsync2 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync2_q_net
  );
  mux0 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x1,
    d1 => din1_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din1_q_net,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  slice0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 5,
    new_msb => 5,
    x_width => 32,
    y_width => 1
  )
  port map (
    x => reint1_output_port_net,
    y => slice0_y_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 4,
    x_width => 5,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
  we0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => we0_op_net
  );
  we1 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => we1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x5 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x5;
architecture structural of test_low_freq_marion2018_up_a_debus_x5 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x5 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x5;
architecture structural of test_low_freq_marion2018_up_b_debus_x5 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x3 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x3;
architecture structural of test_low_freq_marion2018_up_op_bussify_x3 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_add_x1 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_add_x1;
architecture structural of test_low_freq_marion2018_up_bus_add_x1 is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x5 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x5 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x3 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x26 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    in3 : in std_logic_vector( 18-1 downto 0 );
    in4 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x26;
architecture structural of test_low_freq_marion2018_up_bussify_x26 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_148e539863 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_convert/conv1/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x13 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x13;
architecture structural of test_low_freq_marion2018_up_convert_x13 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x6 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x6;
architecture structural of test_low_freq_marion2018_up_conv1_x6 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x13 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_convert/conv2/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x12 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x12;
architecture structural of test_low_freq_marion2018_up_convert_x12 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x6 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x6;
architecture structural of test_low_freq_marion2018_up_conv2_x6 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x12 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_convert/conv3/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x11 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x11;
architecture structural of test_low_freq_marion2018_up_convert_x11 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x4 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x4;
architecture structural of test_low_freq_marion2018_up_conv3_x4 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x11 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_convert/conv4/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x22 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x22;
architecture structural of test_low_freq_marion2018_up_convert_x22 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x6 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x6;
architecture structural of test_low_freq_marion2018_up_conv4_x6 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x22 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x19 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x19;
architecture structural of test_low_freq_marion2018_up_debus_x19 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x3 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x3;
architecture structural of test_low_freq_marion2018_up_bus_convert_x3 is 
  signal concatenate_y_net_x1 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x26 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    in3 => adder_s_net_x1,
    in4 => adder_s_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x6 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x6 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x0
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x4 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x1
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x6 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x2
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x19 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x6 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x6;
architecture structural of test_low_freq_marion2018_up_bus_expand_x6 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x45 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x45;
architecture structural of test_low_freq_marion2018_up_bussify_x45 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x18 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x18;
architecture structural of test_low_freq_marion2018_up_debus_x18 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm0_x2 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm0_x2;
architecture structural of test_low_freq_marion2018_up_bus_norm0_x2 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x45 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x18 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x44 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x44;
architecture structural of test_low_freq_marion2018_up_bussify_x44 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_norm1/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x10 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x10;
architecture structural of test_low_freq_marion2018_up_conv1_x10 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_norm1/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x11 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x11;
architecture structural of test_low_freq_marion2018_up_conv2_x11 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_norm1/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x8 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x8;
architecture structural of test_low_freq_marion2018_up_conv3_x8 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_norm1/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x8 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x8;
architecture structural of test_low_freq_marion2018_up_conv4_x8 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x17 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x17;
architecture structural of test_low_freq_marion2018_up_debus_x17 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm1_x3 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm1_x3;
architecture structural of test_low_freq_marion2018_up_bus_norm1_x3 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x44 
  port map (
    in1 => adder_s_net_x2,
    in2 => adder_s_net_x1,
    in3 => adder_s_net_x0,
    in4 => adder_s_net,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x10 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x2
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x11 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x1
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x8 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x8 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x17 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x43 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x43;
architecture structural of test_low_freq_marion2018_up_bussify_x43 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity work.sysgen_concat_295e1f31f3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x16 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x16;
architecture structural of test_low_freq_marion2018_up_debus_x16 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_scale_x2 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    dout : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_scale_x2;
architecture structural of test_low_freq_marion2018_up_bus_scale_x2 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x43 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x16 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x9 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x9;
architecture structural of test_low_freq_marion2018_up_a_debus_x9 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x9 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x9;
architecture structural of test_low_freq_marion2018_up_b_debus_x9 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x6 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x6;
architecture structural of test_low_freq_marion2018_up_op_bussify_x6 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_sub_x2 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_sub_x2;
architecture structural of test_low_freq_marion2018_up_bus_sub_x2 is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x9 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x9 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x6 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x2 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x2;
architecture structural of test_low_freq_marion2018_up_d_bussify_x2 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x2 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x2;
architecture structural of test_low_freq_marion2018_up_expand0_x2 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x2 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x2;
architecture structural of test_low_freq_marion2018_up_expand1_x2 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x2 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x2;
architecture structural of test_low_freq_marion2018_up_sel_expand_x2 is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/mux
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mux_x2 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 84-1 downto 0 );
    d1 : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_mux_x2;
architecture structural of test_low_freq_marion2018_up_mux_x2 is 
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x2 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x2 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x2 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x2 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x48 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x48;
architecture structural of test_low_freq_marion2018_up_bussify_x48 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity work.sysgen_concat_08a2cc5c64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_shift_replicate_x2 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_shift_replicate_x2;
architecture structural of test_low_freq_marion2018_up_shift_replicate_x2 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x48 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x47 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x47;
architecture structural of test_low_freq_marion2018_up_bussify_x47 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x0 <= in1;
  adder_s_net <= in2;
  concatenate : entity work.sysgen_concat_7d770ef74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x11 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x11;
architecture structural of test_low_freq_marion2018_up_conv1_x11 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x12 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x12;
architecture structural of test_low_freq_marion2018_up_conv2_x12 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x20 is
  port (
    bus_in : in std_logic_vector( 74-1 downto 0 );
    msb_out2 : out std_logic_vector( 37-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x20;
architecture structural of test_low_freq_marion2018_up_debus_x20 is 
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 37-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 73,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x6 is
  port (
    din : in std_logic_vector( 74-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x6;
architecture structural of test_low_freq_marion2018_up_bus_convert_x6 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net;
  reinterpret1_output_port_net_x0 <= din;
  dmisc_q_net_x0 <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x47 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x11 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x12 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x20 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  dmisc : entity work.sysgen_delay_bfa7a413dc 
  port map (
    clr => '0',
    d => dmisc_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_create_x2 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_create_x2;
architecture structural of test_low_freq_marion2018_up_bus_create_x2 is 
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  dmux0_q_net <= in1;
  mux_y_net <= in2;
  reinterpret1_output_port_net <= in3;
  concatenate : entity work.sysgen_concat_58b333c99d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => dmux0_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x7 is
  port (
    bus_in : in std_logic_vector( 73-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x7;
architecture structural of test_low_freq_marion2018_up_bus_expand_x7 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay1_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_aa9d5087ec 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 73,
    y_width => 37
  )
  port map (
    x => delay1_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 72,
    x_width => 73,
    y_width => 36
  )
  port map (
    x => delay1_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand1_x2 is
  port (
    bus_in : in std_logic_vector( 37-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand1_x2;
architecture structural of test_low_freq_marion2018_up_bus_expand1_x2 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 37,
    y_width => 36
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_b_bussify_x2 is
  port (
    in1 : in std_logic_vector( 74-1 downto 0 );
    bus_out : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_b_bussify_x2;
architecture structural of test_low_freq_marion2018_up_a_b_bussify_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_4ffd390cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x10 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x10;
architecture structural of test_low_freq_marion2018_up_a_debus_x10 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x10 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x10;
architecture structural of test_low_freq_marion2018_up_b_debus_x10 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_expand_x2 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_expand_x2;
architecture structural of test_low_freq_marion2018_up_a_expand_x2 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x46 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x46;
architecture structural of test_low_freq_marion2018_up_bussify_x46 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_replicate_x2 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_replicate_x2;
architecture structural of test_low_freq_marion2018_up_a_replicate_x2 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x46 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_expand_x2 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_expand_x2;
architecture structural of test_low_freq_marion2018_up_b_expand_x2 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x39 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x39;
architecture structural of test_low_freq_marion2018_up_bussify_x39 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_replicate_x2 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_replicate_x2;
architecture structural of test_low_freq_marion2018_up_b_replicate_x2 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x39 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x6 is
  port (
    re : in std_logic_vector( 37-1 downto 0 );
    im : in std_logic_vector( 37-1 downto 0 );
    c : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x6;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x6 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity work.sysgen_concat_2e257fd5fc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mult1_x2 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_mult1_x2;
architecture structural of test_low_freq_marion2018_up_mult1_x2 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 36-1 downto 0 );
  signal reim_p_net : std_logic_vector( 36-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 37-1 downto 0 );
  signal rere_p_net : std_logic_vector( 36-1 downto 0 );
  signal imim_p_net : std_logic_vector( 36-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity work.test_low_freq_marion2018_up_a_expand_x2 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity work.test_low_freq_marion2018_up_a_replicate_x2 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity work.test_low_freq_marion2018_up_b_expand_x2 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity work.test_low_freq_marion2018_up_b_replicate_x2 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x6 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  addsub_im : entity work.sysgen_addsub_7e3e023ed9 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  addsub_re : entity work.sysgen_addsub_e3d294daff 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  convert_im : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
  convert_re : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  imim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  rere : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x38 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x38;
architecture structural of test_low_freq_marion2018_up_bussify_x38 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repa_x2 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repa_x2;
architecture structural of test_low_freq_marion2018_up_repa_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x38 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x37 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x37;
architecture structural of test_low_freq_marion2018_up_bussify_x37 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repb_x2 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repb_x2;
architecture structural of test_low_freq_marion2018_up_repb_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x37 
  port map (
    in1 => reinterpret2_output_port_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_mult_x2 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 74-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_mult_x2;
architecture structural of test_low_freq_marion2018_up_bus_mult_x2 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net_x0;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity work.test_low_freq_marion2018_up_a_b_bussify_x2 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x0
  );
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x10 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x10 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity work.test_low_freq_marion2018_up_mult1_x2 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  repa : entity work.test_low_freq_marion2018_up_repa_x2 
  port map (
    in_x0 => concat_y_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity work.test_low_freq_marion2018_up_repb_x2 
  port map (
    in_x0 => reinterpret2_output_port_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmisc : entity work.sysgen_delay_90f99b895d 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/coeff_gen/bit_reverse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bit_reverse_x2 is
  port (
    in_x0 : in std_logic_vector( 6-1 downto 0 );
    out_x0 : out std_logic_vector( 6-1 downto 0 )
  );
end test_low_freq_marion2018_up_bit_reverse_x2;
architecture structural of test_low_freq_marion2018_up_bit_reverse_x2 is 
  signal concat_y_net : std_logic_vector( 6-1 downto 0 );
  signal slice_y_net : std_logic_vector( 6-1 downto 0 );
  signal bit0_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit1_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit2_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit3_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit4_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit5_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  slice_y_net <= in_x0;
  bit0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 6,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit0_y_net
  );
  bit1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 6,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit1_y_net
  );
  bit2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 6,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit2_y_net
  );
  bit3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 6,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit3_y_net
  );
  bit4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 4,
    x_width => 6,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit4_y_net
  );
  bit5 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 5,
    new_msb => 5,
    x_width => 6,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit5_y_net
  );
  concat : entity work.sysgen_concat_0dcbe61da6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => bit0_y_net,
    in1 => bit1_y_net,
    in2 => bit2_y_net,
    in3 => bit3_y_net,
    in4 => bit4_y_net,
    in5 => bit5_y_net,
    y => concat_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/coeff_gen/cosin/add_convert0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_convert0_x2 is
  port (
    theta : in std_logic_vector( 6-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 6-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_convert0_x2;
architecture structural of test_low_freq_marion2018_up_add_convert0_x2 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 6-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 6-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 7-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 6-1 downto 0 );
  signal concat_y_net : std_logic_vector( 7-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 5-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 6-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 6-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  assert_dout_net <= theta;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity work.sysgen_concat_a6e0119ffc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 5,
    x_width => 7,
    y_width => 6
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 5,
    new_msb => 6,
    x_width => 7,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity work.sysgen_constant_1202ca8add 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i8",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 4,
    x_width => 7,
    y_width => 5
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity work.sysgen_concat_6f1baa6854 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 6
  )
  port map (
    en => '1',
    rst => '1',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 6,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 6,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity work.sysgen_delay_6de36c2592 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/coeff_gen/cosin/add_convert1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_convert1_x2 is
  port (
    theta : in std_logic_vector( 6-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_convert1_x2;
architecture structural of test_low_freq_marion2018_up_add_convert1_x2 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 6-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 7-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  misco <= delay1_q_net;
  assert_dout_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity work.sysgen_concat_a6e0119ffc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  quadrant : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 5,
    new_msb => 6,
    x_width => 7,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity work.sysgen_constant_1202ca8add 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i8",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  invert : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay1 : entity work.sysgen_delay_ea442a75a4 
  port map (
    clr => '0',
    d => concatenate_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/coeff_gen/cosin/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_c_to_ri_x2 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_c_to_ri_x2;
architecture structural of test_low_freq_marion2018_up_c_to_ri_x2 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom_data_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  rom_data_net <= c;
  force_im : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => rom_data_net,
    y => slice_im_y_net
  );
  slice_re : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => rom_data_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/coeff_gen/cosin/invert0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_invert0_x2 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_invert0_x2;
architecture structural of test_low_freq_marion2018_up_invert0_x2 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  delay10_q_net <= negate_x0;
  force_re_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay10_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay21_q_net
  );
  delay20 : entity work.sysgen_delay_1ac5ffb933 
  port map (
    clr => '0',
    d => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay20_q_net
  );
  negate : entity work.sysgen_negate_61d9346e5f 
  port map (
    clr => '0',
    ip => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity work.sysgen_mux_c18a220613 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/coeff_gen/cosin/invert1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_invert1_x2 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_invert1_x2;
architecture structural of test_low_freq_marion2018_up_invert1_x2 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  misco <= delay1_q_net;
  delay8_q_net <= negate_x0;
  force_im_output_port_net <= in_x0;
  delay_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay21_q_net
  );
  delay20 : entity work.sysgen_delay_1ac5ffb933 
  port map (
    clr => '0',
    d => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay20_q_net
  );
  negate : entity work.sysgen_negate_61d9346e5f 
  port map (
    clr => '0',
    ip => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity work.sysgen_mux_c18a220613 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
  delay1 : entity work.sysgen_delay_ea442a75a4 
  port map (
    clr => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/coeff_gen/cosin
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_cosin_x2 is
  port (
    theta : in std_logic_vector( 6-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_cosin_x2;
architecture structural of test_low_freq_marion2018_up_cosin_x2 is 
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 6-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 6-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 6-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 73-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom_data_net : std_logic_vector( 36-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 73-1 downto 0 );
begin
  cos <= mux_y_net_x0;
  sin <= mux_y_net;
  misco <= delay1_q_net;
  concat_y_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_convert0 : entity work.test_low_freq_marion2018_up_add_convert0_x2 
  port map (
    theta => assert_dout_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net,
    add => convert2_dout_net
  );
  add_convert1 : entity work.test_low_freq_marion2018_up_add_convert1_x2 
  port map (
    theta => assert_dout_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net_x0,
    misco => delay1_q_net_x2
  );
  c_to_ri : entity work.test_low_freq_marion2018_up_c_to_ri_x2 
  port map (
    c => rom_data_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  invert0 : entity work.test_low_freq_marion2018_up_invert0_x2 
  port map (
    negate_x0 => delay10_q_net,
    in_x0 => force_re_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  invert1 : entity work.test_low_freq_marion2018_up_invert1_x2 
  port map (
    negate_x0 => delay8_q_net,
    in_x0 => force_im_output_port_net,
    misci => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net,
    misco => delay1_q_net
  );
  delay : entity work.sysgen_delay_29339b7389 
  port map (
    clr => '0',
    d => delay1_q_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay10 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay10_q_net
  );
  delay8 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay2_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  rom : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i12",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => convert2_dout_net,
    clk => clk_net,
    ce => ce_net,
    data => rom_data_net
  );
  assert_x0 : entity work.xlpassthrough 
  generic map (
    din_width => 6,
    dout_width => 6
  )
  port map (
    din => concat_y_net,
    dout => assert_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x5 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x5;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x5 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  mux_y_net_x0 <= re;
  mux_y_net <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_coeff_gen_x2 is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_coeff_gen_x2;
architecture structural of test_low_freq_marion2018_up_coeff_gen_x2 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 6-1 downto 0 );
  signal slice_y_net : std_logic_vector( 6-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= delay1_q_net;
  mux_y_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bit_reverse : entity work.test_low_freq_marion2018_up_bit_reverse_x2 
  port map (
    in_x0 => slice_y_net,
    out_x0 => concat_y_net_x0
  );
  cosin : entity work.test_low_freq_marion2018_up_cosin_x2 
  port map (
    theta => concat_y_net_x0,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => mux_y_net_x1,
    sin => mux_y_net_x0,
    misco => delay1_q_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x5 
  port map (
    re => mux_y_net_x1,
    im => mux_y_net_x0,
    c => concat_y_net
  );
  counter : entity work.sysgen_counter_5383e42523 
  port map (
    clr => '0',
    rst => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 8,
    x_width => 9,
    y_width => 6
  )
  port map (
    x => counter_op_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_twiddle_x2 is
  port (
    ai : in std_logic_vector( 36-1 downto 0 );
    bi : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 36-1 downto 0 );
    bwo : out std_logic_vector( 38-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_twiddle_x2;
architecture structural of test_low_freq_marion2018_up_twiddle_x2 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 73-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x0;
  bwo <= concatenate_y_net;
  sync_out <= slice2_y_net;
  reinterpret1_output_port_net_x2 <= ai;
  dmux0_q_net <= bi;
  mux_y_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x6 
  port map (
    din => reinterpret1_output_port_net_x1,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net,
    misco => dmisc_q_net
  );
  bus_create : entity work.test_low_freq_marion2018_up_bus_create_x2 
  port map (
    in1 => dmux0_q_net,
    in2 => mux_y_net,
    in3 => reinterpret1_output_port_net_x2,
    bus_out => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x7 
  port map (
    bus_in => delay1_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  bus_expand1 : entity work.test_low_freq_marion2018_up_bus_expand1_x2 
  port map (
    bus_in => dmisc_q_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_mult : entity work.test_low_freq_marion2018_up_bus_mult_x2 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net,
    misci => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x1,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity work.test_low_freq_marion2018_up_coeff_gen_x2 
  port map (
    rst => mux_y_net,
    misci => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_butterfly_direct_x0 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw_x0 : out std_logic_vector( 36-1 downto 0 );
    a_bw : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_butterfly_direct_x0;
architecture structural of test_low_freq_marion2018_up_butterfly_direct_x0 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 4-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw_x0 <= reinterpret2_output_port_net;
  a_bw <= reinterpret1_output_port_net_x1;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity work.test_low_freq_marion2018_up_bus_add_x1 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x3 
  port map (
    din => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x6 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  bus_norm0 : entity work.test_low_freq_marion2018_up_bus_norm0_x2 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x2
  );
  bus_norm1 : entity work.test_low_freq_marion2018_up_bus_norm1_x3 
  port map (
    din => concatenate_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x3
  );
  bus_scale : entity work.test_low_freq_marion2018_up_bus_scale_x2 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x4
  );
  bus_sub : entity work.test_low_freq_marion2018_up_bus_sub_x2 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  mux : entity work.test_low_freq_marion2018_up_mux_x2 
  port map (
    sel => concatenate_y_net_x7,
    d0 => concatenate_y_net_x2,
    d1 => concatenate_y_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x6
  );
  shift_replicate : entity work.test_low_freq_marion2018_up_shift_replicate_x2 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x7
  );
  twiddle_x0 : entity work.test_low_freq_marion2018_up_twiddle_x2 
  port map (
    ai => reinterpret1_output_port_net,
    bi => dmux0_q_net,
    sync_in => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net_x0,
    bwo => concatenate_y_net_x8,
    sync_out => slice2_y_net
  );
  concat : entity work.sysgen_concat_4b30316a2f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net,
    in1 => concatenate_y_net_x5,
    y => concat_y_net
  );
  delay0 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/delay0/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x2 is
  port (
    bus_in : in std_logic_vector( 3-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 3-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x2;
architecture structural of test_low_freq_marion2018_up_debus_addr_x2 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 3-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 3-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 3-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_fba034912b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 2,
    x_width => 3,
    y_width => 3
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/delay0/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x1 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x1;
architecture structural of test_low_freq_marion2018_up_debus_din_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/delay0/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x1 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x1;
architecture structural of test_low_freq_marion2018_up_debus_we_x1 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/delay0/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x1 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x1;
architecture structural of test_low_freq_marion2018_up_din_bussify_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/delay0/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x36 is
  port (
    in1 : in std_logic_vector( 3-1 downto 0 );
    bus_out : out std_logic_vector( 3-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x36;
architecture structural of test_low_freq_marion2018_up_bussify_x36 is 
  signal reinterpret1_output_port_net : std_logic_vector( 3-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 3-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_fba034912b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/delay0/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x1 is
  port (
    in_x0 : in std_logic_vector( 3-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 3-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x1;
architecture structural of test_low_freq_marion2018_up_rep_addr_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 3-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 3-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  addr0_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x36 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 3
  )
  port map (
    en => '1',
    rst => '1',
    d => addr0_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/delay0/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x35 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x35;
architecture structural of test_low_freq_marion2018_up_bussify_x35 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/delay0/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x1 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x1;
architecture structural of test_low_freq_marion2018_up_rep_we_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  we0_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x35 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => we0_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay0_x2 is
  port (
    addr : in std_logic_vector( 3-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay0_x2;
architecture structural of test_low_freq_marion2018_up_delay0_x2 is 
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 3-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 3-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 3-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x4;
  addr0_op_net <= addr;
  reinterpret1_output_port_net <= din;
  we0_op_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x2 
  port map (
    bus_in => reinterpret1_output_port_net_x1,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x1 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x3
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x1 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_lsb_out1 => slice1_y_net
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x1 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x4
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x1 
  port map (
    in_x0 => addr0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x1
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x1 
  port map (
    in_x0 => we0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x0
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 3,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i13",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x2,
    data_in => reinterpret1_output_port_net_x3,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/delay1/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x1 is
  port (
    bus_in : in std_logic_vector( 3-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 3-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x1;
architecture structural of test_low_freq_marion2018_up_debus_addr_x1 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 3-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 3-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 3-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_fba034912b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 2,
    x_width => 3,
    y_width => 3
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/delay1/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x2 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x2;
architecture structural of test_low_freq_marion2018_up_debus_din_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/delay1/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x2 is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x2;
architecture structural of test_low_freq_marion2018_up_debus_we_x2 is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/delay1/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x2 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x2;
architecture structural of test_low_freq_marion2018_up_din_bussify_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_data_out_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/delay1/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x42 is
  port (
    in1 : in std_logic_vector( 3-1 downto 0 );
    bus_out : out std_logic_vector( 3-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x42;
architecture structural of test_low_freq_marion2018_up_bussify_x42 is 
  signal reinterpret1_output_port_net : std_logic_vector( 3-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 3-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_fba034912b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/delay1/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x2 is
  port (
    in_x0 : in std_logic_vector( 3-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 3-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x2;
architecture structural of test_low_freq_marion2018_up_rep_addr_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 3-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 3-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  addr1_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x42 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 3
  )
  port map (
    en => '1',
    rst => '1',
    d => addr1_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/delay1/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x41 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x41;
architecture structural of test_low_freq_marion2018_up_bussify_x41 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/delay1/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x2 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x2;
architecture structural of test_low_freq_marion2018_up_rep_we_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  we1_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x41 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => we1_op_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay1_x2 is
  port (
    addr : in std_logic_vector( 3-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay1_x2;
architecture structural of test_low_freq_marion2018_up_delay1_x2 is 
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 3-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 3-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 3-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net_x2;
  addr1_op_net <= addr;
  mux1_y_net <= din;
  we1_op_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x1 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x2 
  port map (
    bus_in => ddin_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x2 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => slice1_y_net
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x2 
  port map (
    in1 => bram0_data_out_net,
    bus_out => reinterpret1_output_port_net_x2
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x2 
  port map (
    in_x0 => addr1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x2 
  port map (
    in_x0 => we1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 3,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i13",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x0,
    data_in => reinterpret1_output_port_net_x1,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  ddin : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => mux1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sync_delay_x2 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sync_delay_x2;
architecture structural of test_low_freq_marion2018_up_sync_delay_x2 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 4-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 4-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_4a5b0b79b9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity work.sysgen_constant_563f1e71ee 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity work.sysgen_constant_ba860d9ee8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i10",
    op_arith => xlUnsigned,
    op_width => 4
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity work.sysgen_logical_9927ecae55 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity work.sysgen_mux_868485c831 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity work.sysgen_relational_5fe15bba98 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_f98387a4e8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_7
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_fft_stage_7 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 36-1 downto 0 );
    out2 : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_fft_stage_7;
architecture structural of test_low_freq_marion2018_up_fft_stage_7 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal addr0_op_net : std_logic_vector( 3-1 downto 0 );
  signal we0_op_net : std_logic_vector( 1-1 downto 0 );
  signal addr1_op_net : std_logic_vector( 3-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal we1_op_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 4-1 downto 0 );
  signal dsync2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din1_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net;
  out2 <= reinterpret1_output_port_net_x3;
  sync_out <= delay0_q_net;
  reinterpret2_output_port_net_x0 <= in1;
  reinterpret1_output_port_net <= in2;
  delay0_q_net_x0 <= sync;
  reint1_output_port_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity work.test_low_freq_marion2018_up_butterfly_direct_x0 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw_x0 => reinterpret2_output_port_net,
    a_bw => reinterpret1_output_port_net_x3,
    sync_out => delay0_q_net
  );
  delay0 : entity work.test_low_freq_marion2018_up_delay0_x2 
  port map (
    addr => addr0_op_net,
    din => reinterpret1_output_port_net,
    we => we0_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  delay1 : entity work.test_low_freq_marion2018_up_delay1_x2 
  port map (
    addr => addr1_op_net,
    din => mux1_y_net,
    we => we1_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  sync_delay_x3 : entity work.test_low_freq_marion2018_up_sync_delay_x2 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  addr0 : entity work.sysgen_counter_4ff7a15274 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => addr0_op_net
  );
  addr1 : entity work.sysgen_counter_4ff7a15274 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => addr1_op_net
  );
  counter : entity work.sysgen_counter_b5ffad2d7b 
  port map (
    clr => '0',
    rst => dsync2_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  din0 : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => din0_q_net
  );
  din1 : entity work.sysgen_delay_3cd33ae1e0 
  port map (
    clr => '0',
    d => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_q_net
  );
  dmux0 : entity work.sysgen_delay_642c988f1f 
  port map (
    clr => '0',
    d => mux0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => dmux0_q_net
  );
  dsync0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => delay0_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dsync0_q_net
  );
  dsync1 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => dsync2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  dsync2 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync2_q_net
  );
  mux0 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x1,
    d1 => din1_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din1_q_net,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  slice0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 6,
    new_msb => 6,
    x_width => 32,
    y_width => 1
  )
  port map (
    x => reint1_output_port_net,
    y => slice0_y_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
  we0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => we0_op_net
  );
  we1 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => we1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x8 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x8;
architecture structural of test_low_freq_marion2018_up_a_debus_x8 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x8 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x8;
architecture structural of test_low_freq_marion2018_up_b_debus_x8 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x5 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x5;
architecture structural of test_low_freq_marion2018_up_op_bussify_x5 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_add_x2 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_add_x2;
architecture structural of test_low_freq_marion2018_up_bus_add_x2 is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x8 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x8 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x5 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x40 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    in3 : in std_logic_vector( 18-1 downto 0 );
    in4 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x40;
architecture structural of test_low_freq_marion2018_up_bussify_x40 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_148e539863 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_convert/conv1/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x21 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x21;
architecture structural of test_low_freq_marion2018_up_convert_x21 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x9 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x9;
architecture structural of test_low_freq_marion2018_up_conv1_x9 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x21 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_convert/conv2/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x20 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x20;
architecture structural of test_low_freq_marion2018_up_convert_x20 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x10 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x10;
architecture structural of test_low_freq_marion2018_up_conv2_x10 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x20 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_convert/conv3/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x19 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x19;
architecture structural of test_low_freq_marion2018_up_convert_x19 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x7 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x7;
architecture structural of test_low_freq_marion2018_up_conv3_x7 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x19 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_convert/conv4/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x18 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x18;
architecture structural of test_low_freq_marion2018_up_convert_x18 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x7 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x7;
architecture structural of test_low_freq_marion2018_up_conv4_x7 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x18 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x15 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x15;
architecture structural of test_low_freq_marion2018_up_debus_x15 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x5 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x5;
architecture structural of test_low_freq_marion2018_up_bus_convert_x5 is 
  signal concatenate_y_net_x1 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x40 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    in3 => adder_s_net_x1,
    in4 => adder_s_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x9 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x10 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x0
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x7 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x1
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x7 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x2
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x15 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x3 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x3;
architecture structural of test_low_freq_marion2018_up_bus_expand_x3 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x7 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x7;
architecture structural of test_low_freq_marion2018_up_bussify_x7 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x5 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x5;
architecture structural of test_low_freq_marion2018_up_debus_x5 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm0_x3 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm0_x3;
architecture structural of test_low_freq_marion2018_up_bus_norm0_x3 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x7 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x5 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x6 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x6;
architecture structural of test_low_freq_marion2018_up_bussify_x6 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_norm1/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x1 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x1;
architecture structural of test_low_freq_marion2018_up_conv1_x1 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_norm1/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x1 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x1;
architecture structural of test_low_freq_marion2018_up_conv2_x1 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_norm1/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x1 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x1;
architecture structural of test_low_freq_marion2018_up_conv3_x1 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_norm1/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x1 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x1;
architecture structural of test_low_freq_marion2018_up_conv4_x1 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x4 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x4;
architecture structural of test_low_freq_marion2018_up_debus_x4 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm1_x0 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm1_x0;
architecture structural of test_low_freq_marion2018_up_bus_norm1_x0 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x6 
  port map (
    in1 => adder_s_net_x2,
    in2 => adder_s_net_x1,
    in3 => adder_s_net_x0,
    in4 => adder_s_net,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x1 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x2
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x1 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x1
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x1 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x1 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x4 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x5 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x5;
architecture structural of test_low_freq_marion2018_up_bussify_x5 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity work.sysgen_concat_295e1f31f3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x3 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x3;
architecture structural of test_low_freq_marion2018_up_debus_x3 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_scale_x0 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    dout : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_scale_x0;
architecture structural of test_low_freq_marion2018_up_bus_scale_x0 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x5 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x3 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x0 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x0;
architecture structural of test_low_freq_marion2018_up_a_debus_x0 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x0 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x0;
architecture structural of test_low_freq_marion2018_up_b_debus_x0 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x0 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x0;
architecture structural of test_low_freq_marion2018_up_op_bussify_x0 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_sub_x0 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_sub_x0;
architecture structural of test_low_freq_marion2018_up_bus_sub_x0 is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x0 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x0 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x0 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify;
architecture structural of test_low_freq_marion2018_up_d_bussify is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0;
architecture structural of test_low_freq_marion2018_up_expand0 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1;
architecture structural of test_low_freq_marion2018_up_expand1 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand;
architecture structural of test_low_freq_marion2018_up_sel_expand is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/mux
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mux is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 84-1 downto 0 );
    d1 : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_mux;
architecture structural of test_low_freq_marion2018_up_mux is 
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x11 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x11;
architecture structural of test_low_freq_marion2018_up_bussify_x11 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity work.sysgen_concat_08a2cc5c64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_shift_replicate is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_shift_replicate;
architecture structural of test_low_freq_marion2018_up_shift_replicate is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x11 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x10 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x10;
architecture structural of test_low_freq_marion2018_up_bussify_x10 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x0 <= in1;
  adder_s_net <= in2;
  concatenate : entity work.sysgen_concat_7d770ef74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x2 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x2;
architecture structural of test_low_freq_marion2018_up_conv1_x2 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x2 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x2;
architecture structural of test_low_freq_marion2018_up_conv2_x2 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x6 is
  port (
    bus_in : in std_logic_vector( 74-1 downto 0 );
    msb_out2 : out std_logic_vector( 37-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x6;
architecture structural of test_low_freq_marion2018_up_debus_x6 is 
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 37-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 73,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x0 is
  port (
    din : in std_logic_vector( 74-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x0;
architecture structural of test_low_freq_marion2018_up_bus_convert_x0 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net;
  reinterpret1_output_port_net_x0 <= din;
  dmisc_q_net_x0 <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x10 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x2 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x2 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x6 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  dmisc : entity work.sysgen_delay_bfa7a413dc 
  port map (
    clr => '0',
    d => dmisc_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_create is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_create;
architecture structural of test_low_freq_marion2018_up_bus_create is 
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  dmux0_q_net <= in1;
  mux_y_net <= in2;
  reinterpret1_output_port_net <= in3;
  concatenate : entity work.sysgen_concat_58b333c99d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => dmux0_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x0 is
  port (
    bus_in : in std_logic_vector( 73-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x0;
architecture structural of test_low_freq_marion2018_up_bus_expand_x0 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay1_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_aa9d5087ec 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 73,
    y_width => 37
  )
  port map (
    x => delay1_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 72,
    x_width => 73,
    y_width => 36
  )
  port map (
    x => delay1_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand1 is
  port (
    bus_in : in std_logic_vector( 37-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand1;
architecture structural of test_low_freq_marion2018_up_bus_expand1 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 37,
    y_width => 36
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_b_bussify is
  port (
    in1 : in std_logic_vector( 74-1 downto 0 );
    bus_out : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_b_bussify;
architecture structural of test_low_freq_marion2018_up_a_b_bussify is 
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_4ffd390cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x1 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x1;
architecture structural of test_low_freq_marion2018_up_a_debus_x1 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x1 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x1;
architecture structural of test_low_freq_marion2018_up_b_debus_x1 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_expand is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_expand;
architecture structural of test_low_freq_marion2018_up_a_expand is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x9 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x9;
architecture structural of test_low_freq_marion2018_up_bussify_x9 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_replicate is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_replicate;
architecture structural of test_low_freq_marion2018_up_a_replicate is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x9 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_expand is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_expand;
architecture structural of test_low_freq_marion2018_up_b_expand is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x8 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x8;
architecture structural of test_low_freq_marion2018_up_bussify_x8 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_replicate is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_replicate;
architecture structural of test_low_freq_marion2018_up_b_replicate is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x8 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x0 is
  port (
    re : in std_logic_vector( 37-1 downto 0 );
    im : in std_logic_vector( 37-1 downto 0 );
    c : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x0;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x0 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity work.sysgen_concat_2e257fd5fc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mult1 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_mult1;
architecture structural of test_low_freq_marion2018_up_mult1 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 36-1 downto 0 );
  signal reim_p_net : std_logic_vector( 36-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 37-1 downto 0 );
  signal rere_p_net : std_logic_vector( 36-1 downto 0 );
  signal imim_p_net : std_logic_vector( 36-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity work.test_low_freq_marion2018_up_a_expand 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity work.test_low_freq_marion2018_up_a_replicate 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity work.test_low_freq_marion2018_up_b_expand 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity work.test_low_freq_marion2018_up_b_replicate 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x0 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  addsub_im : entity work.sysgen_addsub_7e3e023ed9 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  addsub_re : entity work.sysgen_addsub_e3d294daff 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  convert_im : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
  convert_re : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  imim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  rere : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x4 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x4;
architecture structural of test_low_freq_marion2018_up_bussify_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repa is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repa;
architecture structural of test_low_freq_marion2018_up_repa is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x4 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x0 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x0;
architecture structural of test_low_freq_marion2018_up_bussify_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repb is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repb;
architecture structural of test_low_freq_marion2018_up_repb is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x0 
  port map (
    in1 => reinterpret2_output_port_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_mult is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 74-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_mult;
architecture structural of test_low_freq_marion2018_up_bus_mult is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net_x0;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity work.test_low_freq_marion2018_up_a_b_bussify 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x0
  );
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x1 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x1 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity work.test_low_freq_marion2018_up_mult1 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  repa : entity work.test_low_freq_marion2018_up_repa 
  port map (
    in_x0 => concat_y_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity work.test_low_freq_marion2018_up_repb 
  port map (
    in_x0 => reinterpret2_output_port_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmisc : entity work.sysgen_delay_90f99b895d 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/coeff_gen/bit_reverse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bit_reverse is
  port (
    in_x0 : in std_logic_vector( 7-1 downto 0 );
    out_x0 : out std_logic_vector( 7-1 downto 0 )
  );
end test_low_freq_marion2018_up_bit_reverse;
architecture structural of test_low_freq_marion2018_up_bit_reverse is 
  signal concat_y_net : std_logic_vector( 7-1 downto 0 );
  signal slice_y_net : std_logic_vector( 7-1 downto 0 );
  signal bit0_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit1_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit2_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit3_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit4_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit5_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit6_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  slice_y_net <= in_x0;
  bit0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 7,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit0_y_net
  );
  bit1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 7,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit1_y_net
  );
  bit2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 7,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit2_y_net
  );
  bit3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 7,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit3_y_net
  );
  bit4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 4,
    x_width => 7,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit4_y_net
  );
  bit5 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 5,
    new_msb => 5,
    x_width => 7,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit5_y_net
  );
  bit6 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 6,
    new_msb => 6,
    x_width => 7,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit6_y_net
  );
  concat : entity work.sysgen_concat_940cf683f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => bit0_y_net,
    in1 => bit1_y_net,
    in2 => bit2_y_net,
    in3 => bit3_y_net,
    in4 => bit4_y_net,
    in5 => bit5_y_net,
    in6 => bit6_y_net,
    y => concat_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/coeff_gen/cosin/add_convert0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_convert0 is
  port (
    theta : in std_logic_vector( 7-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 7-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_convert0;
architecture structural of test_low_freq_marion2018_up_add_convert0 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 7-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 7-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 8-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 7-1 downto 0 );
  signal concat_y_net : std_logic_vector( 8-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 6-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 7-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 7-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  assert_dout_net <= theta;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity work.sysgen_concat_47272180ca 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 6,
    x_width => 8,
    y_width => 7
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 6,
    new_msb => 7,
    x_width => 8,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity work.sysgen_constant_1202ca8add 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i8",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 5,
    x_width => 8,
    y_width => 6
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity work.sysgen_concat_0d4fbea3de 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 7
  )
  port map (
    en => '1',
    rst => '1',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 7,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 7,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity work.sysgen_delay_64f2858eb1 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/coeff_gen/cosin/add_convert1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_convert1 is
  port (
    theta : in std_logic_vector( 7-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_convert1;
architecture structural of test_low_freq_marion2018_up_add_convert1 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 7-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 8-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  misco <= delay1_q_net;
  assert_dout_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity work.sysgen_concat_47272180ca 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  quadrant : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 6,
    new_msb => 7,
    x_width => 8,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity work.sysgen_constant_1202ca8add 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i8",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  invert : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay1 : entity work.sysgen_delay_ea442a75a4 
  port map (
    clr => '0',
    d => concatenate_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/coeff_gen/cosin/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_c_to_ri is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_c_to_ri;
architecture structural of test_low_freq_marion2018_up_c_to_ri is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom_data_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  rom_data_net <= c;
  force_im : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => rom_data_net,
    y => slice_im_y_net
  );
  slice_re : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => rom_data_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/coeff_gen/cosin/invert0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_invert0 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_invert0;
architecture structural of test_low_freq_marion2018_up_invert0 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  delay10_q_net <= negate_x0;
  force_re_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay10_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay21_q_net
  );
  delay20 : entity work.sysgen_delay_1ac5ffb933 
  port map (
    clr => '0',
    d => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay20_q_net
  );
  negate : entity work.sysgen_negate_61d9346e5f 
  port map (
    clr => '0',
    ip => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity work.sysgen_mux_c18a220613 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/coeff_gen/cosin/invert1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_invert1 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_invert1;
architecture structural of test_low_freq_marion2018_up_invert1 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  misco <= delay1_q_net;
  delay8_q_net <= negate_x0;
  force_im_output_port_net <= in_x0;
  delay_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay21_q_net
  );
  delay20 : entity work.sysgen_delay_1ac5ffb933 
  port map (
    clr => '0',
    d => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay20_q_net
  );
  negate : entity work.sysgen_negate_61d9346e5f 
  port map (
    clr => '0',
    ip => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity work.sysgen_mux_c18a220613 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
  delay1 : entity work.sysgen_delay_ea442a75a4 
  port map (
    clr => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/coeff_gen/cosin
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_cosin is
  port (
    theta : in std_logic_vector( 7-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_cosin;
architecture structural of test_low_freq_marion2018_up_cosin is 
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 7-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 7-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 7-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 73-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom_data_net : std_logic_vector( 36-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 73-1 downto 0 );
begin
  cos <= mux_y_net_x0;
  sin <= mux_y_net;
  misco <= delay1_q_net;
  concat_y_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_convert0 : entity work.test_low_freq_marion2018_up_add_convert0 
  port map (
    theta => assert_dout_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net,
    add => convert2_dout_net
  );
  add_convert1 : entity work.test_low_freq_marion2018_up_add_convert1 
  port map (
    theta => assert_dout_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net_x0,
    misco => delay1_q_net_x2
  );
  c_to_ri : entity work.test_low_freq_marion2018_up_c_to_ri 
  port map (
    c => rom_data_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  invert0 : entity work.test_low_freq_marion2018_up_invert0 
  port map (
    negate_x0 => delay10_q_net,
    in_x0 => force_re_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  invert1 : entity work.test_low_freq_marion2018_up_invert1 
  port map (
    negate_x0 => delay8_q_net,
    in_x0 => force_im_output_port_net,
    misci => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net,
    misco => delay1_q_net
  );
  delay : entity work.sysgen_delay_29339b7389 
  port map (
    clr => '0',
    d => delay1_q_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay10 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay10_q_net
  );
  delay8 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay2_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  rom : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 7,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i14",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => convert2_dout_net,
    clk => clk_net,
    ce => ce_net,
    data => rom_data_net
  );
  assert_x0 : entity work.xlpassthrough 
  generic map (
    din_width => 7,
    dout_width => 7
  )
  port map (
    din => concat_y_net,
    dout => assert_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c;
architecture structural of test_low_freq_marion2018_up_ri_to_c is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  mux_y_net_x0 <= re;
  mux_y_net <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_coeff_gen is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_coeff_gen;
architecture structural of test_low_freq_marion2018_up_coeff_gen is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 7-1 downto 0 );
  signal slice_y_net : std_logic_vector( 7-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= delay1_q_net;
  mux_y_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bit_reverse : entity work.test_low_freq_marion2018_up_bit_reverse 
  port map (
    in_x0 => slice_y_net,
    out_x0 => concat_y_net_x0
  );
  cosin : entity work.test_low_freq_marion2018_up_cosin 
  port map (
    theta => concat_y_net_x0,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => mux_y_net_x1,
    sin => mux_y_net_x0,
    misco => delay1_q_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c 
  port map (
    re => mux_y_net_x1,
    im => mux_y_net_x0,
    c => concat_y_net
  );
  counter : entity work.sysgen_counter_5383e42523 
  port map (
    clr => '0',
    rst => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 8,
    x_width => 9,
    y_width => 7
  )
  port map (
    x => counter_op_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_twiddle is
  port (
    ai : in std_logic_vector( 36-1 downto 0 );
    bi : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 36-1 downto 0 );
    bwo : out std_logic_vector( 38-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_twiddle;
architecture structural of test_low_freq_marion2018_up_twiddle is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 73-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x0;
  bwo <= concatenate_y_net;
  sync_out <= slice2_y_net;
  reinterpret1_output_port_net_x2 <= ai;
  dmux0_q_net <= bi;
  mux_y_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x0 
  port map (
    din => reinterpret1_output_port_net_x1,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net,
    misco => dmisc_q_net
  );
  bus_create : entity work.test_low_freq_marion2018_up_bus_create 
  port map (
    in1 => dmux0_q_net,
    in2 => mux_y_net,
    in3 => reinterpret1_output_port_net_x2,
    bus_out => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x0 
  port map (
    bus_in => delay1_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  bus_expand1 : entity work.test_low_freq_marion2018_up_bus_expand1 
  port map (
    bus_in => dmisc_q_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_mult : entity work.test_low_freq_marion2018_up_bus_mult 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net,
    misci => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x1,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity work.test_low_freq_marion2018_up_coeff_gen 
  port map (
    rst => mux_y_net,
    misci => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_butterfly_direct_x1 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw_x0 : out std_logic_vector( 36-1 downto 0 );
    a_bw : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_butterfly_direct_x1;
architecture structural of test_low_freq_marion2018_up_butterfly_direct_x1 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 4-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw_x0 <= reinterpret2_output_port_net;
  a_bw <= reinterpret1_output_port_net_x1;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity work.test_low_freq_marion2018_up_bus_add_x2 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x5 
  port map (
    din => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x3 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  bus_norm0 : entity work.test_low_freq_marion2018_up_bus_norm0_x3 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x2
  );
  bus_norm1 : entity work.test_low_freq_marion2018_up_bus_norm1_x0 
  port map (
    din => concatenate_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x3
  );
  bus_scale : entity work.test_low_freq_marion2018_up_bus_scale_x0 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x4
  );
  bus_sub : entity work.test_low_freq_marion2018_up_bus_sub_x0 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  mux : entity work.test_low_freq_marion2018_up_mux 
  port map (
    sel => concatenate_y_net_x7,
    d0 => concatenate_y_net_x2,
    d1 => concatenate_y_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x6
  );
  shift_replicate : entity work.test_low_freq_marion2018_up_shift_replicate 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x7
  );
  twiddle_x0 : entity work.test_low_freq_marion2018_up_twiddle 
  port map (
    ai => reinterpret1_output_port_net,
    bi => dmux0_q_net,
    sync_in => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net_x0,
    bwo => concatenate_y_net_x8,
    sync_out => slice2_y_net
  );
  concat : entity work.sysgen_concat_4b30316a2f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net,
    in1 => concatenate_y_net_x5,
    y => concat_y_net
  );
  delay0 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/delay0/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_expand_x0 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_expand_x0;
architecture structural of test_low_freq_marion2018_up_din_expand_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal din2_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  din2_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => din2_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/delay0/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_dout_compress_x0 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_dout_compress_x0;
architecture structural of test_low_freq_marion2018_up_dout_compress_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal del1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay0 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay0;
architecture structural of test_low_freq_marion2018_up_delay0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal din2_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal del1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  din2_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity work.test_low_freq_marion2018_up_din_expand_x0 
  port map (
    bus_in => din2_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity work.test_low_freq_marion2018_up_dout_compress_x0 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity work.sysgen_delay_a3c1e8152c 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/delay1/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_expand is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_expand;
architecture structural of test_low_freq_marion2018_up_din_expand is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  dmux1_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => dmux1_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/delay1/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_dout_compress is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_dout_compress;
architecture structural of test_low_freq_marion2018_up_dout_compress is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal del1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay1 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay1;
architecture structural of test_low_freq_marion2018_up_delay1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal del1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  dmux1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity work.test_low_freq_marion2018_up_din_expand 
  port map (
    bus_in => dmux1_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity work.test_low_freq_marion2018_up_dout_compress 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity work.sysgen_delay_a3c1e8152c 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sync_delay is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sync_delay;
architecture structural of test_low_freq_marion2018_up_sync_delay is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_34e40a72c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity work.sysgen_constant_26bc87f39a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity work.sysgen_constant_e1c54466b5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i11",
    op_arith => xlUnsigned,
    op_width => 3
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity work.sysgen_logical_9927ecae55 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity work.sysgen_mux_868485c831 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity work.sysgen_relational_f6e3e20d70 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_4949e83ff6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_8
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_fft_stage_8 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 36-1 downto 0 );
    out2 : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_fft_stage_8;
architecture structural of test_low_freq_marion2018_up_fft_stage_8 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal din2_q_net : std_logic_vector( 36-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 36-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 3-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net;
  out2 <= reinterpret1_output_port_net_x3;
  sync_out <= delay0_q_net;
  reinterpret2_output_port_net_x0 <= in1;
  reinterpret1_output_port_net <= in2;
  delay0_q_net_x0 <= sync;
  reint1_output_port_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity work.test_low_freq_marion2018_up_butterfly_direct_x1 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw_x0 => reinterpret2_output_port_net,
    a_bw => reinterpret1_output_port_net_x3,
    sync_out => delay0_q_net
  );
  delay0 : entity work.test_low_freq_marion2018_up_delay0 
  port map (
    din => din2_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  delay1 : entity work.test_low_freq_marion2018_up_delay1 
  port map (
    din => dmux1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  sync_delay_x3 : entity work.test_low_freq_marion2018_up_sync_delay 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  counter : entity work.sysgen_counter_ce7ac98b4b 
  port map (
    clr => '0',
    rst => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  din0 : entity work.sysgen_delay_b744e44225 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret2_output_port_net_x0,
    q => din0_q_net
  );
  din2 : entity work.sysgen_delay_b744e44225 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret1_output_port_net,
    q => din2_q_net
  );
  dmux0 : entity work.sysgen_delay_b744e44225 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux0_y_net,
    q => dmux0_q_net
  );
  dmux1 : entity work.sysgen_delay_b744e44225 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux1_y_net,
    q => dmux1_q_net
  );
  dsync0 : entity work.sysgen_delay_dda56bf681 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay0_q_net_x0,
    q => dsync0_q_net
  );
  dsync1 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  mux0 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x1,
    d1 => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din0_q_net,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  slice0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 7,
    x_width => 32,
    y_width => 1
  )
  port map (
    x => reint1_output_port_net,
    y => slice0_y_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 3,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus;
architecture structural of test_low_freq_marion2018_up_a_debus is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus;
architecture structural of test_low_freq_marion2018_up_b_debus is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify;
architecture structural of test_low_freq_marion2018_up_op_bussify is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_add is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_add;
architecture structural of test_low_freq_marion2018_up_bus_add is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    in3 : in std_logic_vector( 18-1 downto 0 );
    in4 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify;
architecture structural of test_low_freq_marion2018_up_bussify is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_148e539863 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_convert/conv1/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert;
architecture structural of test_low_freq_marion2018_up_convert is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1;
architecture structural of test_low_freq_marion2018_up_conv1 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_convert/conv2/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x0 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x0;
architecture structural of test_low_freq_marion2018_up_convert_x0 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x0 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x0;
architecture structural of test_low_freq_marion2018_up_conv2_x0 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x0 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_convert/conv3/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x2 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x2;
architecture structural of test_low_freq_marion2018_up_convert_x2 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x0 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x0;
architecture structural of test_low_freq_marion2018_up_conv3_x0 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x2 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_convert/conv4/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x1 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x1;
architecture structural of test_low_freq_marion2018_up_convert_x1 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x0 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x0;
architecture structural of test_low_freq_marion2018_up_conv4_x0 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x1 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x2 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x2;
architecture structural of test_low_freq_marion2018_up_debus_x2 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert;
architecture structural of test_low_freq_marion2018_up_bus_convert is 
  signal concatenate_y_net_x1 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    in3 => adder_s_net_x1,
    in4 => adder_s_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x0 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x0
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x0 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x1
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x0 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x2
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x2 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand;
architecture structural of test_low_freq_marion2018_up_bus_expand is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x3 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x3;
architecture structural of test_low_freq_marion2018_up_bussify_x3 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x1 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x1;
architecture structural of test_low_freq_marion2018_up_debus_x1 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm0 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm0;
architecture structural of test_low_freq_marion2018_up_bus_norm0 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x3 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x1 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x1 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x1;
architecture structural of test_low_freq_marion2018_up_bussify_x1 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_norm1/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x0 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x0;
architecture structural of test_low_freq_marion2018_up_conv1_x0 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_norm1/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2;
architecture structural of test_low_freq_marion2018_up_conv2 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_norm1/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3;
architecture structural of test_low_freq_marion2018_up_conv3 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_norm1/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4;
architecture structural of test_low_freq_marion2018_up_conv4 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x0 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x0;
architecture structural of test_low_freq_marion2018_up_debus_x0 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm1 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm1;
architecture structural of test_low_freq_marion2018_up_bus_norm1 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x1 
  port map (
    in1 => adder_s_net_x2,
    in2 => adder_s_net_x1,
    in3 => adder_s_net_x0,
    in4 => adder_s_net,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x0 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x2
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x1
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x0 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x2 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x2;
architecture structural of test_low_freq_marion2018_up_bussify_x2 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity work.sysgen_concat_295e1f31f3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus;
architecture structural of test_low_freq_marion2018_up_debus is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_scale is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    dout : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_scale;
architecture structural of test_low_freq_marion2018_up_bus_scale is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x2 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x4 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x4;
architecture structural of test_low_freq_marion2018_up_a_debus_x4 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x4 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x4;
architecture structural of test_low_freq_marion2018_up_b_debus_x4 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x1 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x1;
architecture structural of test_low_freq_marion2018_up_op_bussify_x1 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_sub is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_sub;
architecture structural of test_low_freq_marion2018_up_bus_sub is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x4 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x4 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x1 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x0 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x0;
architecture structural of test_low_freq_marion2018_up_d_bussify_x0 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x0 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x0;
architecture structural of test_low_freq_marion2018_up_expand0_x0 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x0 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x0;
architecture structural of test_low_freq_marion2018_up_expand1_x0 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x0 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x0;
architecture structural of test_low_freq_marion2018_up_sel_expand_x0 is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/mux
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mux_x0 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 84-1 downto 0 );
    d1 : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_mux_x0;
architecture structural of test_low_freq_marion2018_up_mux_x0 is 
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x0 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x0 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x0 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x0 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x16 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x16;
architecture structural of test_low_freq_marion2018_up_bussify_x16 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity work.sysgen_concat_08a2cc5c64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_shift_replicate_x0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_shift_replicate_x0;
architecture structural of test_low_freq_marion2018_up_shift_replicate_x0 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x16 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x15 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x15;
architecture structural of test_low_freq_marion2018_up_bussify_x15 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x0 <= in1;
  adder_s_net <= in2;
  concatenate : entity work.sysgen_concat_7d770ef74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x5 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x5;
architecture structural of test_low_freq_marion2018_up_conv1_x5 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x5 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x5;
architecture structural of test_low_freq_marion2018_up_conv2_x5 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x9 is
  port (
    bus_in : in std_logic_vector( 74-1 downto 0 );
    msb_out2 : out std_logic_vector( 37-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x9;
architecture structural of test_low_freq_marion2018_up_debus_x9 is 
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 37-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 73,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x2 is
  port (
    din : in std_logic_vector( 74-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x2;
architecture structural of test_low_freq_marion2018_up_bus_convert_x2 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net;
  reinterpret1_output_port_net_x0 <= din;
  dmisc_q_net_x0 <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x15 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x5 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x5 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x9 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  dmisc : entity work.sysgen_delay_bfa7a413dc 
  port map (
    clr => '0',
    d => dmisc_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_create_x0 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_create_x0;
architecture structural of test_low_freq_marion2018_up_bus_create_x0 is 
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  dmux0_q_net <= in1;
  mux_y_net <= in2;
  reinterpret1_output_port_net <= in3;
  concatenate : entity work.sysgen_concat_58b333c99d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net_x0,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => dmux0_q_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x2 is
  port (
    bus_in : in std_logic_vector( 73-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x2;
architecture structural of test_low_freq_marion2018_up_bus_expand_x2 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  delay1_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_aa9d5087ec 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 73,
    y_width => 37
  )
  port map (
    x => delay1_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 72,
    x_width => 73,
    y_width => 36
  )
  port map (
    x => delay1_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand1_x0 is
  port (
    bus_in : in std_logic_vector( 37-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand1_x0;
architecture structural of test_low_freq_marion2018_up_bus_expand1_x0 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 37,
    y_width => 36
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_b_bussify_x0 is
  port (
    in1 : in std_logic_vector( 74-1 downto 0 );
    bus_out : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_b_bussify_x0;
architecture structural of test_low_freq_marion2018_up_a_b_bussify_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_4ffd390cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x3 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x3;
architecture structural of test_low_freq_marion2018_up_a_debus_x3 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x3 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x3;
architecture structural of test_low_freq_marion2018_up_b_debus_x3 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_expand_x0 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_expand_x0;
architecture structural of test_low_freq_marion2018_up_a_expand_x0 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x20 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x20;
architecture structural of test_low_freq_marion2018_up_bussify_x20 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_replicate_x0 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_replicate_x0;
architecture structural of test_low_freq_marion2018_up_a_replicate_x0 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x20 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_expand_x0 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_expand_x0;
architecture structural of test_low_freq_marion2018_up_b_expand_x0 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x19 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x19;
architecture structural of test_low_freq_marion2018_up_bussify_x19 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_replicate_x0 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_replicate_x0;
architecture structural of test_low_freq_marion2018_up_b_replicate_x0 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x19 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x2 is
  port (
    re : in std_logic_vector( 37-1 downto 0 );
    im : in std_logic_vector( 37-1 downto 0 );
    c : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x2;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x2 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity work.sysgen_concat_2e257fd5fc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mult1_x0 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_mult1_x0;
architecture structural of test_low_freq_marion2018_up_mult1_x0 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 36-1 downto 0 );
  signal reim_p_net : std_logic_vector( 36-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 37-1 downto 0 );
  signal rere_p_net : std_logic_vector( 36-1 downto 0 );
  signal imim_p_net : std_logic_vector( 36-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity work.test_low_freq_marion2018_up_a_expand_x0 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity work.test_low_freq_marion2018_up_a_replicate_x0 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity work.test_low_freq_marion2018_up_b_expand_x0 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity work.test_low_freq_marion2018_up_b_replicate_x0 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x2 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  addsub_im : entity work.sysgen_addsub_7e3e023ed9 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  addsub_re : entity work.sysgen_addsub_e3d294daff 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  convert_im : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
  convert_re : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  imim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  rere : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x18 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x18;
architecture structural of test_low_freq_marion2018_up_bussify_x18 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repa_x0 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repa_x0;
architecture structural of test_low_freq_marion2018_up_repa_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x18 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x17 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x17;
architecture structural of test_low_freq_marion2018_up_bussify_x17 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repb_x0 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repb_x0;
architecture structural of test_low_freq_marion2018_up_repb_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x17 
  port map (
    in1 => reinterpret2_output_port_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_mult_x0 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 74-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_mult_x0;
architecture structural of test_low_freq_marion2018_up_bus_mult_x0 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net_x0;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity work.test_low_freq_marion2018_up_a_b_bussify_x0 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x0
  );
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x3 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x3 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity work.test_low_freq_marion2018_up_mult1_x0 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  repa : entity work.test_low_freq_marion2018_up_repa_x0 
  port map (
    in_x0 => concat_y_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity work.test_low_freq_marion2018_up_repb_x0 
  port map (
    in_x0 => reinterpret2_output_port_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmisc : entity work.sysgen_delay_90f99b895d 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/coeff_gen/bit_reverse
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bit_reverse_x0 is
  port (
    in_x0 : in std_logic_vector( 8-1 downto 0 );
    out_x0 : out std_logic_vector( 8-1 downto 0 )
  );
end test_low_freq_marion2018_up_bit_reverse_x0;
architecture structural of test_low_freq_marion2018_up_bit_reverse_x0 is 
  signal concat_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 8-1 downto 0 );
  signal bit0_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit1_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit2_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit3_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit4_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit5_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit6_y_net : std_logic_vector( 1-1 downto 0 );
  signal bit7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  slice_y_net <= in_x0;
  bit0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit0_y_net
  );
  bit1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit1_y_net
  );
  bit2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit2_y_net
  );
  bit3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit3_y_net
  );
  bit4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 4,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit4_y_net
  );
  bit5 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 5,
    new_msb => 5,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit5_y_net
  );
  bit6 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 6,
    new_msb => 6,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit6_y_net
  );
  bit7 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 7,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => bit7_y_net
  );
  concat : entity work.sysgen_concat_c498f828be 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => bit0_y_net,
    in1 => bit1_y_net,
    in2 => bit2_y_net,
    in3 => bit3_y_net,
    in4 => bit4_y_net,
    in5 => bit5_y_net,
    in6 => bit6_y_net,
    in7 => bit7_y_net,
    y => concat_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/coeff_gen/cosin/add_convert0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_convert0_x0 is
  port (
    theta : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    add : out std_logic_vector( 8-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_convert0_x0;
architecture structural of test_low_freq_marion2018_up_add_convert0_x0 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 8-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 9-1 downto 0 );
  signal new_add_y_net : std_logic_vector( 8-1 downto 0 );
  signal concat_y_net : std_logic_vector( 9-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal lookup_y_net : std_logic_vector( 7-1 downto 0 );
  signal delay14_q_net : std_logic_vector( 8-1 downto 0 );
  signal delay13_q_net : std_logic_vector( 8-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  add <= convert2_dout_net;
  assert_dout_net <= theta;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity work.sysgen_concat_32442cea05 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  new_add : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 7,
    x_width => 9,
    y_width => 8
  )
  port map (
    x => concat_y_net,
    y => new_add_y_net
  );
  quadrant : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 8,
    x_width => 9,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity work.sysgen_constant_1202ca8add 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i8",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  lookup : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 6,
    x_width => 9,
    y_width => 7
  )
  port map (
    x => fluff_y_net,
    y => lookup_y_net
  );
  concat : entity work.sysgen_concat_c28aa00697 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => addsub5_s_net,
    in1 => lookup_y_net,
    y => concat_y_net
  );
  delay14 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => new_add_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay14_q_net
  );
  convert2 : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 8,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 8,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay13_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert2_dout_net
  );
  delay13 : entity work.sysgen_delay_0e56a9a8b0 
  port map (
    clr => '0',
    d => delay14_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay13_q_net
  );
  invert : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/coeff_gen/cosin/add_convert1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_add_convert1_x0 is
  port (
    theta : in std_logic_vector( 8-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    negate : out std_logic_vector( 1-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_add_convert1_x0;
architecture structural of test_low_freq_marion2018_up_add_convert1_x0 is 
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 8-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal pad_op_net : std_logic_vector( 1-1 downto 0 );
  signal fluff_y_net : std_logic_vector( 9-1 downto 0 );
  signal quadrant_y_net : std_logic_vector( 2-1 downto 0 );
  signal direction_offset_op_net : std_logic_vector( 2-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 2-1 downto 0 );
  signal invert_y_net : std_logic_vector( 1-1 downto 0 );
begin
  negate <= delay2_q_net;
  misco <= delay1_q_net;
  assert_dout_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  pad : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => pad_op_net
  );
  fluff : entity work.sysgen_concat_32442cea05 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => pad_op_net,
    in1 => assert_dout_net,
    y => fluff_y_net
  );
  quadrant : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 8,
    x_width => 9,
    y_width => 2
  )
  port map (
    x => fluff_y_net,
    y => quadrant_y_net
  );
  direction_offset : entity work.sysgen_constant_1202ca8add 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => direction_offset_op_net
  );
  addsub5 : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 2,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 2,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 3,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i8",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 3,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 2
  )
  port map (
    clr => '0',
    en => "1",
    a => direction_offset_op_net,
    b => quadrant_y_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  invert : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => addsub5_s_net,
    y => invert_y_net
  );
  delay2 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => invert_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay1 : entity work.sysgen_delay_ea442a75a4 
  port map (
    clr => '0',
    d => concatenate_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/coeff_gen/cosin/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_c_to_ri_x0 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_c_to_ri_x0;
architecture structural of test_low_freq_marion2018_up_c_to_ri_x0 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom_data_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  rom_data_net <= c;
  force_im : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => rom_data_net,
    y => slice_im_y_net
  );
  slice_re : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => rom_data_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/coeff_gen/cosin/invert0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_invert0_x0 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_invert0_x0;
architecture structural of test_low_freq_marion2018_up_invert0_x0 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  delay10_q_net <= negate_x0;
  force_re_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay10_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay21_q_net
  );
  delay20 : entity work.sysgen_delay_1ac5ffb933 
  port map (
    clr => '0',
    d => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay20_q_net
  );
  negate : entity work.sysgen_negate_61d9346e5f 
  port map (
    clr => '0',
    ip => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity work.sysgen_mux_c18a220613 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/coeff_gen/cosin/invert1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_invert1_x0 is
  port (
    negate_x0 : in std_logic_vector( 1-1 downto 0 );
    in_x0 : in std_logic_vector( 18-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_invert1_x0;
architecture structural of test_low_freq_marion2018_up_invert1_x0 is 
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal delay_q_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay21_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay20_q_net : std_logic_vector( 18-1 downto 0 );
  signal negate_op_net : std_logic_vector( 18-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  misco <= delay1_q_net;
  delay8_q_net <= negate_x0;
  force_im_output_port_net <= in_x0;
  delay_q_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay21 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay8_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay21_q_net
  );
  delay20 : entity work.sysgen_delay_1ac5ffb933 
  port map (
    clr => '0',
    d => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay20_q_net
  );
  negate : entity work.sysgen_negate_61d9346e5f 
  port map (
    clr => '0',
    ip => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => negate_op_net
  );
  mux : entity work.sysgen_mux_c18a220613 
  port map (
    clr => '0',
    sel => delay21_q_net,
    d0 => delay20_q_net,
    d1 => negate_op_net,
    clk => clk_net,
    ce => ce_net,
    y => mux_y_net
  );
  delay1 : entity work.sysgen_delay_ea442a75a4 
  port map (
    clr => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/coeff_gen/cosin
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_cosin_x0 is
  port (
    theta : in std_logic_vector( 8-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_cosin_x0;
architecture structural of test_low_freq_marion2018_up_cosin_x0 is 
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 8-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay2_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert2_dout_net : std_logic_vector( 8-1 downto 0 );
  signal assert_dout_net : std_logic_vector( 8-1 downto 0 );
  signal delay2_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 73-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal rom_data_net : std_logic_vector( 36-1 downto 0 );
  signal delay10_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay8_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 73-1 downto 0 );
begin
  cos <= mux_y_net_x0;
  sin <= mux_y_net;
  misco <= delay1_q_net;
  concat_y_net <= theta;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  add_convert0 : entity work.test_low_freq_marion2018_up_add_convert0_x0 
  port map (
    theta => assert_dout_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net,
    add => convert2_dout_net
  );
  add_convert1 : entity work.test_low_freq_marion2018_up_add_convert1_x0 
  port map (
    theta => assert_dout_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    negate => delay2_q_net_x0,
    misco => delay1_q_net_x2
  );
  c_to_ri : entity work.test_low_freq_marion2018_up_c_to_ri_x0 
  port map (
    c => rom_data_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  invert0 : entity work.test_low_freq_marion2018_up_invert0_x0 
  port map (
    negate_x0 => delay10_q_net,
    in_x0 => force_re_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net_x0
  );
  invert1 : entity work.test_low_freq_marion2018_up_invert1_x0 
  port map (
    negate_x0 => delay8_q_net,
    in_x0 => force_im_output_port_net,
    misci => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net,
    misco => delay1_q_net
  );
  delay : entity work.sysgen_delay_29339b7389 
  port map (
    clr => '0',
    d => delay1_q_net_x2,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay10 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay10_q_net
  );
  delay8 : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => delay2_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay8_q_net
  );
  rom : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 8,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i15",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => convert2_dout_net,
    clk => clk_net,
    ce => ce_net,
    data => rom_data_net
  );
  assert_x0 : entity work.xlpassthrough 
  generic map (
    din_width => 8,
    dout_width => 8
  )
  port map (
    din => concat_y_net,
    dout => assert_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x1 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x1;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x1 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  mux_y_net_x0 <= re;
  mux_y_net <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux_y_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_coeff_gen_x0 is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_coeff_gen_x0;
architecture structural of test_low_freq_marion2018_up_coeff_gen_x0 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice_y_net : std_logic_vector( 8-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 9-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= delay1_q_net;
  mux_y_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bit_reverse : entity work.test_low_freq_marion2018_up_bit_reverse_x0 
  port map (
    in_x0 => slice_y_net,
    out_x0 => concat_y_net_x0
  );
  cosin : entity work.test_low_freq_marion2018_up_cosin_x0 
  port map (
    theta => concat_y_net_x0,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => mux_y_net_x1,
    sin => mux_y_net_x0,
    misco => delay1_q_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x1 
  port map (
    re => mux_y_net_x1,
    im => mux_y_net_x0,
    c => concat_y_net
  );
  counter : entity work.sysgen_counter_5383e42523 
  port map (
    clr => '0',
    rst => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  slice : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 8,
    x_width => 9,
    y_width => 8
  )
  port map (
    x => counter_op_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_twiddle_x0 is
  port (
    ai : in std_logic_vector( 36-1 downto 0 );
    bi : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 36-1 downto 0 );
    bwo : out std_logic_vector( 38-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_twiddle_x0;
architecture structural of test_low_freq_marion2018_up_twiddle_x0 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 73-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x0;
  bwo <= concatenate_y_net;
  sync_out <= slice2_y_net;
  reinterpret1_output_port_net_x2 <= ai;
  dmux0_q_net <= bi;
  mux_y_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x2 
  port map (
    din => reinterpret1_output_port_net_x1,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net,
    misco => dmisc_q_net
  );
  bus_create : entity work.test_low_freq_marion2018_up_bus_create_x0 
  port map (
    in1 => dmux0_q_net,
    in2 => mux_y_net,
    in3 => reinterpret1_output_port_net_x2,
    bus_out => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x2 
  port map (
    bus_in => delay1_q_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  bus_expand1 : entity work.test_low_freq_marion2018_up_bus_expand1_x0 
  port map (
    bus_in => dmisc_q_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_mult : entity work.test_low_freq_marion2018_up_bus_mult_x0 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net,
    misci => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x1,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity work.test_low_freq_marion2018_up_coeff_gen_x0 
  port map (
    rst => mux_y_net,
    misci => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => delay1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/butterfly_direct
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_butterfly_direct is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw_x0 : out std_logic_vector( 36-1 downto 0 );
    a_bw : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_butterfly_direct;
architecture structural of test_low_freq_marion2018_up_butterfly_direct is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x4 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 4-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw_x0 <= reinterpret2_output_port_net;
  a_bw <= reinterpret1_output_port_net_x1;
  sync_out <= delay0_q_net;
  reinterpret1_output_port_net <= a;
  dmux0_q_net <= b;
  mux_y_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity work.test_low_freq_marion2018_up_bus_add 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net
  );
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert 
  port map (
    din => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  bus_norm0 : entity work.test_low_freq_marion2018_up_bus_norm0 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x2
  );
  bus_norm1 : entity work.test_low_freq_marion2018_up_bus_norm1 
  port map (
    din => concatenate_y_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x3
  );
  bus_scale : entity work.test_low_freq_marion2018_up_bus_scale 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x4
  );
  bus_sub : entity work.test_low_freq_marion2018_up_bus_sub 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  mux : entity work.test_low_freq_marion2018_up_mux_x0 
  port map (
    sel => concatenate_y_net_x7,
    d0 => concatenate_y_net_x2,
    d1 => concatenate_y_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x6
  );
  shift_replicate : entity work.test_low_freq_marion2018_up_shift_replicate_x0 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x7
  );
  twiddle_x0 : entity work.test_low_freq_marion2018_up_twiddle_x0 
  port map (
    ai => reinterpret1_output_port_net,
    bi => dmux0_q_net,
    sync_in => mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net_x0,
    bwo => concatenate_y_net_x8,
    sync_out => slice2_y_net
  );
  concat : entity work.sysgen_concat_4b30316a2f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net,
    in1 => concatenate_y_net_x5,
    y => concat_y_net
  );
  delay0 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/delay0/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_expand_x2 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_expand_x2;
architecture structural of test_low_freq_marion2018_up_din_expand_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal din2_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  din2_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => din2_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/delay0/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_dout_compress_x2 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_dout_compress_x2;
architecture structural of test_low_freq_marion2018_up_dout_compress_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal del1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/delay0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay0_x0 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay0_x0;
architecture structural of test_low_freq_marion2018_up_delay0_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal din2_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal del1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  din2_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity work.test_low_freq_marion2018_up_din_expand_x2 
  port map (
    bus_in => din2_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity work.test_low_freq_marion2018_up_dout_compress_x2 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity work.sysgen_delay_3cd33ae1e0 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/delay1/din_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_expand_x1 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_expand_x1;
architecture structural of test_low_freq_marion2018_up_din_expand_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  dmux1_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => dmux1_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/delay1/dout_compress
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_dout_compress_x1 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_dout_compress_x1;
architecture structural of test_low_freq_marion2018_up_dout_compress_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal del1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  del1_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => del1_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/delay1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay1_x0 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay1_x0;
architecture structural of test_low_freq_marion2018_up_delay1_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal del1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  dout <= reinterpret1_output_port_net;
  dmux1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  din_expand : entity work.test_low_freq_marion2018_up_din_expand_x1 
  port map (
    bus_in => dmux1_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  dout_compress : entity work.test_low_freq_marion2018_up_dout_compress_x1 
  port map (
    in1 => del1_q_net,
    bus_out => reinterpret1_output_port_net
  );
  del1 : entity work.sysgen_delay_3cd33ae1e0 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => del1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9/sync_delay
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sync_delay_x0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sync_delay_x0;
architecture structural of test_low_freq_marion2018_up_sync_delay_x0 is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 2-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 2-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 2-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 2-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  dsync1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_f66fc70f4a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity work.sysgen_constant_1202ca8add 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity work.sysgen_constant_b0c423820e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i4",
    op_arith => xlUnsigned,
    op_width => 2
  )
  port map (
    rst => "0",
    clr => '0',
    load => dsync1_q_net,
    din => constant2_op_net,
    en => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity work.sysgen_logical_9927ecae55 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => dsync1_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  mux : entity work.sysgen_mux_868485c831 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => dsync1_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity work.sysgen_relational_79bab8885e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_84a8df47c2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core/fft_stage_9
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_fft_stage_9 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 36-1 downto 0 );
    out2 : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_fft_stage_9;
architecture structural of test_low_freq_marion2018_up_fft_stage_9 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal dmux0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal din2_q_net : std_logic_vector( 36-1 downto 0 );
  signal dmux1_q_net : std_logic_vector( 36-1 downto 0 );
  signal dsync1_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 2-1 downto 0 );
  signal dsync0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= reinterpret2_output_port_net;
  out2 <= reinterpret1_output_port_net_x3;
  sync_out <= delay0_q_net;
  reinterpret2_output_port_net_x0 <= in1;
  reinterpret1_output_port_net <= in2;
  delay0_q_net_x0 <= sync;
  reint1_output_port_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  butterfly_direct : entity work.test_low_freq_marion2018_up_butterfly_direct 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => dmux0_q_net,
    sync_in => mux_y_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw_x0 => reinterpret2_output_port_net,
    a_bw => reinterpret1_output_port_net_x3,
    sync_out => delay0_q_net
  );
  delay0 : entity work.test_low_freq_marion2018_up_delay0_x0 
  port map (
    din => din2_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x1
  );
  delay1 : entity work.test_low_freq_marion2018_up_delay1_x0 
  port map (
    din => dmux1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => reinterpret1_output_port_net_x0
  );
  sync_delay_x3 : entity work.test_low_freq_marion2018_up_sync_delay_x0 
  port map (
    in_x0 => dsync1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  counter : entity work.sysgen_counter_b28995baea 
  port map (
    clr => '0',
    rst => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  din0 : entity work.sysgen_delay_b744e44225 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret2_output_port_net_x0,
    q => din0_q_net
  );
  din2 : entity work.sysgen_delay_b744e44225 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reinterpret1_output_port_net,
    q => din2_q_net
  );
  dmux0 : entity work.sysgen_delay_b744e44225 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux0_y_net,
    q => dmux0_q_net
  );
  dmux1 : entity work.sysgen_delay_b744e44225 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => mux1_y_net,
    q => dmux1_q_net
  );
  dsync0 : entity work.sysgen_delay_dda56bf681 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => delay0_q_net_x0,
    q => dsync0_q_net
  );
  dsync1 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => dsync0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dsync1_q_net
  );
  mux0 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net_x1,
    d1 => din0_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => din0_q_net,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  slice0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 8,
    new_msb => 8,
    x_width => 32,
    y_width => 1
  )
  port map (
    x => reint1_output_port_net,
    y => slice0_y_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/biplex_core
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_biplex_core is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 32-1 downto 0 );
    pol1 : in std_logic_vector( 36-1 downto 0 );
    pol2 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    out1 : out std_logic_vector( 36-1 downto 0 );
    out2 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_biplex_core;
architecture structural of test_low_freq_marion2018_up_biplex_core is 
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x7 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x8 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x10 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x8 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x7 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x9 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x7 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x6 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x8 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x6 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x5 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x5 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x4 : std_logic_vector( 1-1 downto 0 );
begin
  sync_out <= delay0_q_net;
  out1 <= reinterpret2_output_port_net;
  out2 <= reinterpret1_output_port_net_x2;
  register0_q_net <= sync;
  reint1_output_port_net <= shift;
  reinterpret1_output_port_net_x3 <= pol1;
  reinterpret1_output_port_net_x7 <= pol2;
  clk_net <= clk_1;
  ce_net <= ce_1;
  fft_stage_1 : entity work.test_low_freq_marion2018_up_fft_stage_1 
  port map (
    in1 => reinterpret1_output_port_net_x3,
    in2 => reinterpret1_output_port_net_x7,
    sync => register0_q_net,
    shift => reint1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net_x2,
    out2 => reinterpret1_output_port_net,
    sync_out => delay0_q_net_x1
  );
  fft_stage_10 : entity work.test_low_freq_marion2018_up_fft_stage_10 
  port map (
    in1 => reinterpret2_output_port_net_x3,
    in2 => reinterpret1_output_port_net_x4,
    sync => delay0_q_net_x3,
    shift => reint1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net,
    out2 => reinterpret1_output_port_net_x2,
    sync_out => delay0_q_net
  );
  fft_stage_2 : entity work.test_low_freq_marion2018_up_fft_stage_2 
  port map (
    in1 => reinterpret2_output_port_net_x2,
    in2 => reinterpret1_output_port_net,
    sync => delay0_q_net_x1,
    shift => reint1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net_x0,
    out2 => reinterpret1_output_port_net_x0,
    sync_out => delay0_q_net_x0
  );
  fft_stage_3 : entity work.test_low_freq_marion2018_up_fft_stage_3 
  port map (
    in1 => reinterpret2_output_port_net_x0,
    in2 => reinterpret1_output_port_net_x0,
    sync => delay0_q_net_x0,
    shift => reint1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net_x1,
    out2 => reinterpret1_output_port_net_x1,
    sync_out => delay0_q_net_x2
  );
  fft_stage_4 : entity work.test_low_freq_marion2018_up_fft_stage_4 
  port map (
    in1 => reinterpret2_output_port_net_x1,
    in2 => reinterpret1_output_port_net_x1,
    sync => delay0_q_net_x2,
    shift => reint1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net_x8,
    out2 => reinterpret1_output_port_net_x10,
    sync_out => delay0_q_net_x8
  );
  fft_stage_5 : entity work.test_low_freq_marion2018_up_fft_stage_5 
  port map (
    in1 => reinterpret2_output_port_net_x8,
    in2 => reinterpret1_output_port_net_x10,
    sync => delay0_q_net_x8,
    shift => reint1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net_x7,
    out2 => reinterpret1_output_port_net_x9,
    sync_out => delay0_q_net_x7
  );
  fft_stage_6 : entity work.test_low_freq_marion2018_up_fft_stage_6 
  port map (
    in1 => reinterpret2_output_port_net_x7,
    in2 => reinterpret1_output_port_net_x9,
    sync => delay0_q_net_x7,
    shift => reint1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net_x6,
    out2 => reinterpret1_output_port_net_x8,
    sync_out => delay0_q_net_x6
  );
  fft_stage_7 : entity work.test_low_freq_marion2018_up_fft_stage_7 
  port map (
    in1 => reinterpret2_output_port_net_x6,
    in2 => reinterpret1_output_port_net_x8,
    sync => delay0_q_net_x6,
    shift => reint1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net_x5,
    out2 => reinterpret1_output_port_net_x6,
    sync_out => delay0_q_net_x5
  );
  fft_stage_8 : entity work.test_low_freq_marion2018_up_fft_stage_8 
  port map (
    in1 => reinterpret2_output_port_net_x5,
    in2 => reinterpret1_output_port_net_x6,
    sync => delay0_q_net_x5,
    shift => reint1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net_x4,
    out2 => reinterpret1_output_port_net_x5,
    sync_out => delay0_q_net_x4
  );
  fft_stage_9 : entity work.test_low_freq_marion2018_up_fft_stage_9 
  port map (
    in1 => reinterpret2_output_port_net_x4,
    in2 => reinterpret1_output_port_net_x5,
    sync => delay0_q_net_x4,
    shift => reint1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret2_output_port_net_x3,
    out2 => reinterpret1_output_port_net_x4,
    sync_out => delay0_q_net_x3
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/even_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_even_bussify is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_even_bussify;
architecture structural of test_low_freq_marion2018_up_even_bussify is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/odd_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_odd_bussify is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_odd_bussify;
architecture structural of test_low_freq_marion2018_up_odd_bussify is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/pol0_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pol0_debus is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_pol0_debus;
architecture structural of test_low_freq_marion2018_up_pol0_debus is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/pol1_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pol1_debus is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_pol1_debus;
architecture structural of test_low_freq_marion2018_up_pol1_debus is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/pol2_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pol2_debus is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_pol2_debus;
architecture structural of test_low_freq_marion2018_up_pol2_debus is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/pol3_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pol3_debus is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_pol3_debus;
architecture structural of test_low_freq_marion2018_up_pol3_debus is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/ri_to_c0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c0 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c0;
architecture structural of test_low_freq_marion2018_up_ri_to_c0 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert_1_1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert_1_1_dout_net <= re;
  convert_1_2_dout_net <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_1_1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x/ri_to_c1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c1 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c1;
architecture structural of test_low_freq_marion2018_up_ri_to_c1 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert_2_1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_2_2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert_2_1_dout_net <= re;
  convert_2_2_dout_net <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_2_2_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_2_1_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_biplex_real_4x
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_fft_biplex_real_4x is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 32-1 downto 0 );
    pol0_in : in std_logic_vector( 18-1 downto 0 );
    pol1_in : in std_logic_vector( 18-1 downto 0 );
    pol2_in : in std_logic_vector( 18-1 downto 0 );
    pol3_in : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    pol0_out : out std_logic_vector( 36-1 downto 0 );
    pol1_out : out std_logic_vector( 36-1 downto 0 );
    pol2_out : out std_logic_vector( 36-1 downto 0 );
    pol3_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_fft_biplex_real_4x;
architecture structural of test_low_freq_marion2018_up_fft_biplex_real_4x is 
  signal sync_delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x7 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal convert_1_1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_2_1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_2_2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x9 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x8 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sync_out <= sync_delay1_q_net;
  pol0_out <= reinterpret1_output_port_net_x7;
  pol1_out <= reinterpret1_output_port_net_x6;
  pol2_out <= reinterpret1_output_port_net_x3;
  pol3_out <= reinterpret1_output_port_net_x4;
  register0_q_net <= sync;
  reint1_output_port_net <= shift;
  convert_1_1_dout_net <= pol0_in;
  convert_1_2_dout_net <= pol1_in;
  convert_2_1_dout_net <= pol2_in;
  convert_2_2_dout_net <= pol3_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bi_real_unscr_4x : entity work.test_low_freq_marion2018_up_bi_real_unscr_4x 
  port map (
    sync => delay0_q_net,
    even => reinterpret2_output_port_net,
    odd => reinterpret1_output_port_net_x5,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => sync_delay1_q_net,
    pol1_out => reinterpret1_output_port_net_x2,
    pol2_out => reinterpret1_output_port_net_x1,
    pol3_out => reinterpret1_output_port_net_x0,
    pol4_out => reinterpret1_output_port_net
  );
  biplex_core : entity work.test_low_freq_marion2018_up_biplex_core 
  port map (
    sync => register0_q_net,
    shift => reint1_output_port_net,
    pol1 => reinterpret1_output_port_net_x9,
    pol2 => reinterpret1_output_port_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => delay0_q_net,
    out1 => reinterpret2_output_port_net,
    out2 => reinterpret1_output_port_net_x5
  );
  even_bussify : entity work.test_low_freq_marion2018_up_even_bussify 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x9
  );
  odd_bussify : entity work.test_low_freq_marion2018_up_odd_bussify 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net_x8
  );
  pol0_debus : entity work.test_low_freq_marion2018_up_pol0_debus 
  port map (
    bus_in => reinterpret1_output_port_net_x2,
    msb_lsb_out1 => reinterpret1_output_port_net_x7
  );
  pol1_debus : entity work.test_low_freq_marion2018_up_pol1_debus 
  port map (
    bus_in => reinterpret1_output_port_net_x1,
    msb_lsb_out1 => reinterpret1_output_port_net_x6
  );
  pol2_debus : entity work.test_low_freq_marion2018_up_pol2_debus 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_lsb_out1 => reinterpret1_output_port_net_x3
  );
  pol3_debus : entity work.test_low_freq_marion2018_up_pol3_debus 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x4
  );
  ri_to_c0 : entity work.test_low_freq_marion2018_up_ri_to_c0 
  port map (
    re => convert_1_1_dout_net,
    im => convert_1_2_dout_net,
    c => concat_y_net_x0
  );
  ri_to_c1 : entity work.test_low_freq_marion2018_up_ri_to_c1 
  port map (
    re => convert_2_1_dout_net,
    im => convert_2_2_dout_net,
    c => concat_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/abus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_abus is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_abus;
architecture structural of test_low_freq_marion2018_up_abus is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x1 <= in1;
  reinterpret1_output_port_net_x0 <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/adebus0_0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_adebus0_0 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_adebus0_0;
architecture structural of test_low_freq_marion2018_up_adebus0_0 is 
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net_x0;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/adebus1_0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_adebus1_0 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_adebus1_0;
architecture structural of test_low_freq_marion2018_up_adebus1_0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/adebus1_1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_adebus1_1 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_adebus1_1;
architecture structural of test_low_freq_marion2018_up_adebus1_1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret2_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/bbus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bbus is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bbus;
architecture structural of test_low_freq_marion2018_up_bbus is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x1 <= in1;
  reinterpret1_output_port_net_x0 <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/bdebus0_0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bdebus0_0 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bdebus0_0;
architecture structural of test_low_freq_marion2018_up_bdebus0_0 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x2 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x2;
architecture structural of test_low_freq_marion2018_up_a_debus_x2 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x2 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x2;
architecture structural of test_low_freq_marion2018_up_b_debus_x2 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x2 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x2;
architecture structural of test_low_freq_marion2018_up_op_bussify_x2 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  addsub3_s_net <= in3;
  addsub4_s_net <= in4;
  concatenate : entity work.sysgen_concat_295e1f31f3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub4_s_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_add_x0 is
  port (
    a : in std_logic_vector( 72-1 downto 0 );
    b : in std_logic_vector( 76-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_add_x0;
architecture structural of test_low_freq_marion2018_up_bus_add_x0 is 
  signal concatenate_y_net_x0 : std_logic_vector( 80-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x2 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x2 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x2 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    in3 => addsub3_s_net,
    in4 => addsub4_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net,
    b => reinterpret4_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub4 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x0,
    b => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addsub4_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x12 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    in3 : in std_logic_vector( 18-1 downto 0 );
    in4 : in std_logic_vector( 18-1 downto 0 );
    in5 : in std_logic_vector( 18-1 downto 0 );
    in6 : in std_logic_vector( 18-1 downto 0 );
    in7 : in std_logic_vector( 18-1 downto 0 );
    in8 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 144-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x12;
architecture structural of test_low_freq_marion2018_up_bussify_x12 is 
  signal concatenate_y_net : std_logic_vector( 144-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x6 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x2 <= in2;
  adder_s_net_x3 <= in3;
  adder_s_net_x4 <= in4;
  adder_s_net_x5 <= in5;
  adder_s_net_x6 <= in6;
  adder_s_net_x0 <= in7;
  adder_s_net <= in8;
  concatenate : entity work.sysgen_concat_72a506d137 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x3,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x4,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x5,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x6,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert/conv1/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x4 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x4;
architecture structural of test_low_freq_marion2018_up_convert_x4 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret8_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret8_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret8_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x3 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x3;
architecture structural of test_low_freq_marion2018_up_conv1_x3 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret8_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x4 
  port map (
    in_x0 => reinterpret8_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert/conv2/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x3 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x3;
architecture structural of test_low_freq_marion2018_up_convert_x3 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret7_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret7_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret7_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x3 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x3;
architecture structural of test_low_freq_marion2018_up_conv2_x3 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret7_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x3 
  port map (
    in_x0 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert/conv3/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x10 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x10;
architecture structural of test_low_freq_marion2018_up_convert_x10 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret6_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret6_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret6_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x2 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x2;
architecture structural of test_low_freq_marion2018_up_conv3_x2 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret6_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x10 
  port map (
    in_x0 => reinterpret6_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert/conv4/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x9 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x9;
architecture structural of test_low_freq_marion2018_up_convert_x9 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret5_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret5_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret5_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x3 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x3;
architecture structural of test_low_freq_marion2018_up_conv4_x3 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret5_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x9 
  port map (
    in_x0 => reinterpret5_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert/conv5/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x8 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x8;
architecture structural of test_low_freq_marion2018_up_convert_x8 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert/conv5
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv5_x0 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv5_x0;
architecture structural of test_low_freq_marion2018_up_conv5_x0 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x8 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert/conv6/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x7 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x7;
architecture structural of test_low_freq_marion2018_up_convert_x7 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert/conv6
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv6_x0 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv6_x0;
architecture structural of test_low_freq_marion2018_up_conv6_x0 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x7 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert/conv7/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x6 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x6;
architecture structural of test_low_freq_marion2018_up_convert_x6 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert/conv7
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv7_x0 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv7_x0;
architecture structural of test_low_freq_marion2018_up_conv7_x0 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x6 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert/conv8/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x5 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x5;
architecture structural of test_low_freq_marion2018_up_convert_x5 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert/conv8
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv8 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv8;
architecture structural of test_low_freq_marion2018_up_conv8 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x5 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x8 is
  port (
    bus_in : in std_logic_vector( 168-1 downto 0 );
    msb_out8 : out std_logic_vector( 21-1 downto 0 );
    out7 : out std_logic_vector( 21-1 downto 0 );
    out6 : out std_logic_vector( 21-1 downto 0 );
    out5 : out std_logic_vector( 21-1 downto 0 );
    out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x8;
architecture structural of test_low_freq_marion2018_up_debus_x8 is 
  signal reinterpret8_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 168-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out8 <= reinterpret8_output_port_net;
  out7 <= reinterpret7_output_port_net;
  out6 <= reinterpret6_output_port_net;
  out5 <= reinterpret5_output_port_net;
  out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret8_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  slice5 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 84,
    new_msb => 104,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice5_y_net
  );
  slice6 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 125,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice6_y_net
  );
  slice7 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 126,
    new_msb => 146,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice7_y_net
  );
  slice8 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 147,
    new_msb => 167,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice8_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x1 is
  port (
    din : in std_logic_vector( 168-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 144-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x1;
architecture structural of test_low_freq_marion2018_up_bus_convert_x1 is 
  signal concatenate_y_net_x1 : std_logic_vector( 144-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 168-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x3 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x4 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x5 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x6 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x12 
  port map (
    in1 => adder_s_net_x0,
    in2 => adder_s_net,
    in3 => adder_s_net_x1,
    in4 => adder_s_net_x2,
    in5 => adder_s_net_x3,
    in6 => adder_s_net_x4,
    in7 => adder_s_net_x5,
    in8 => adder_s_net_x6,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x3 
  port map (
    din => reinterpret8_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x0
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x3 
  port map (
    din => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x2 
  port map (
    din => reinterpret6_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x1
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x3 
  port map (
    din => reinterpret5_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x2
  );
  conv5 : entity work.test_low_freq_marion2018_up_conv5_x0 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x3
  );
  conv6 : entity work.test_low_freq_marion2018_up_conv6_x0 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x4
  );
  conv7 : entity work.test_low_freq_marion2018_up_conv7_x0 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x5
  );
  conv8 : entity work.test_low_freq_marion2018_up_conv8 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x6
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x8 
  port map (
    bus_in => concatenate_y_net,
    msb_out8 => reinterpret8_output_port_net,
    out7 => reinterpret7_output_port_net,
    out6 => reinterpret6_output_port_net,
    out5 => reinterpret5_output_port_net,
    out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x1 is
  port (
    bus_in : in std_logic_vector( 144-1 downto 0 );
    msb_out2 : out std_logic_vector( 72-1 downto 0 );
    lsb_out1 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x1;
architecture structural of test_low_freq_marion2018_up_bus_expand_x1 is 
  signal slice2_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 144-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_05607d5a59 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_05607d5a59 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 71,
    x_width => 144,
    y_width => 72
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 72,
    new_msb => 143,
    x_width => 144,
    y_width => 72
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x14 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    in5 : in std_logic_vector( 21-1 downto 0 );
    in6 : in std_logic_vector( 21-1 downto 0 );
    in7 : in std_logic_vector( 21-1 downto 0 );
    in8 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 168-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x14;
architecture structural of test_low_freq_marion2018_up_bussify_x14 is 
  signal concatenate_y_net : std_logic_vector( 168-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv5_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv6_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv7_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv8_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  conv5_dout_net <= in5;
  conv6_dout_net <= in6;
  conv7_dout_net <= in7;
  conv8_dout_net <= in8;
  concatenate : entity work.sysgen_concat_9e157b2544 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv5_dout_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv6_dout_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv7_dout_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv8_dout_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x7 is
  port (
    bus_in : in std_logic_vector( 160-1 downto 0 );
    msb_out8 : out std_logic_vector( 20-1 downto 0 );
    out7 : out std_logic_vector( 20-1 downto 0 );
    out6 : out std_logic_vector( 20-1 downto 0 );
    out5 : out std_logic_vector( 20-1 downto 0 );
    out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x7;
architecture structural of test_low_freq_marion2018_up_debus_x7 is 
  signal reinterpret8_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 160-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out8 <= reinterpret8_output_port_net;
  out7 <= reinterpret7_output_port_net;
  out6 <= reinterpret6_output_port_net;
  out5 <= reinterpret5_output_port_net;
  out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret8_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  slice5 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 80,
    new_msb => 99,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice5_y_net
  );
  slice6 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 100,
    new_msb => 119,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice6_y_net
  );
  slice7 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 120,
    new_msb => 139,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice7_y_net
  );
  slice8 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 159,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice8_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm0_x0 is
  port (
    din : in std_logic_vector( 160-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 168-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm0_x0;
architecture structural of test_low_freq_marion2018_up_bus_norm0_x0 is 
  signal concatenate_y_net : std_logic_vector( 168-1 downto 0 );
  signal concat_y_net : std_logic_vector( 160-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv5_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv6_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv7_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv8_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x14 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    in5 => conv5_dout_net,
    in6 => conv6_dout_net,
    in7 => conv7_dout_net,
    in8 => conv8_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x7 
  port map (
    bus_in => concat_y_net,
    msb_out8 => reinterpret8_output_port_net,
    out7 => reinterpret7_output_port_net,
    out6 => reinterpret6_output_port_net,
    out5 => reinterpret5_output_port_net,
    out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret8_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret5_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
  conv5 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv5_dout_net
  );
  conv6 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv6_dout_net
  );
  conv7 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv7_dout_net
  );
  conv8 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv8_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x13 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    in5 : in std_logic_vector( 21-1 downto 0 );
    in6 : in std_logic_vector( 21-1 downto 0 );
    in7 : in std_logic_vector( 21-1 downto 0 );
    in8 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 168-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x13;
architecture structural of test_low_freq_marion2018_up_bussify_x13 is 
  signal concatenate_y_net : std_logic_vector( 168-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x3 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x4 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x5 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x6 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x2 <= in2;
  adder_s_net_x3 <= in3;
  adder_s_net_x4 <= in4;
  adder_s_net_x5 <= in5;
  adder_s_net_x6 <= in6;
  adder_s_net_x0 <= in7;
  adder_s_net <= in8;
  concatenate : entity work.sysgen_concat_9e157b2544 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x3,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x4,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x5,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x6,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_norm1/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x4 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x4;
architecture structural of test_low_freq_marion2018_up_conv1_x4 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret8_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret8_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret8_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_norm1/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x4 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x4;
architecture structural of test_low_freq_marion2018_up_conv2_x4 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret7_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret7_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret7_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_norm1/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x3 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x3;
architecture structural of test_low_freq_marion2018_up_conv3_x3 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret6_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret6_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret6_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_norm1/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x2 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x2;
architecture structural of test_low_freq_marion2018_up_conv4_x2 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret5_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret5_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret5_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_norm1/conv5
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv5 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv5;
architecture structural of test_low_freq_marion2018_up_conv5 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_norm1/conv6
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv6 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv6;
architecture structural of test_low_freq_marion2018_up_conv6 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_norm1/conv7
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv7 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv7;
architecture structural of test_low_freq_marion2018_up_conv7 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_norm1/conv8
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv8_x0 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv8_x0;
architecture structural of test_low_freq_marion2018_up_conv8_x0 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x26 is
  port (
    bus_in : in std_logic_vector( 160-1 downto 0 );
    msb_out8 : out std_logic_vector( 20-1 downto 0 );
    out7 : out std_logic_vector( 20-1 downto 0 );
    out6 : out std_logic_vector( 20-1 downto 0 );
    out5 : out std_logic_vector( 20-1 downto 0 );
    out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x26;
architecture structural of test_low_freq_marion2018_up_debus_x26 is 
  signal reinterpret8_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 160-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out8 <= reinterpret8_output_port_net;
  out7 <= reinterpret7_output_port_net;
  out6 <= reinterpret6_output_port_net;
  out5 <= reinterpret5_output_port_net;
  out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret8_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  slice5 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 80,
    new_msb => 99,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice5_y_net
  );
  slice6 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 100,
    new_msb => 119,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice6_y_net
  );
  slice7 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 120,
    new_msb => 139,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice7_y_net
  );
  slice8 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 159,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice8_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm1_x1 is
  port (
    din : in std_logic_vector( 160-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 168-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm1_x1;
architecture structural of test_low_freq_marion2018_up_bus_norm1_x1 is 
  signal concatenate_y_net : std_logic_vector( 168-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 160-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x3 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x4 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x5 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x6 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x13 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    in3 => adder_s_net_x1,
    in4 => adder_s_net_x2,
    in5 => adder_s_net_x3,
    in6 => adder_s_net_x4,
    in7 => adder_s_net_x5,
    in8 => adder_s_net_x6,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x4 
  port map (
    in_x0 => reinterpret8_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x4 
  port map (
    in_x0 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x3 
  port map (
    in_x0 => reinterpret6_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x1
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x2 
  port map (
    in_x0 => reinterpret5_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x2
  );
  conv5 : entity work.test_low_freq_marion2018_up_conv5 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x3
  );
  conv6 : entity work.test_low_freq_marion2018_up_conv6 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x4
  );
  conv7 : entity work.test_low_freq_marion2018_up_conv7 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x5
  );
  conv8 : entity work.test_low_freq_marion2018_up_conv8_x0 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x6
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x26 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out8 => reinterpret8_output_port_net,
    out7 => reinterpret7_output_port_net,
    out6 => reinterpret6_output_port_net,
    out5 => reinterpret5_output_port_net,
    out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x78 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    in5 : in std_logic_vector( 20-1 downto 0 );
    in6 : in std_logic_vector( 20-1 downto 0 );
    in7 : in std_logic_vector( 20-1 downto 0 );
    in8 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 160-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x78;
architecture structural of test_low_freq_marion2018_up_bussify_x78 is 
  signal concatenate_y_net : std_logic_vector( 160-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale5_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale6_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale7_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale8_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  scale5_op_net <= in5;
  scale6_op_net <= in6;
  scale7_op_net <= in7;
  scale8_op_net <= in8;
  concatenate : entity work.sysgen_concat_79d37275dd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale5_op_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale6_op_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale7_op_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale8_op_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x25 is
  port (
    bus_in : in std_logic_vector( 160-1 downto 0 );
    msb_out8 : out std_logic_vector( 20-1 downto 0 );
    out7 : out std_logic_vector( 20-1 downto 0 );
    out6 : out std_logic_vector( 20-1 downto 0 );
    out5 : out std_logic_vector( 20-1 downto 0 );
    out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x25;
architecture structural of test_low_freq_marion2018_up_debus_x25 is 
  signal reinterpret8_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 160-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out8 <= reinterpret8_output_port_net;
  out7 <= reinterpret7_output_port_net;
  out6 <= reinterpret6_output_port_net;
  out5 <= reinterpret5_output_port_net;
  out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret8_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
  slice5 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 80,
    new_msb => 99,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice5_y_net
  );
  slice6 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 100,
    new_msb => 119,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice6_y_net
  );
  slice7 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 120,
    new_msb => 139,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice7_y_net
  );
  slice8 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 159,
    x_width => 160,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice8_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_scale_x3 is
  port (
    din : in std_logic_vector( 160-1 downto 0 );
    dout : out std_logic_vector( 160-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_scale_x3;
architecture structural of test_low_freq_marion2018_up_bus_scale_x3 is 
  signal concatenate_y_net : std_logic_vector( 160-1 downto 0 );
  signal concat_y_net : std_logic_vector( 160-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale5_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale6_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale7_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale8_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x78 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    in5 => scale5_op_net,
    in6 => scale6_op_net,
    in7 => scale7_op_net,
    in8 => scale8_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x25 
  port map (
    bus_in => concat_y_net,
    msb_out8 => reinterpret8_output_port_net,
    out7 => reinterpret7_output_port_net,
    out6 => reinterpret6_output_port_net,
    out5 => reinterpret5_output_port_net,
    out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret8_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret7_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret6_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret5_output_port_net,
    op => scale4_op_net
  );
  scale5 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale5_op_net
  );
  scale6 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale6_op_net
  );
  scale7 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale7_op_net
  );
  scale8 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale8_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x13 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x13;
architecture structural of test_low_freq_marion2018_up_a_debus_x13 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net_x0,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x13 is
  port (
    bus_in : in std_logic_vector( 76-1 downto 0 );
    msb_out4 : out std_logic_vector( 19-1 downto 0 );
    out3 : out std_logic_vector( 19-1 downto 0 );
    out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x13;
architecture structural of test_low_freq_marion2018_up_b_debus_x13 is 
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 38,
    new_msb => 56,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 57,
    new_msb => 75,
    x_width => 76,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x8 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x8;
architecture structural of test_low_freq_marion2018_up_op_bussify_x8 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  addsub3_s_net <= in3;
  addsub4_s_net <= in4;
  concatenate : entity work.sysgen_concat_295e1f31f3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub4_s_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_sub_x3 is
  port (
    a : in std_logic_vector( 72-1 downto 0 );
    b : in std_logic_vector( 76-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_sub_x3;
architecture structural of test_low_freq_marion2018_up_bus_sub_x3 is 
  signal concatenate_y_net_x0 : std_logic_vector( 80-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub4_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x13 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x13 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x8 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    in3 => addsub3_s_net,
    in4 => addsub4_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net,
    b => reinterpret4_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub4 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x0,
    b => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addsub4_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x5 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    in5 : in std_logic_vector( 21-1 downto 0 );
    in6 : in std_logic_vector( 21-1 downto 0 );
    in7 : in std_logic_vector( 21-1 downto 0 );
    in8 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 168-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x5;
architecture structural of test_low_freq_marion2018_up_d_bussify_x5 is 
  signal concatenate_y_net : std_logic_vector( 168-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux4_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux5_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux6_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux7_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  mux4_y_net <= in5;
  mux5_y_net <= in6;
  mux6_y_net <= in7;
  mux7_y_net <= in8;
  concatenate : entity work.sysgen_concat_9e157b2544 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux4_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux5_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux6_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux7_y_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x5 is
  port (
    bus_in : in std_logic_vector( 168-1 downto 0 );
    msb_out8 : out std_logic_vector( 21-1 downto 0 );
    out7 : out std_logic_vector( 21-1 downto 0 );
    out6 : out std_logic_vector( 21-1 downto 0 );
    out5 : out std_logic_vector( 21-1 downto 0 );
    out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x5;
architecture structural of test_low_freq_marion2018_up_expand0_x5 is 
  signal reinterpret8_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 168-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out8 <= reinterpret8_output_port_net;
  out7 <= reinterpret7_output_port_net;
  out6 <= reinterpret6_output_port_net;
  out5 <= reinterpret5_output_port_net;
  out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret8_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  slice5 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 84,
    new_msb => 104,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice5_y_net
  );
  slice6 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 125,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice6_y_net
  );
  slice7 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 126,
    new_msb => 146,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice7_y_net
  );
  slice8 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 147,
    new_msb => 167,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice8_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x6 is
  port (
    bus_in : in std_logic_vector( 168-1 downto 0 );
    msb_out8 : out std_logic_vector( 21-1 downto 0 );
    out7 : out std_logic_vector( 21-1 downto 0 );
    out6 : out std_logic_vector( 21-1 downto 0 );
    out5 : out std_logic_vector( 21-1 downto 0 );
    out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x6;
architecture structural of test_low_freq_marion2018_up_expand1_x6 is 
  signal reinterpret8_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 168-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out8 <= reinterpret8_output_port_net;
  out7 <= reinterpret7_output_port_net;
  out6 <= reinterpret6_output_port_net;
  out5 <= reinterpret5_output_port_net;
  out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret8_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  slice5 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 84,
    new_msb => 104,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice5_y_net
  );
  slice6 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 125,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice6_y_net
  );
  slice7 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 126,
    new_msb => 146,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice7_y_net
  );
  slice8 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 147,
    new_msb => 167,
    x_width => 168,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice8_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x6 is
  port (
    bus_in : in std_logic_vector( 8-1 downto 0 );
    msb_out8 : out std_logic_vector( 1-1 downto 0 );
    out7 : out std_logic_vector( 1-1 downto 0 );
    out6 : out std_logic_vector( 1-1 downto 0 );
    out5 : out std_logic_vector( 1-1 downto 0 );
    out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x6;
architecture structural of test_low_freq_marion2018_up_sel_expand_x6 is 
  signal reinterpret8_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out8 <= reinterpret8_output_port_net;
  out7 <= reinterpret7_output_port_net;
  out6 <= reinterpret6_output_port_net;
  out5 <= reinterpret5_output_port_net;
  out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice8_y_net,
    output_port => reinterpret8_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
  slice5 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 4,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice5_y_net
  );
  slice6 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 5,
    new_msb => 5,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice6_y_net
  );
  slice7 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 6,
    new_msb => 6,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice7_y_net
  );
  slice8 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 7,
    x_width => 8,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice8_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/mux
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mux_x3 is
  port (
    sel : in std_logic_vector( 8-1 downto 0 );
    d0 : in std_logic_vector( 168-1 downto 0 );
    d1 : in std_logic_vector( 168-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 168-1 downto 0 )
  );
end test_low_freq_marion2018_up_mux_x3;
architecture structural of test_low_freq_marion2018_up_mux_x3 is 
  signal concatenate_y_net : std_logic_vector( 168-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 8-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 168-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 168-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux4_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux5_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux6_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux7_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret8_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret7_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret6_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret8_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret7_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret6_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret5_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret5_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  concatenate_y_net_x2 <= sel;
  concatenate_y_net_x1 <= d0;
  concatenate_y_net_x0 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x5 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    in5 => mux4_y_net,
    in6 => mux5_y_net,
    in7 => mux6_y_net,
    in8 => mux7_y_net,
    bus_out => concatenate_y_net
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x5 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out8 => reinterpret8_output_port_net_x1,
    out7 => reinterpret7_output_port_net_x1,
    out6 => reinterpret6_output_port_net_x0,
    out5 => reinterpret5_output_port_net,
    out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x6 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out8 => reinterpret8_output_port_net_x0,
    out7 => reinterpret7_output_port_net_x0,
    out6 => reinterpret6_output_port_net_x1,
    out5 => reinterpret5_output_port_net_x1,
    out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x6 
  port map (
    bus_in => concatenate_y_net_x2,
    msb_out8 => reinterpret8_output_port_net,
    out7 => reinterpret7_output_port_net,
    out6 => reinterpret6_output_port_net,
    out5 => reinterpret5_output_port_net_x0,
    out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  mux0 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret8_output_port_net,
    d0 => reinterpret8_output_port_net_x1,
    d1 => reinterpret8_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret7_output_port_net,
    d0 => reinterpret7_output_port_net_x1,
    d1 => reinterpret7_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret6_output_port_net,
    d0 => reinterpret6_output_port_net_x0,
    d1 => reinterpret6_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret5_output_port_net_x0,
    d0 => reinterpret5_output_port_net,
    d1 => reinterpret5_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
  mux4 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net_x0,
    d0 => reinterpret4_output_port_net,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux4_y_net
  );
  mux5 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net_x0,
    d0 => reinterpret3_output_port_net,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux5_y_net
  );
  mux6 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x0,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux6_y_net
  );
  mux7 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x0,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux7_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x77 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    in5 : in std_logic_vector( 1-1 downto 0 );
    in6 : in std_logic_vector( 1-1 downto 0 );
    in7 : in std_logic_vector( 1-1 downto 0 );
    in8 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 8-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x77;
architecture structural of test_low_freq_marion2018_up_bussify_x77 is 
  signal concatenate_y_net : std_logic_vector( 8-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_4_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_5_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_6_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_7_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret8_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  din0_4_q_net <= in5;
  din0_5_q_net <= in6;
  din0_6_q_net <= in7;
  din0_7_q_net <= in8;
  concatenate : entity work.sysgen_concat_c498f828be 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    in4 => reinterpret5_output_port_net,
    in5 => reinterpret6_output_port_net,
    in6 => reinterpret7_output_port_net,
    in7 => reinterpret8_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_4_q_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_5_q_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_6_q_net,
    output_port => reinterpret7_output_port_net
  );
  reinterpret8 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_7_q_net,
    output_port => reinterpret8_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_shift_replicate_x4 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 8-1 downto 0 )
  );
end test_low_freq_marion2018_up_shift_replicate_x4;
architecture structural of test_low_freq_marion2018_up_shift_replicate_x4 is 
  signal concatenate_y_net : std_logic_vector( 8-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_4_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_5_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_6_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_7_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice0_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x77 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    in5 => din0_4_q_net,
    in6 => din0_5_q_net,
    in7 => din0_6_q_net,
    in8 => din0_7_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
  din0_4 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_4_q_net
  );
  din0_5 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_5_q_net
  );
  din0_6 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_6_q_net
  );
  din0_7 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice0_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_7_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x76 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    in3 : in std_logic_vector( 19-1 downto 0 );
    in4 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 76-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x76;
architecture structural of test_low_freq_marion2018_up_bussify_x76 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_0b03e16437 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x15 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x15;
architecture structural of test_low_freq_marion2018_up_conv1_x15 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x16 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x16;
architecture structural of test_low_freq_marion2018_up_conv2_x16 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x11 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x11;
architecture structural of test_low_freq_marion2018_up_conv3_x11 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x11 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x11;
architecture structural of test_low_freq_marion2018_up_conv4_x11 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x27 is
  port (
    bus_in : in std_logic_vector( 148-1 downto 0 );
    msb_out4 : out std_logic_vector( 37-1 downto 0 );
    out3 : out std_logic_vector( 37-1 downto 0 );
    out2 : out std_logic_vector( 37-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x27;
architecture structural of test_low_freq_marion2018_up_debus_x27 is 
  signal reinterpret4_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 148-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 37-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 148,
    y_width => 37
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 73,
    x_width => 148,
    y_width => 37
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 74,
    new_msb => 110,
    x_width => 148,
    y_width => 37
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 111,
    new_msb => 147,
    x_width => 148,
    y_width => 37
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x9 is
  port (
    din : in std_logic_vector( 148-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 76-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x9;
architecture structural of test_low_freq_marion2018_up_bus_convert_x9 is 
  signal concatenate_y_net : std_logic_vector( 76-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 73-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 148-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net;
  concatenate_y_net_x0 <= din;
  dmisc_q_net_x0 <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x76 
  port map (
    in1 => adder_s_net_x0,
    in2 => adder_s_net_x1,
    in3 => adder_s_net_x2,
    in4 => adder_s_net,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x15 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x16 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x1
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x11 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x2
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x11 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x27 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  dmisc : entity work.sysgen_delay_ac2c9bcdcd 
  port map (
    clr => '0',
    d => dmisc_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_create_x4 is
  port (
    in1 : in std_logic_vector( 72-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 72-1 downto 0 );
    bus_out : out std_logic_vector( 145-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_create_x4;
architecture structural of test_low_freq_marion2018_up_bus_create_x4 is 
  signal concatenate_y_net : std_logic_vector( 145-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal sync_delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 72-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  concatenate_y_net_x0 <= in1;
  sync_delay1_q_net <= in2;
  concatenate_y_net_x1 <= in3;
  concatenate : entity work.sysgen_concat_4658bed9a1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_05607d5a59 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => sync_delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_05607d5a59 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concatenate_y_net_x1,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x10 is
  port (
    bus_in : in std_logic_vector( 145-1 downto 0 );
    msb_out2 : out std_logic_vector( 72-1 downto 0 );
    lsb_out1 : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x10;
architecture structural of test_low_freq_marion2018_up_bus_expand_x10 is 
  signal reinterpret2_output_port_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 73-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 145-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 73-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 72-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_f3145ce618 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_05607d5a59 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 72,
    x_width => 145,
    y_width => 73
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 73,
    new_msb => 144,
    x_width => 145,
    y_width => 72
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand1_x4 is
  port (
    bus_in : in std_logic_vector( 73-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand1_x4;
architecture structural of test_low_freq_marion2018_up_bus_expand1_x4 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 72-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 73-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 72-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_05607d5a59 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 71,
    x_width => 73,
    y_width => 72
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 72,
    new_msb => 72,
    x_width => 73,
    y_width => 1
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_b_bussify_x4 is
  port (
    in1 : in std_logic_vector( 74-1 downto 0 );
    in2 : in std_logic_vector( 74-1 downto 0 );
    bus_out : out std_logic_vector( 148-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_b_bussify_x4;
architecture structural of test_low_freq_marion2018_up_a_b_bussify_x4 is 
  signal concatenate_y_net : std_logic_vector( 148-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 74-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  concat_y_net_x0 <= in1;
  concat_y_net <= in2;
  concatenate : entity work.sysgen_concat_3c04eb760b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_4ffd390cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_4ffd390cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x14 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x14;
architecture structural of test_low_freq_marion2018_up_a_debus_x14 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x14 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x14;
architecture structural of test_low_freq_marion2018_up_b_debus_x14 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_expand_x7 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_expand_x7;
architecture structural of test_low_freq_marion2018_up_a_expand_x7 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x82 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x82;
architecture structural of test_low_freq_marion2018_up_bussify_x82 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_replicate_x6 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_replicate_x6;
architecture structural of test_low_freq_marion2018_up_a_replicate_x6 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x82 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_expand_x7 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_expand_x7;
architecture structural of test_low_freq_marion2018_up_b_expand_x7 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x81 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x81;
architecture structural of test_low_freq_marion2018_up_bussify_x81 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_replicate_x7 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_replicate_x7;
architecture structural of test_low_freq_marion2018_up_b_replicate_x7 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x81 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x15 is
  port (
    re : in std_logic_vector( 37-1 downto 0 );
    im : in std_logic_vector( 37-1 downto 0 );
    c : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x15;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x15 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity work.sysgen_concat_2e257fd5fc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mult1_x4 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_mult1_x4;
architecture structural of test_low_freq_marion2018_up_mult1_x4 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 36-1 downto 0 );
  signal reim_p_net : std_logic_vector( 36-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 37-1 downto 0 );
  signal rere_p_net : std_logic_vector( 36-1 downto 0 );
  signal imim_p_net : std_logic_vector( 36-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret2_output_port_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity work.test_low_freq_marion2018_up_a_expand_x7 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  a_replicate : entity work.test_low_freq_marion2018_up_a_replicate_x6 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity work.test_low_freq_marion2018_up_b_expand_x7 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_replicate : entity work.test_low_freq_marion2018_up_b_replicate_x7 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x15 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  addsub_im : entity work.sysgen_addsub_7e3e023ed9 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  addsub_re : entity work.sysgen_addsub_e3d294daff 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  convert_im : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
  convert_re : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  imim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x0,
    b => reinterpret2_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret1_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  rere : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/mult2/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_expand_x6 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_expand_x6;
architecture structural of test_low_freq_marion2018_up_a_expand_x6 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/mult2/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x80 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x80;
architecture structural of test_low_freq_marion2018_up_bussify_x80 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/mult2/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_replicate_x7 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_replicate_x7;
architecture structural of test_low_freq_marion2018_up_a_replicate_x7 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x80 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/mult2/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_expand_x6 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_expand_x6;
architecture structural of test_low_freq_marion2018_up_b_expand_x6 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/mult2/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x79 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x79;
architecture structural of test_low_freq_marion2018_up_bussify_x79 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/mult2/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_replicate_x6 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_replicate_x6;
architecture structural of test_low_freq_marion2018_up_b_replicate_x6 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x79 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/mult2/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x14 is
  port (
    re : in std_logic_vector( 37-1 downto 0 );
    im : in std_logic_vector( 37-1 downto 0 );
    c : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x14;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x14 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity work.sysgen_concat_2e257fd5fc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/mult2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mult2 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_mult2;
architecture structural of test_low_freq_marion2018_up_mult2 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 36-1 downto 0 );
  signal reim_p_net : std_logic_vector( 36-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 37-1 downto 0 );
  signal rere_p_net : std_logic_vector( 36-1 downto 0 );
  signal imim_p_net : std_logic_vector( 36-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity work.test_low_freq_marion2018_up_a_expand_x6 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity work.test_low_freq_marion2018_up_a_replicate_x7 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity work.test_low_freq_marion2018_up_b_expand_x6 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity work.test_low_freq_marion2018_up_b_replicate_x6 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x14 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  addsub_im : entity work.sysgen_addsub_7e3e023ed9 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  addsub_re : entity work.sysgen_addsub_e3d294daff 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  convert_im : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
  convert_re : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  imim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  rere : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x72 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x72;
architecture structural of test_low_freq_marion2018_up_bussify_x72 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repa_x4 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repa_x4;
architecture structural of test_low_freq_marion2018_up_repa_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x72 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x71 is
  port (
    in1 : in std_logic_vector( 72-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x71;
architecture structural of test_low_freq_marion2018_up_bussify_x71 is 
  signal reinterpret1_output_port_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 72-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din0_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_05607d5a59 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repb_x4 is
  port (
    in_x0 : in std_logic_vector( 72-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_repb_x4;
architecture structural of test_low_freq_marion2018_up_repb_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 72-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 72-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x71 
  port map (
    in1 => din0_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 72
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_mult_x4 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 72-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 148-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_mult_x4;
architecture structural of test_low_freq_marion2018_up_bus_mult_x4 is 
  signal concatenate_y_net : std_logic_vector( 148-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 72-1 downto 0 );
begin
  a_b <= concatenate_y_net;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity work.test_low_freq_marion2018_up_a_b_bussify_x4 
  port map (
    in1 => concat_y_net_x0,
    in2 => concat_y_net_x1,
    bus_out => concatenate_y_net
  );
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x14 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x14 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity work.test_low_freq_marion2018_up_mult1_x4 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  mult2 : entity work.test_low_freq_marion2018_up_mult2 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x1
  );
  repa : entity work.test_low_freq_marion2018_up_repa_x4 
  port map (
    in_x0 => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity work.test_low_freq_marion2018_up_repb_x4 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x0
  );
  dmisc : entity work.sysgen_delay_9057ba722c 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_c_to_ri_x6 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_c_to_ri_x6;
architecture structural of test_low_freq_marion2018_up_c_to_ri_x6 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal dcoeffs_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  dcoeffs_q_net <= c;
  force_im : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => dcoeffs_q_net,
    y => slice_im_y_net
  );
  slice_re : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => dcoeffs_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/cmult/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_expand_x5 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_expand_x5;
architecture structural of test_low_freq_marion2018_up_a_expand_x5 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/cmult/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x70 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x70;
architecture structural of test_low_freq_marion2018_up_bussify_x70 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/cmult/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_replicate_x5 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_replicate_x5;
architecture structural of test_low_freq_marion2018_up_a_replicate_x5 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal working_values_doutb_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  working_values_doutb_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x70 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => working_values_doutb_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => working_values_doutb_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/cmult/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_expand_x5 is
  port (
    bus_in : in std_logic_vector( 100-1 downto 0 );
    msb_out4 : out std_logic_vector( 25-1 downto 0 );
    out3 : out std_logic_vector( 25-1 downto 0 );
    out2 : out std_logic_vector( 25-1 downto 0 );
    lsb_out1 : out std_logic_vector( 25-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_expand_x5;
architecture structural of test_low_freq_marion2018_up_b_expand_x5 is 
  signal reinterpret4_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 100-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 25-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 25-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 25-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 25-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_38e44758d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_38e44758d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_38e44758d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_38e44758d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 24,
    x_width => 100,
    y_width => 25
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 49,
    x_width => 100,
    y_width => 25
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 50,
    new_msb => 74,
    x_width => 100,
    y_width => 25
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 75,
    new_msb => 99,
    x_width => 100,
    y_width => 25
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/cmult/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x69 is
  port (
    in1 : in std_logic_vector( 50-1 downto 0 );
    in2 : in std_logic_vector( 50-1 downto 0 );
    bus_out : out std_logic_vector( 100-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x69;
architecture structural of test_low_freq_marion2018_up_bussify_x69 is 
  signal concatenate_y_net : std_logic_vector( 100-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 50-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 50-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 50-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 50-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_14bc2d65c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_54a1ad45d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_54a1ad45d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/cmult/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_replicate_x5 is
  port (
    in_x0 : in std_logic_vector( 50-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 100-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_replicate_x5;
architecture structural of test_low_freq_marion2018_up_b_replicate_x5 is 
  signal concatenate_y_net : std_logic_vector( 100-1 downto 0 );
  signal concat_y_net : std_logic_vector( 50-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 50-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 50-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  concat_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x69 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 50
  )
  port map (
    en => '1',
    rst => '1',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 50
  )
  port map (
    en => '1',
    rst => '1',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/cmult/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x11 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x11;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x11 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/cmult
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_cmult_x0 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 50-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_cmult_x0;
architecture structural of test_low_freq_marion2018_up_cmult_x0 is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal working_values_doutb_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 50-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 25-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 25-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 25-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 25-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 100-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 18-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 44-1 downto 0 );
  signal imre_p_net : std_logic_vector( 43-1 downto 0 );
  signal reim_p_net : std_logic_vector( 43-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 44-1 downto 0 );
  signal rere_p_net : std_logic_vector( 43-1 downto 0 );
  signal imim_p_net : std_logic_vector( 43-1 downto 0 );
begin
  ab <= concat_y_net_x0;
  working_values_doutb_net <= a;
  concat_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity work.test_low_freq_marion2018_up_a_expand_x5 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  a_replicate : entity work.test_low_freq_marion2018_up_a_replicate_x5 
  port map (
    in_x0 => working_values_doutb_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  b_expand : entity work.test_low_freq_marion2018_up_b_expand_x5 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  b_replicate : entity work.test_low_freq_marion2018_up_b_replicate_x5 
  port map (
    in_x0 => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x11 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net_x0
  );
  addsub_im : entity work.sysgen_addsub_af39616d2e 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  addsub_re : entity work.sysgen_addsub_0591c31112 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  convert_im : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 41,
    din_width => 44,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
  convert_re : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 41,
    din_width => 44,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  imim : entity work.sysgen_mult_9d28dc543e 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity work.sysgen_mult_9d28dc543e 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity work.sysgen_mult_9d28dc543e 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  rere : entity work.sysgen_mult_9d28dc543e 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net,
    b => reinterpret4_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/outmux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x4 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x4;
architecture structural of test_low_freq_marion2018_up_d_bussify_x4 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 18-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/outmux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x4 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x4;
architecture structural of test_low_freq_marion2018_up_expand0_x4 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reference_values_data_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reference_values_data_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reference_values_data_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reference_values_data_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/outmux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x5 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x5;
architecture structural of test_low_freq_marion2018_up_expand1_x5 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/outmux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x5 is
  port (
    bus_in : in std_logic_vector( 2-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x5;
architecture structural of test_low_freq_marion2018_up_sel_expand_x5 is 
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/outmux
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_outmux_x0 is
  port (
    sel : in std_logic_vector( 2-1 downto 0 );
    d0 : in std_logic_vector( 36-1 downto 0 );
    d1 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_outmux_x0;
architecture structural of test_low_freq_marion2018_up_outmux_x0 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reference_values_data_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 18-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  concatenate_y_net_x0 <= sel;
  reference_values_data_net <= d0;
  concat_y_net <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x4 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    bus_out => concatenate_y_net
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x4 
  port map (
    bus_in => reference_values_data_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x5 
  port map (
    bus_in => concat_y_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x5 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity work.sysgen_mux_2cc42b113a 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_2cc42b113a 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x13 is
  port (
    re : in std_logic_vector( 25-1 downto 0 );
    im : in std_logic_vector( 25-1 downto 0 );
    c : out std_logic_vector( 50-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x13;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x13 is 
  signal concat_y_net : std_logic_vector( 50-1 downto 0 );
  signal rotation_real_op_net : std_logic_vector( 25-1 downto 0 );
  signal rotation_imag_op_net : std_logic_vector( 25-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 25-1 downto 0 );
begin
  c <= concat_y_net;
  rotation_real_op_net <= re;
  rotation_imag_op_net <= im;
  concat : entity work.sysgen_concat_e81f9cdd62 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_9e4e457c61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rotation_imag_op_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_9e4e457c61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rotation_real_op_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/sel_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x68 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 2-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x68;
architecture structural of test_low_freq_marion2018_up_bussify_x68 is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_c15f9f98c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc/sel_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_replicate_x0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 2-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_replicate_x0;
architecture structural of test_low_freq_marion2018_up_sel_replicate_x0 is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal dselect_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  dselect_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x68 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => dselect_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => dselect_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/feedback_osc
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_feedback_osc_x0 is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 145-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 145-1 downto 0 )
  );
end test_low_freq_marion2018_up_feedback_osc_x0;
architecture structural of test_low_freq_marion2018_up_feedback_osc_x0 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 145-1 downto 0 );
  signal sync_delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal en_op_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 145-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dcoeffs_q_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal working_values_doutb_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 50-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal reference_values_data_net : std_logic_vector( 36-1 downto 0 );
  signal rotation_real_op_net : std_logic_vector( 25-1 downto 0 );
  signal rotation_imag_op_net : std_logic_vector( 25-1 downto 0 );
  signal dselect_q_net : std_logic_vector( 1-1 downto 0 );
  signal choice_y_net : std_logic_vector( 5-1 downto 0 );
  signal count_op_net : std_logic_vector( 10-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 5-1 downto 0 );
  signal segment_y_net : std_logic_vector( 1-1 downto 0 );
  signal offset_y_net : std_logic_vector( 4-1 downto 0 );
  signal constant_op_net : std_logic_vector( 5-1 downto 0 );
  signal dconcat_q_net : std_logic_vector( 5-1 downto 0 );
  signal den0_q_net : std_logic_vector( 1-1 downto 0 );
  signal doffset0_q_net : std_logic_vector( 4-1 downto 0 );
  signal doffset1_q_net : std_logic_vector( 4-1 downto 0 );
  signal select_op_net : std_logic_vector( 1-1 downto 0 );
  signal working_values_douta_net : std_logic_vector( 36-1 downto 0 );
begin
  cos <= force_re_output_port_net;
  sin <= force_im_output_port_net;
  misco <= dmisc_q_net;
  sync_delay1_q_net <= sync;
  en_op_net <= en;
  concatenate_y_net_x0 <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity work.test_low_freq_marion2018_up_c_to_ri_x6 
  port map (
    c => dcoeffs_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  cmult : entity work.test_low_freq_marion2018_up_cmult_x0 
  port map (
    a => working_values_doutb_net,
    b => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x1
  );
  outmux : entity work.test_low_freq_marion2018_up_outmux_x0 
  port map (
    sel => concatenate_y_net,
    d0 => reference_values_data_net,
    d1 => concat_y_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x1
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x13 
  port map (
    re => rotation_real_op_net,
    im => rotation_imag_op_net,
    c => concat_y_net
  );
  sel_replicate : entity work.test_low_freq_marion2018_up_sel_replicate_x0 
  port map (
    in_x0 => dselect_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  choice : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 8,
    x_width => 10,
    y_width => 5
  )
  port map (
    x => count_op_net,
    y => choice_y_net
  );
  concat : entity work.sysgen_concat_f0efcbf4db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => segment_y_net,
    in1 => offset_y_net,
    y => concat_y_net_x0
  );
  constant_x0 : entity work.sysgen_constant_798f32ef4c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  count : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i2",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    clr => '0',
    rst => sync_delay1_q_net,
    en => en_op_net,
    clk => clk_net,
    ce => ce_net,
    op => count_op_net
  );
  dcoeffs : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => concatenate_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => dcoeffs_q_net
  );
  dconcat : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 6,
    reg_retiming => 0,
    reset => 0,
    width => 5
  )
  port map (
    en => '1',
    rst => '1',
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dconcat_q_net
  );
  den0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 10,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => en_op_net,
    clk => clk_net,
    ce => ce_net,
    q => den0_q_net
  );
  dmisc : entity work.sysgen_delay_216532738d 
  port map (
    clr => '0',
    d => concatenate_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
  doffset0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '1',
    d => offset_y_net,
    clk => clk_net,
    ce => ce_net,
    q => doffset0_q_net
  );
  doffset1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 10,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '1',
    d => offset_y_net,
    clk => clk_net,
    ce => ce_net,
    q => doffset1_q_net
  );
  dselect : entity work.sysgen_delay_1fdbb9f92b 
  port map (
    clr => '0',
    d => select_op_net,
    clk => clk_net,
    ce => ce_net,
    q => dselect_q_net
  );
  offset : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 10,
    y_width => 4
  )
  port map (
    x => count_op_net,
    y => offset_y_net
  );
  reference_values : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i16",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => dconcat_q_net,
    clk => clk_net,
    ce => ce_net,
    data => reference_values_data_net
  );
  rotation_imag : entity work.sysgen_constant_49febfe5ce 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => rotation_imag_op_net
  );
  rotation_real : entity work.sysgen_constant_97b5526f1b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => rotation_real_op_net
  );
  segment : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 9,
    new_msb => 9,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => count_op_net,
    y => segment_y_net
  );
  select_x0 : entity work.sysgen_relational_de12d02258 
  port map (
    clr => '0',
    a => constant_op_net,
    b => choice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => select_op_net
  );
  working_values : entity work.test_low_freq_marion2018_up_xldpram_dist 
  generic map (
    addr_width => 4,
    c_address_width => 4,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_dist_mem_gen_v8_0_i3",
    latency => 2
  )
  port map (
    ena => "1",
    enb => "1",
    addra => doffset1_q_net,
    dina => concatenate_y_net_x1,
    wea => den0_q_net,
    addrb => doffset0_q_net,
    a_clk => clk_net,
    a_ce => ce_net,
    b_clk => clk_net,
    b_ce => ce_net,
    douta => working_values_douta_net,
    doutb => working_values_doutb_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x12 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x12;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x12 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal force_re_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  force_re_output_port_net_x0 <= re;
  force_im_output_port_net_x0 <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x0,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_coeff_gen_x4 is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 145-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 145-1 downto 0 )
  );
end test_low_freq_marion2018_up_coeff_gen_x4;
architecture structural of test_low_freq_marion2018_up_coeff_gen_x4 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 145-1 downto 0 );
  signal sync_delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 145-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal en_op_net : std_logic_vector( 1-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= dmisc_q_net;
  sync_delay1_q_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  feedback_osc : entity work.test_low_freq_marion2018_up_feedback_osc_x0 
  port map (
    sync => sync_delay1_q_net,
    en => en_op_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => force_re_output_port_net,
    sin => force_im_output_port_net,
    misco => dmisc_q_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x12 
  port map (
    re => force_re_output_port_net,
    im => force_im_output_port_net,
    c => concat_y_net
  );
  en : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => en_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_twiddle_x4 is
  port (
    ai : in std_logic_vector( 72-1 downto 0 );
    bi : in std_logic_vector( 72-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 72-1 downto 0 );
    bwo : out std_logic_vector( 76-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_twiddle_x4;
architecture structural of test_low_freq_marion2018_up_twiddle_x4 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal sync_delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 73-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 148-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 73-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 145-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 73-1 downto 0 );
  signal dmisc_q_net_x1 : std_logic_vector( 145-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x0;
  bwo <= concatenate_y_net_x1;
  sync_out <= slice2_y_net;
  concatenate_y_net <= ai;
  concatenate_y_net_x0 <= bi;
  sync_delay1_q_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x9 
  port map (
    din => concatenate_y_net_x3,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x1,
    misco => dmisc_q_net
  );
  bus_create : entity work.test_low_freq_marion2018_up_bus_create_x4 
  port map (
    in1 => concatenate_y_net_x0,
    in2 => sync_delay1_q_net,
    in3 => concatenate_y_net,
    bus_out => concatenate_y_net_x2
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x10 
  port map (
    bus_in => dmisc_q_net_x1,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  bus_expand1 : entity work.test_low_freq_marion2018_up_bus_expand1_x4 
  port map (
    bus_in => dmisc_q_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_mult : entity work.test_low_freq_marion2018_up_bus_mult_x4 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net,
    misci => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => concatenate_y_net_x3,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity work.test_low_freq_marion2018_up_coeff_gen_x4 
  port map (
    rst => sync_delay1_q_net,
    misci => concatenate_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => dmisc_q_net_x1
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly0_0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_butterfly0_0 is
  port (
    a : in std_logic_vector( 72-1 downto 0 );
    b : in std_logic_vector( 72-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw_x0 : out std_logic_vector( 72-1 downto 0 );
    a_bw : out std_logic_vector( 72-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_butterfly0_0;
architecture structural of test_low_freq_marion2018_up_butterfly0_0 is 
  signal reinterpret2_output_port_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 72-1 downto 0 );
  signal sync_delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net_x4 : std_logic_vector( 80-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 76-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 144-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 168-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 168-1 downto 0 );
  signal concat_y_net : std_logic_vector( 160-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 168-1 downto 0 );
  signal concatenate_y_net_x10 : std_logic_vector( 160-1 downto 0 );
  signal concatenate_y_net_x11 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw_x0 <= reinterpret2_output_port_net;
  a_bw <= reinterpret1_output_port_net_x0;
  sync_out <= delay0_q_net;
  concatenate_y_net <= a;
  concatenate_y_net_x3 <= b;
  sync_delay1_q_net <= sync_in;
  slice0_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity work.test_low_freq_marion2018_up_bus_add_x0 
  port map (
    a => reinterpret1_output_port_net,
    b => concatenate_y_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x4
  );
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x1 
  port map (
    din => concatenate_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x1 
  port map (
    bus_in => concatenate_y_net_x5,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_norm0 : entity work.test_low_freq_marion2018_up_bus_norm0_x0 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x7
  );
  bus_norm1 : entity work.test_low_freq_marion2018_up_bus_norm1_x1 
  port map (
    din => concatenate_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x8
  );
  bus_scale : entity work.test_low_freq_marion2018_up_bus_scale_x3 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x10
  );
  bus_sub : entity work.test_low_freq_marion2018_up_bus_sub_x3 
  port map (
    a => reinterpret1_output_port_net,
    b => concatenate_y_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x11
  );
  mux : entity work.test_low_freq_marion2018_up_mux_x3 
  port map (
    sel => concatenate_y_net_x0,
    d0 => concatenate_y_net_x7,
    d1 => concatenate_y_net_x8,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x2
  );
  shift_replicate : entity work.test_low_freq_marion2018_up_shift_replicate_x4 
  port map (
    in_x0 => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  twiddle_x0 : entity work.test_low_freq_marion2018_up_twiddle_x4 
  port map (
    ai => concatenate_y_net,
    bi => concatenate_y_net_x3,
    sync_in => sync_delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net,
    bwo => concatenate_y_net_x1,
    sync_out => slice2_y_net
  );
  concat : entity work.sysgen_concat_eed18d7887 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net_x4,
    in1 => concatenate_y_net_x11,
    y => concat_y_net
  );
  delay0 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x12 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x12;
architecture structural of test_low_freq_marion2018_up_a_debus_x12 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x12 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x12;
architecture structural of test_low_freq_marion2018_up_b_debus_x12 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x7 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x7;
architecture structural of test_low_freq_marion2018_up_op_bussify_x7 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_add_x3 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_add_x3;
architecture structural of test_low_freq_marion2018_up_bus_add_x3 is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x12 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x12 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x7 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x75 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    in3 : in std_logic_vector( 18-1 downto 0 );
    in4 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x75;
architecture structural of test_low_freq_marion2018_up_bussify_x75 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_148e539863 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_convert/conv1/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x26 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x26;
architecture structural of test_low_freq_marion2018_up_convert_x26 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x14 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x14;
architecture structural of test_low_freq_marion2018_up_conv1_x14 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x26 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_convert/conv2/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x25 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x25;
architecture structural of test_low_freq_marion2018_up_convert_x25 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x15 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x15;
architecture structural of test_low_freq_marion2018_up_conv2_x15 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x25 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_convert/conv3/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x24 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x24;
architecture structural of test_low_freq_marion2018_up_convert_x24 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x10 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x10;
architecture structural of test_low_freq_marion2018_up_conv3_x10 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x24 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_convert/conv4/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x23 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x23;
architecture structural of test_low_freq_marion2018_up_convert_x23 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x10 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x10;
architecture structural of test_low_freq_marion2018_up_conv4_x10 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x23 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x24 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x24;
architecture structural of test_low_freq_marion2018_up_debus_x24 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x8 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x8;
architecture structural of test_low_freq_marion2018_up_bus_convert_x8 is 
  signal concatenate_y_net_x1 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x75 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    in3 => adder_s_net_x1,
    in4 => adder_s_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x14 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x15 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x0
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x10 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x1
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x10 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x2
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x24 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x9 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x9;
architecture structural of test_low_freq_marion2018_up_bus_expand_x9 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x74 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x74;
architecture structural of test_low_freq_marion2018_up_bussify_x74 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x23 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x23;
architecture structural of test_low_freq_marion2018_up_debus_x23 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm0_x4 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm0_x4;
architecture structural of test_low_freq_marion2018_up_bus_norm0_x4 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x74 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x23 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x73 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x73;
architecture structural of test_low_freq_marion2018_up_bussify_x73 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_norm1/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x13 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x13;
architecture structural of test_low_freq_marion2018_up_conv1_x13 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_norm1/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x14 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x14;
architecture structural of test_low_freq_marion2018_up_conv2_x14 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_norm1/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x9 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x9;
architecture structural of test_low_freq_marion2018_up_conv3_x9 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_norm1/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x9 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x9;
architecture structural of test_low_freq_marion2018_up_conv4_x9 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x22 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x22;
architecture structural of test_low_freq_marion2018_up_debus_x22 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm1_x4 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm1_x4;
architecture structural of test_low_freq_marion2018_up_bus_norm1_x4 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x73 
  port map (
    in1 => adder_s_net_x2,
    in2 => adder_s_net_x1,
    in3 => adder_s_net_x0,
    in4 => adder_s_net,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x13 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x2
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x14 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x1
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x9 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x9 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x22 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x90 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x90;
architecture structural of test_low_freq_marion2018_up_bussify_x90 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity work.sysgen_concat_295e1f31f3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x33 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x33;
architecture structural of test_low_freq_marion2018_up_debus_x33 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_scale_x5 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    dout : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_scale_x5;
architecture structural of test_low_freq_marion2018_up_bus_scale_x5 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x90 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x33 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x17 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x17;
architecture structural of test_low_freq_marion2018_up_a_debus_x17 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x17 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x17;
architecture structural of test_low_freq_marion2018_up_b_debus_x17 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x11 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x11;
architecture structural of test_low_freq_marion2018_up_op_bussify_x11 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_sub_x5 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_sub_x5;
architecture structural of test_low_freq_marion2018_up_bus_sub_x5 is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x17 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x17 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x11 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x8 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x8;
architecture structural of test_low_freq_marion2018_up_d_bussify_x8 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x8 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x8;
architecture structural of test_low_freq_marion2018_up_expand0_x8 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x8 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x8;
architecture structural of test_low_freq_marion2018_up_expand1_x8 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x8 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x8;
architecture structural of test_low_freq_marion2018_up_sel_expand_x8 is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/mux
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mux_x5 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 84-1 downto 0 );
    d1 : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_mux_x5;
architecture structural of test_low_freq_marion2018_up_mux_x5 is 
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x8 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x8 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x8 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x8 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x89 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x89;
architecture structural of test_low_freq_marion2018_up_bussify_x89 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity work.sysgen_concat_08a2cc5c64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_shift_replicate_x5 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_shift_replicate_x5;
architecture structural of test_low_freq_marion2018_up_shift_replicate_x5 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice1_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x89 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x88 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x88;
architecture structural of test_low_freq_marion2018_up_bussify_x88 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x0 <= in1;
  adder_s_net <= in2;
  concatenate : entity work.sysgen_concat_7d770ef74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x18 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x18;
architecture structural of test_low_freq_marion2018_up_conv1_x18 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x19 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x19;
architecture structural of test_low_freq_marion2018_up_conv2_x19 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x32 is
  port (
    bus_in : in std_logic_vector( 74-1 downto 0 );
    msb_out2 : out std_logic_vector( 37-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x32;
architecture structural of test_low_freq_marion2018_up_debus_x32 is 
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 37-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 73,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x12 is
  port (
    din : in std_logic_vector( 74-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x12;
architecture structural of test_low_freq_marion2018_up_bus_convert_x12 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net;
  reinterpret1_output_port_net_x0 <= din;
  dmisc_q_net_x0 <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x88 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x18 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x19 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x32 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  dmisc : entity work.sysgen_delay_bfa7a413dc 
  port map (
    clr => '0',
    d => dmisc_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_create_x5 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_create_x5;
architecture structural of test_low_freq_marion2018_up_bus_create_x5 is 
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  delay0_q_net <= in2;
  reinterpret2_output_port_net_x0 <= in3;
  concatenate : entity work.sysgen_concat_58b333c99d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay0_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net_x0,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x12 is
  port (
    bus_in : in std_logic_vector( 73-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x12;
architecture structural of test_low_freq_marion2018_up_bus_expand_x12 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 73-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_aa9d5087ec 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 73,
    y_width => 37
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 72,
    x_width => 73,
    y_width => 36
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand1_x5 is
  port (
    bus_in : in std_logic_vector( 37-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand1_x5;
architecture structural of test_low_freq_marion2018_up_bus_expand1_x5 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 37,
    y_width => 36
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_b_bussify_x5 is
  port (
    in1 : in std_logic_vector( 74-1 downto 0 );
    bus_out : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_b_bussify_x5;
architecture structural of test_low_freq_marion2018_up_a_b_bussify_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_4ffd390cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x18 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x18;
architecture structural of test_low_freq_marion2018_up_a_debus_x18 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x18 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x18;
architecture structural of test_low_freq_marion2018_up_b_debus_x18 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_expand_x9 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_expand_x9;
architecture structural of test_low_freq_marion2018_up_a_expand_x9 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x96 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x96;
architecture structural of test_low_freq_marion2018_up_bussify_x96 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_replicate_x9 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_replicate_x9;
architecture structural of test_low_freq_marion2018_up_a_replicate_x9 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x96 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_expand_x9 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_expand_x9;
architecture structural of test_low_freq_marion2018_up_b_expand_x9 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x95 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x95;
architecture structural of test_low_freq_marion2018_up_bussify_x95 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_replicate_x9 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_replicate_x9;
architecture structural of test_low_freq_marion2018_up_b_replicate_x9 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x95 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x19 is
  port (
    re : in std_logic_vector( 37-1 downto 0 );
    im : in std_logic_vector( 37-1 downto 0 );
    c : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x19;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x19 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity work.sysgen_concat_2e257fd5fc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mult1_x5 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_mult1_x5;
architecture structural of test_low_freq_marion2018_up_mult1_x5 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 36-1 downto 0 );
  signal reim_p_net : std_logic_vector( 36-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 37-1 downto 0 );
  signal rere_p_net : std_logic_vector( 36-1 downto 0 );
  signal imim_p_net : std_logic_vector( 36-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity work.test_low_freq_marion2018_up_a_expand_x9 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity work.test_low_freq_marion2018_up_a_replicate_x9 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity work.test_low_freq_marion2018_up_b_expand_x9 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity work.test_low_freq_marion2018_up_b_replicate_x9 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x19 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  addsub_im : entity work.sysgen_addsub_7e3e023ed9 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  addsub_re : entity work.sysgen_addsub_e3d294daff 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  convert_im : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
  convert_re : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  imim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  rere : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x91 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x91;
architecture structural of test_low_freq_marion2018_up_bussify_x91 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repa_x5 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repa_x5;
architecture structural of test_low_freq_marion2018_up_repa_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x91 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x94 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x94;
architecture structural of test_low_freq_marion2018_up_bussify_x94 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repb_x5 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repb_x5;
architecture structural of test_low_freq_marion2018_up_repb_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x94 
  port map (
    in1 => reinterpret2_output_port_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_mult_x5 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 74-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_mult_x5;
architecture structural of test_low_freq_marion2018_up_bus_mult_x5 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net_x0;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity work.test_low_freq_marion2018_up_a_b_bussify_x5 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x0
  );
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x18 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x18 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity work.test_low_freq_marion2018_up_mult1_x5 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  repa : entity work.test_low_freq_marion2018_up_repa_x5 
  port map (
    in_x0 => concat_y_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity work.test_low_freq_marion2018_up_repb_x5 
  port map (
    in_x0 => reinterpret2_output_port_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmisc : entity work.sysgen_delay_90f99b895d 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/feedback_osc/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_c_to_ri_x7 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_c_to_ri_x7;
architecture structural of test_low_freq_marion2018_up_c_to_ri_x7 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal dcoeffs_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  dcoeffs_q_net <= c;
  force_im : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => dcoeffs_q_net,
    y => slice_im_y_net
  );
  slice_re : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => dcoeffs_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/feedback_osc/cmult/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_expand_x8 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_expand_x8;
architecture structural of test_low_freq_marion2018_up_a_expand_x8 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/feedback_osc/cmult/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x93 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x93;
architecture structural of test_low_freq_marion2018_up_bussify_x93 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/feedback_osc/cmult/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_replicate_x8 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_replicate_x8;
architecture structural of test_low_freq_marion2018_up_a_replicate_x8 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal working_values_doutb_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  working_values_doutb_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x93 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => working_values_doutb_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => working_values_doutb_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/feedback_osc/cmult/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_expand_x8 is
  port (
    bus_in : in std_logic_vector( 100-1 downto 0 );
    msb_out4 : out std_logic_vector( 25-1 downto 0 );
    out3 : out std_logic_vector( 25-1 downto 0 );
    out2 : out std_logic_vector( 25-1 downto 0 );
    lsb_out1 : out std_logic_vector( 25-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_expand_x8;
architecture structural of test_low_freq_marion2018_up_b_expand_x8 is 
  signal reinterpret4_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 100-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 25-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 25-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 25-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 25-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_38e44758d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_38e44758d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_38e44758d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_38e44758d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 24,
    x_width => 100,
    y_width => 25
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 49,
    x_width => 100,
    y_width => 25
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 50,
    new_msb => 74,
    x_width => 100,
    y_width => 25
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 75,
    new_msb => 99,
    x_width => 100,
    y_width => 25
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/feedback_osc/cmult/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x92 is
  port (
    in1 : in std_logic_vector( 50-1 downto 0 );
    in2 : in std_logic_vector( 50-1 downto 0 );
    bus_out : out std_logic_vector( 100-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x92;
architecture structural of test_low_freq_marion2018_up_bussify_x92 is 
  signal concatenate_y_net : std_logic_vector( 100-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 50-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 50-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 50-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 50-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_14bc2d65c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_54a1ad45d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_54a1ad45d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/feedback_osc/cmult/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_replicate_x8 is
  port (
    in_x0 : in std_logic_vector( 50-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 100-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_replicate_x8;
architecture structural of test_low_freq_marion2018_up_b_replicate_x8 is 
  signal concatenate_y_net : std_logic_vector( 100-1 downto 0 );
  signal concat_y_net : std_logic_vector( 50-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 50-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 50-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  concat_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x92 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 50
  )
  port map (
    en => '1',
    rst => '1',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 50
  )
  port map (
    en => '1',
    rst => '1',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/feedback_osc/cmult/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x18 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x18;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x18 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/feedback_osc/cmult
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_cmult_x1 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 50-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_cmult_x1;
architecture structural of test_low_freq_marion2018_up_cmult_x1 is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal working_values_doutb_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 50-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 25-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 25-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 25-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 25-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 100-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 18-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 44-1 downto 0 );
  signal imre_p_net : std_logic_vector( 43-1 downto 0 );
  signal reim_p_net : std_logic_vector( 43-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 44-1 downto 0 );
  signal rere_p_net : std_logic_vector( 43-1 downto 0 );
  signal imim_p_net : std_logic_vector( 43-1 downto 0 );
begin
  ab <= concat_y_net_x0;
  working_values_doutb_net <= a;
  concat_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity work.test_low_freq_marion2018_up_a_expand_x8 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  a_replicate : entity work.test_low_freq_marion2018_up_a_replicate_x8 
  port map (
    in_x0 => working_values_doutb_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  b_expand : entity work.test_low_freq_marion2018_up_b_expand_x8 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  b_replicate : entity work.test_low_freq_marion2018_up_b_replicate_x8 
  port map (
    in_x0 => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x18 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net_x0
  );
  addsub_im : entity work.sysgen_addsub_af39616d2e 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  addsub_re : entity work.sysgen_addsub_0591c31112 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  convert_im : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 41,
    din_width => 44,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
  convert_re : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 41,
    din_width => 44,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  imim : entity work.sysgen_mult_9d28dc543e 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity work.sysgen_mult_9d28dc543e 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity work.sysgen_mult_9d28dc543e 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  rere : entity work.sysgen_mult_9d28dc543e 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net,
    b => reinterpret4_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/feedback_osc/outmux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x6 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x6;
architecture structural of test_low_freq_marion2018_up_d_bussify_x6 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 18-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/feedback_osc/outmux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x6 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x6;
architecture structural of test_low_freq_marion2018_up_expand0_x6 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reference_values_data_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reference_values_data_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reference_values_data_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reference_values_data_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/feedback_osc/outmux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x7 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x7;
architecture structural of test_low_freq_marion2018_up_expand1_x7 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/feedback_osc/outmux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x7 is
  port (
    bus_in : in std_logic_vector( 2-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x7;
architecture structural of test_low_freq_marion2018_up_sel_expand_x7 is 
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/feedback_osc/outmux
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_outmux_x1 is
  port (
    sel : in std_logic_vector( 2-1 downto 0 );
    d0 : in std_logic_vector( 36-1 downto 0 );
    d1 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_outmux_x1;
architecture structural of test_low_freq_marion2018_up_outmux_x1 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reference_values_data_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 18-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  concatenate_y_net_x0 <= sel;
  reference_values_data_net <= d0;
  concat_y_net <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x6 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    bus_out => concatenate_y_net
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x6 
  port map (
    bus_in => reference_values_data_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x7 
  port map (
    bus_in => concat_y_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x7 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity work.sysgen_mux_2cc42b113a 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_2cc42b113a 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/feedback_osc/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x17 is
  port (
    re : in std_logic_vector( 25-1 downto 0 );
    im : in std_logic_vector( 25-1 downto 0 );
    c : out std_logic_vector( 50-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x17;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x17 is 
  signal concat_y_net : std_logic_vector( 50-1 downto 0 );
  signal rotation_real_op_net : std_logic_vector( 25-1 downto 0 );
  signal rotation_imag_op_net : std_logic_vector( 25-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 25-1 downto 0 );
begin
  c <= concat_y_net;
  rotation_real_op_net <= re;
  rotation_imag_op_net <= im;
  concat : entity work.sysgen_concat_e81f9cdd62 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_9e4e457c61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rotation_imag_op_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_9e4e457c61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rotation_real_op_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/feedback_osc/sel_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x84 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 2-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x84;
architecture structural of test_low_freq_marion2018_up_bussify_x84 is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_c15f9f98c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/feedback_osc/sel_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_replicate_x1 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 2-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_replicate_x1;
architecture structural of test_low_freq_marion2018_up_sel_replicate_x1 is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal dselect_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  dselect_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x84 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => dselect_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => dselect_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/feedback_osc
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_feedback_osc_x1 is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_feedback_osc_x1;
architecture structural of test_low_freq_marion2018_up_feedback_osc_x1 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 73-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal en_op_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dcoeffs_q_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal working_values_doutb_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 50-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal reference_values_data_net : std_logic_vector( 36-1 downto 0 );
  signal rotation_real_op_net : std_logic_vector( 25-1 downto 0 );
  signal rotation_imag_op_net : std_logic_vector( 25-1 downto 0 );
  signal dselect_q_net : std_logic_vector( 1-1 downto 0 );
  signal choice_y_net : std_logic_vector( 5-1 downto 0 );
  signal count_op_net : std_logic_vector( 10-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 5-1 downto 0 );
  signal segment_y_net : std_logic_vector( 1-1 downto 0 );
  signal offset_y_net : std_logic_vector( 4-1 downto 0 );
  signal constant_op_net : std_logic_vector( 5-1 downto 0 );
  signal dconcat_q_net : std_logic_vector( 5-1 downto 0 );
  signal den0_q_net : std_logic_vector( 1-1 downto 0 );
  signal doffset0_q_net : std_logic_vector( 4-1 downto 0 );
  signal doffset1_q_net : std_logic_vector( 4-1 downto 0 );
  signal select_op_net : std_logic_vector( 1-1 downto 0 );
  signal working_values_douta_net : std_logic_vector( 36-1 downto 0 );
begin
  cos <= force_re_output_port_net;
  sin <= force_im_output_port_net;
  misco <= dmisc_q_net;
  delay0_q_net <= sync;
  en_op_net <= en;
  concatenate_y_net_x0 <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity work.test_low_freq_marion2018_up_c_to_ri_x7 
  port map (
    c => dcoeffs_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  cmult : entity work.test_low_freq_marion2018_up_cmult_x1 
  port map (
    a => working_values_doutb_net,
    b => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x1
  );
  outmux : entity work.test_low_freq_marion2018_up_outmux_x1 
  port map (
    sel => concatenate_y_net,
    d0 => reference_values_data_net,
    d1 => concat_y_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x1
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x17 
  port map (
    re => rotation_real_op_net,
    im => rotation_imag_op_net,
    c => concat_y_net
  );
  sel_replicate : entity work.test_low_freq_marion2018_up_sel_replicate_x1 
  port map (
    in_x0 => dselect_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  choice : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 8,
    x_width => 10,
    y_width => 5
  )
  port map (
    x => count_op_net,
    y => choice_y_net
  );
  concat : entity work.sysgen_concat_f0efcbf4db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => segment_y_net,
    in1 => offset_y_net,
    y => concat_y_net_x0
  );
  constant_x0 : entity work.sysgen_constant_798f32ef4c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  count : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i2",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    clr => '0',
    rst => delay0_q_net,
    en => en_op_net,
    clk => clk_net,
    ce => ce_net,
    op => count_op_net
  );
  dcoeffs : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => concatenate_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => dcoeffs_q_net
  );
  dconcat : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 6,
    reg_retiming => 0,
    reset => 0,
    width => 5
  )
  port map (
    en => '1',
    rst => '1',
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dconcat_q_net
  );
  den0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 10,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => en_op_net,
    clk => clk_net,
    ce => ce_net,
    q => den0_q_net
  );
  dmisc : entity work.sysgen_delay_39cc0478f1 
  port map (
    clr => '0',
    d => concatenate_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
  doffset0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '1',
    d => offset_y_net,
    clk => clk_net,
    ce => ce_net,
    q => doffset0_q_net
  );
  doffset1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 10,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '1',
    d => offset_y_net,
    clk => clk_net,
    ce => ce_net,
    q => doffset1_q_net
  );
  dselect : entity work.sysgen_delay_1fdbb9f92b 
  port map (
    clr => '0',
    d => select_op_net,
    clk => clk_net,
    ce => ce_net,
    q => dselect_q_net
  );
  offset : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 10,
    y_width => 4
  )
  port map (
    x => count_op_net,
    y => offset_y_net
  );
  reference_values : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i17",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => dconcat_q_net,
    clk => clk_net,
    ce => ce_net,
    data => reference_values_data_net
  );
  rotation_imag : entity work.sysgen_constant_f815bb1d15 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => rotation_imag_op_net
  );
  rotation_real : entity work.sysgen_constant_5792fd9304 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => rotation_real_op_net
  );
  segment : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 9,
    new_msb => 9,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => count_op_net,
    y => segment_y_net
  );
  select_x0 : entity work.sysgen_relational_de12d02258 
  port map (
    clr => '0',
    a => constant_op_net,
    b => choice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => select_op_net
  );
  working_values : entity work.test_low_freq_marion2018_up_xldpram_dist 
  generic map (
    addr_width => 4,
    c_address_width => 4,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_dist_mem_gen_v8_0_i3",
    latency => 2
  )
  port map (
    ena => "1",
    enb => "1",
    addra => doffset1_q_net,
    dina => concatenate_y_net_x1,
    wea => den0_q_net,
    addrb => doffset0_q_net,
    a_clk => clk_net,
    a_ce => ce_net,
    b_clk => clk_net,
    b_ce => ce_net,
    douta => working_values_douta_net,
    doutb => working_values_doutb_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x16 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x16;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x16 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal force_re_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  force_re_output_port_net_x0 <= re;
  force_im_output_port_net_x0 <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x0,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_coeff_gen_x5 is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_coeff_gen_x5;
architecture structural of test_low_freq_marion2018_up_coeff_gen_x5 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 73-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal en_op_net : std_logic_vector( 1-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= dmisc_q_net;
  delay0_q_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  feedback_osc : entity work.test_low_freq_marion2018_up_feedback_osc_x1 
  port map (
    sync => delay0_q_net,
    en => en_op_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => force_re_output_port_net,
    sin => force_im_output_port_net,
    misco => dmisc_q_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x16 
  port map (
    re => force_re_output_port_net,
    im => force_im_output_port_net,
    c => concat_y_net
  );
  en : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => en_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_twiddle_x5 is
  port (
    ai : in std_logic_vector( 36-1 downto 0 );
    bi : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 36-1 downto 0 );
    bwo : out std_logic_vector( 38-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_twiddle_x5;
architecture structural of test_low_freq_marion2018_up_twiddle_x5 is 
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 73-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal dmisc_q_net_x1 : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x1;
  bwo <= concatenate_y_net;
  sync_out <= slice2_y_net;
  reinterpret2_output_port_net <= ai;
  reinterpret1_output_port_net <= bi;
  delay0_q_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x12 
  port map (
    din => reinterpret1_output_port_net_x2,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net,
    misco => dmisc_q_net
  );
  bus_create : entity work.test_low_freq_marion2018_up_bus_create_x5 
  port map (
    in1 => reinterpret1_output_port_net,
    in2 => delay0_q_net,
    in3 => reinterpret2_output_port_net,
    bus_out => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x12 
  port map (
    bus_in => dmisc_q_net_x1,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_expand1 : entity work.test_low_freq_marion2018_up_bus_expand1_x5 
  port map (
    bus_in => dmisc_q_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  bus_mult : entity work.test_low_freq_marion2018_up_bus_mult_x5 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net_x0,
    misci => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x2,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity work.test_low_freq_marion2018_up_coeff_gen_x5 
  port map (
    rst => delay0_q_net,
    misci => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => dmisc_q_net_x1
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_butterfly1_0 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw_x0 : out std_logic_vector( 36-1 downto 0 );
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_butterfly1_0;
architecture structural of test_low_freq_marion2018_up_butterfly1_0 is 
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net_x2 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  a_bw_x0 <= reinterpret2_output_port_net_x0;
  sync_out <= delay0_q_net_x0;
  reinterpret2_output_port_net <= a;
  reinterpret1_output_port_net <= b;
  delay0_q_net <= sync_in;
  slice1_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity work.test_low_freq_marion2018_up_bus_add_x3 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x2
  );
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x8 
  port map (
    din => concatenate_y_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x3
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x9 
  port map (
    bus_in => concatenate_y_net_x3,
    msb_out2 => reinterpret2_output_port_net_x0
  );
  bus_norm0 : entity work.test_low_freq_marion2018_up_bus_norm0_x4 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  bus_norm1 : entity work.test_low_freq_marion2018_up_bus_norm1_x4 
  port map (
    din => concatenate_y_net_x7,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x6
  );
  bus_scale : entity work.test_low_freq_marion2018_up_bus_scale_x5 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x7
  );
  bus_sub : entity work.test_low_freq_marion2018_up_bus_sub_x5 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x8
  );
  mux : entity work.test_low_freq_marion2018_up_mux_x5 
  port map (
    sel => concatenate_y_net,
    d0 => concatenate_y_net_x5,
    d1 => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x1
  );
  shift_replicate : entity work.test_low_freq_marion2018_up_shift_replicate_x5 
  port map (
    in_x0 => slice1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  twiddle_x0 : entity work.test_low_freq_marion2018_up_twiddle_x5 
  port map (
    ai => reinterpret2_output_port_net,
    bi => reinterpret1_output_port_net,
    sync_in => delay0_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net_x0,
    bwo => concatenate_y_net_x0,
    sync_out => slice2_y_net
  );
  concat : entity work.sysgen_concat_4b30316a2f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net_x2,
    in1 => concatenate_y_net_x8,
    y => concat_y_net
  );
  delay0 : entity work.sysgen_delay_8388eaf6a0 
  port map (
    clr => '0',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay0_q_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_add/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x15 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x15;
architecture structural of test_low_freq_marion2018_up_a_debus_x15 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_add/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x15 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x15;
architecture structural of test_low_freq_marion2018_up_b_debus_x15 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_add/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x9 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x9;
architecture structural of test_low_freq_marion2018_up_op_bussify_x9 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_add
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_add_x4 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_add_x4;
architecture structural of test_low_freq_marion2018_up_bus_add_x4 is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x15 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x15 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x9 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_f8b880f1c0 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x83 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    in3 : in std_logic_vector( 18-1 downto 0 );
    in4 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x83;
architecture structural of test_low_freq_marion2018_up_bussify_x83 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_148e539863 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_convert/conv1/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x30 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x30;
architecture structural of test_low_freq_marion2018_up_convert_x30 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x16 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x16;
architecture structural of test_low_freq_marion2018_up_conv1_x16 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret4_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x30 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_convert/conv2/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x29 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x29;
architecture structural of test_low_freq_marion2018_up_convert_x29 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x17 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x17;
architecture structural of test_low_freq_marion2018_up_conv2_x17 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret3_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x29 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_convert/conv3/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x28 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x28;
architecture structural of test_low_freq_marion2018_up_convert_x28 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_convert/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x12 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x12;
architecture structural of test_low_freq_marion2018_up_conv3_x12 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret2_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x28 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_convert/conv4/convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_convert_x27 is
  port (
    in_x0 : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_convert_x27;
architecture structural of test_low_freq_marion2018_up_convert_x27 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 22-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 22-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_b80ccb22dc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 22,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 23,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i5",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 23,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 18
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_a6a2487556 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 20,
    x_width => 21,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_e9c9178eb0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_convert/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x12 is
  port (
    din : in std_logic_vector( 21-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x12;
architecture structural of test_low_freq_marion2018_up_conv4_x12 is 
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= adder_s_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_convert_x27 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x28 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x28;
architecture structural of test_low_freq_marion2018_up_debus_x28 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x11 is
  port (
    din : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x11;
architecture structural of test_low_freq_marion2018_up_bus_convert_x11 is 
  signal concatenate_y_net_x1 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  concatenate_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x83 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    in3 => adder_s_net_x1,
    in4 => adder_s_net_x2,
    bus_out => concatenate_y_net_x1
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x16 
  port map (
    din => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x17 
  port map (
    din => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x0
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x12 
  port map (
    din => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x1
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x12 
  port map (
    din => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => adder_s_net_x2
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x28 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x11 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x11;
architecture structural of test_low_freq_marion2018_up_bus_expand_x11 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 72,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_norm0/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x87 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x87;
architecture structural of test_low_freq_marion2018_up_bussify_x87 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  conv1_dout_net <= in1;
  conv2_dout_net <= in2;
  conv3_dout_net <= in3;
  conv4_dout_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv1_dout_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv2_dout_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv3_dout_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => conv4_dout_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_norm0/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x31 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x31;
architecture structural of test_low_freq_marion2018_up_debus_x31 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_norm0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm0_x5 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm0_x5;
architecture structural of test_low_freq_marion2018_up_bus_norm0_x5 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal conv1_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv2_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv3_dout_net : std_logic_vector( 21-1 downto 0 );
  signal conv4_dout_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x87 
  port map (
    in1 => conv1_dout_net,
    in2 => conv2_dout_net,
    in3 => conv3_dout_net,
    in4 => conv4_dout_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x31 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv1_dout_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret3_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv2_dout_net
  );
  conv3 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv3_dout_net
  );
  conv4 : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 17,
    din_width => 20,
    dout_arith => 2,
    dout_bin_pt => 18,
    dout_width => 21,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    dout => conv4_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_norm1/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x86 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x86;
architecture structural of test_low_freq_marion2018_up_bussify_x86 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x1 <= in1;
  adder_s_net_x0 <= in2;
  adder_s_net <= in3;
  adder_s_net_x2 <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_364125c26e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x2,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_norm1/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x17 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x17;
architecture structural of test_low_freq_marion2018_up_conv1_x17 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret4_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret4_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret4_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_norm1/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x18 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x18;
architecture structural of test_low_freq_marion2018_up_conv2_x18 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret3_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret3_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret3_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_norm1/conv3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv3_x13 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv3_x13;
architecture structural of test_low_freq_marion2018_up_conv3_x13 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_norm1/conv4
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv4_x13 is
  port (
    in_x0 : in std_logic_vector( 20-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv4_x13;
architecture structural of test_low_freq_marion2018_up_conv4_x13 is 
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 19-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_52d2895bba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 19,
    a_width => 21,
    b_arith => xlUnsigned,
    b_bin_pt => 19,
    b_width => 19,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 22,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i6",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 22,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 18,
    s_width => 21
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_128fe0d18d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 20,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_62fa17b04f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_49a1d2a8cb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_42f66b0d41 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_norm1/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x30 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x30;
architecture structural of test_low_freq_marion2018_up_debus_x30 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_norm1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_norm1_x5 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_norm1_x5;
architecture structural of test_low_freq_marion2018_up_bus_norm1_x5 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 80-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net_x2 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal adder_s_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concatenate_y_net_x0 <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x86 
  port map (
    in1 => adder_s_net_x2,
    in2 => adder_s_net_x1,
    in3 => adder_s_net_x0,
    in4 => adder_s_net,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x17 
  port map (
    in_x0 => reinterpret4_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x2
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x18 
  port map (
    in_x0 => reinterpret3_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x1
  );
  conv3 : entity work.test_low_freq_marion2018_up_conv3_x13 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  conv4 : entity work.test_low_freq_marion2018_up_conv4_x13 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x30 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_scale/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x85 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    in3 : in std_logic_vector( 20-1 downto 0 );
    in4 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x85;
architecture structural of test_low_freq_marion2018_up_bussify_x85 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  scale1_op_net <= in1;
  scale2_op_net <= in2;
  scale3_op_net <= in3;
  scale4_op_net <= in4;
  concatenate : entity work.sysgen_concat_295e1f31f3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale1_op_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale2_op_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale3_op_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => scale4_op_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_scale/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x29 is
  port (
    bus_in : in std_logic_vector( 80-1 downto 0 );
    msb_out4 : out std_logic_vector( 20-1 downto 0 );
    out3 : out std_logic_vector( 20-1 downto 0 );
    out2 : out std_logic_vector( 20-1 downto 0 );
    lsb_out1 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x29;
architecture structural of test_low_freq_marion2018_up_debus_x29 is 
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 20-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_9cb598a889 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 19,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 20,
    new_msb => 39,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 40,
    new_msb => 59,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 60,
    new_msb => 79,
    x_width => 80,
    y_width => 20
  )
  port map (
    x => concat_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_scale
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_scale_x4 is
  port (
    din : in std_logic_vector( 80-1 downto 0 );
    dout : out std_logic_vector( 80-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_scale_x4;
architecture structural of test_low_freq_marion2018_up_bus_scale_x4 is 
  signal concatenate_y_net : std_logic_vector( 80-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal scale1_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale2_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale3_op_net : std_logic_vector( 20-1 downto 0 );
  signal scale4_op_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net;
  concat_y_net <= din;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x85 
  port map (
    in1 => scale1_op_net,
    in2 => scale2_op_net,
    in3 => scale3_op_net,
    in4 => scale4_op_net,
    bus_out => concatenate_y_net
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x29 
  port map (
    bus_in => concat_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  scale1 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret4_output_port_net,
    op => scale1_op_net
  );
  scale2 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret3_output_port_net,
    op => scale2_op_net
  );
  scale3 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret2_output_port_net,
    op => scale3_op_net
  );
  scale4 : entity work.sysgen_scale_ae523e8237 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => reinterpret1_output_port_net,
    op => scale4_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_sub/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x16 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x16;
architecture structural of test_low_freq_marion2018_up_a_debus_x16 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_sub/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x16 is
  port (
    bus_in : in std_logic_vector( 38-1 downto 0 );
    msb_out2 : out std_logic_vector( 19-1 downto 0 );
    lsb_out1 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x16;
architecture structural of test_low_freq_marion2018_up_b_debus_x16 is 
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 19-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 19-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_eb6e90a674 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 18,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 19,
    new_msb => 37,
    x_width => 38,
    y_width => 19
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_sub/op_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_op_bussify_x10 is
  port (
    in1 : in std_logic_vector( 20-1 downto 0 );
    in2 : in std_logic_vector( 20-1 downto 0 );
    bus_out : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_op_bussify_x10;
architecture structural of test_low_freq_marion2018_up_op_bussify_x10 is 
  signal concatenate_y_net : std_logic_vector( 40-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 20-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  addsub1_s_net <= in1;
  addsub2_s_net <= in2;
  concatenate : entity work.sysgen_concat_98d64b4cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub1_s_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_b7352867ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub2_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/bus_sub
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_sub_x4 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 38-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 40-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_sub_x4;
architecture structural of test_low_freq_marion2018_up_bus_sub_x4 is 
  signal concatenate_y_net_x0 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 20-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 20-1 downto 0 );
begin
  dout <= concatenate_y_net_x0;
  reinterpret1_output_port_net <= a;
  concatenate_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x16 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x16 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  op_bussify : entity work.test_low_freq_marion2018_up_op_bussify_x10 
  port map (
    in1 => addsub1_s_net,
    in2 => addsub2_s_net,
    bus_out => concatenate_y_net_x0
  );
  addsub1 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net_x0,
    b => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity work.sysgen_addsub_2c240783f7 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/mux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x7 is
  port (
    in1 : in std_logic_vector( 21-1 downto 0 );
    in2 : in std_logic_vector( 21-1 downto 0 );
    in3 : in std_logic_vector( 21-1 downto 0 );
    in4 : in std_logic_vector( 21-1 downto 0 );
    bus_out : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x7;
architecture structural of test_low_freq_marion2018_up_d_bussify_x7 is 
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  mux2_y_net <= in3;
  mux3_y_net <= in4;
  concatenate : entity work.sysgen_concat_6074ec92ae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux2_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux3_y_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/mux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x7 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x7;
architecture structural of test_low_freq_marion2018_up_expand0_x7 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/mux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x4 is
  port (
    bus_in : in std_logic_vector( 84-1 downto 0 );
    msb_out4 : out std_logic_vector( 21-1 downto 0 );
    out3 : out std_logic_vector( 21-1 downto 0 );
    out2 : out std_logic_vector( 21-1 downto 0 );
    lsb_out1 : out std_logic_vector( 21-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x4;
architecture structural of test_low_freq_marion2018_up_expand1_x4 is 
  signal reinterpret4_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 84-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 21-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 21-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_c5bcff56c6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 20,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 21,
    new_msb => 41,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 42,
    new_msb => 62,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 63,
    new_msb => 83,
    x_width => 84,
    y_width => 21
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/mux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x3 is
  port (
    bus_in : in std_logic_vector( 4-1 downto 0 );
    msb_out4 : out std_logic_vector( 1-1 downto 0 );
    out3 : out std_logic_vector( 1-1 downto 0 );
    out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x3;
architecture structural of test_low_freq_marion2018_up_sel_expand_x3 is 
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 3,
    new_msb => 3,
    x_width => 4,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/mux
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mux_x4 is
  port (
    sel : in std_logic_vector( 4-1 downto 0 );
    d0 : in std_logic_vector( 84-1 downto 0 );
    d1 : in std_logic_vector( 84-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 84-1 downto 0 )
  );
end test_low_freq_marion2018_up_mux_x4;
architecture structural of test_low_freq_marion2018_up_mux_x4 is 
  signal concatenate_y_net_x2 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 84-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux2_y_net : std_logic_vector( 21-1 downto 0 );
  signal mux3_y_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret3_output_port_net_x1 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 21-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net_x2;
  concatenate_y_net <= sel;
  concatenate_y_net_x0 <= d0;
  concatenate_y_net_x1 <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x7 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    in3 => mux2_y_net,
    in4 => mux3_y_net,
    bus_out => concatenate_y_net_x2
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x7 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x4 
  port map (
    bus_in => concatenate_y_net_x1,
    msb_out4 => reinterpret4_output_port_net_x1,
    out3 => reinterpret3_output_port_net_x1,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x3 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret4_output_port_net,
    d0 => reinterpret4_output_port_net_x0,
    d1 => reinterpret4_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret3_output_port_net,
    d0 => reinterpret3_output_port_net_x0,
    d1 => reinterpret3_output_port_net_x1,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
  mux2 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux2_y_net
  );
  mux3 : entity work.sysgen_mux_db4ee3821b 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux3_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/shift_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x63 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 1-1 downto 0 );
    in4 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x63;
architecture structural of test_low_freq_marion2018_up_bussify_x63 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  din0_2_q_net <= in3;
  din0_3_q_net <= in4;
  concatenate : entity work.sysgen_concat_08a2cc5c64 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    in3 => reinterpret4_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_2_q_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_3_q_net,
    output_port => reinterpret4_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/shift_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_shift_replicate_x3 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 4-1 downto 0 )
  );
end test_low_freq_marion2018_up_shift_replicate_x3;
architecture structural of test_low_freq_marion2018_up_shift_replicate_x3 is 
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_2_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_3_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice1_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x63 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    in3 => din0_2_q_net,
    in4 => din0_3_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
  din0_2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_2_q_net
  );
  din0_3 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_3_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_convert/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x62 is
  port (
    in1 : in std_logic_vector( 19-1 downto 0 );
    in2 : in std_logic_vector( 19-1 downto 0 );
    bus_out : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x62;
architecture structural of test_low_freq_marion2018_up_bussify_x62 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 19-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  adder_s_net_x0 <= in1;
  adder_s_net <= in2;
  concatenate : entity work.sysgen_concat_7d770ef74c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_9b55165a61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => adder_s_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_convert/conv1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv1_x12 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv1_x12;
architecture structural of test_low_freq_marion2018_up_conv1_x12 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret2_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_convert/conv2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_conv2_x13 is
  port (
    in_x0 : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 19-1 downto 0 )
  );
end test_low_freq_marion2018_up_conv2_x13;
architecture structural of test_low_freq_marion2018_up_conv2_x13 is 
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal tweak_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal force1_output_port_net : std_logic_vector( 38-1 downto 0 );
  signal force2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal almost_half_op_net : std_logic_vector( 35-1 downto 0 );
  signal bit_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= adder_s_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_d044623337 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => tweak_op_y_net,
    y => concat_y_net
  );
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  reinterpret : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret_output_port_net
  );
  adder : entity work.test_low_freq_marion2018_up_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 35,
    a_width => 38,
    b_arith => xlUnsigned,
    b_bin_pt => 35,
    b_width => 35,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 39,
    core_name0 => "test_low_freq_marion2018_up_c_addsub_v12_0_i7",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 39,
    latency => 1,
    overflow => 2,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 17,
    s_width => 19
  )
  port map (
    clr => '0',
    en => "1",
    a => force1_output_port_net,
    b => force2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    s => adder_s_net
  );
  almost_half : entity work.sysgen_constant_357262864d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => almost_half_op_net
  );
  bit : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 36,
    x_width => 37,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => bit_y_net
  );
  force1 : entity work.sysgen_reinterpret_bef4d2a3f4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => force1_output_port_net
  );
  force2 : entity work.sysgen_reinterpret_443fb4462f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => almost_half_op_net,
    output_port => force2_output_port_net
  );
  tweak_op : entity work.sysgen_logical_29520b2032 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => bit_y_net,
    d1 => constant_op_net,
    y => tweak_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_convert/debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_x21 is
  port (
    bus_in : in std_logic_vector( 74-1 downto 0 );
    msb_out2 : out std_logic_vector( 37-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_x21;
architecture structural of test_low_freq_marion2018_up_debus_x21 is 
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 37-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret2 : entity work.sysgen_reinterpret_0ae4501a5d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 73,
    x_width => 74,
    y_width => 37
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_convert
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_convert_x7 is
  port (
    din : in std_logic_vector( 74-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 38-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_convert_x7;
architecture structural of test_low_freq_marion2018_up_bus_convert_x7 is 
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder_s_net : std_logic_vector( 19-1 downto 0 );
  signal adder_s_net_x0 : std_logic_vector( 19-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  dout <= concatenate_y_net;
  misco <= dmisc_q_net;
  reinterpret1_output_port_net_x0 <= din;
  dmisc_q_net_x0 <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x62 
  port map (
    in1 => adder_s_net,
    in2 => adder_s_net_x0,
    bus_out => concatenate_y_net
  );
  conv1 : entity work.test_low_freq_marion2018_up_conv1_x12 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net
  );
  conv2 : entity work.test_low_freq_marion2018_up_conv2_x13 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => adder_s_net_x0
  );
  debus : entity work.test_low_freq_marion2018_up_debus_x21 
  port map (
    bus_in => reinterpret1_output_port_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  dmisc : entity work.sysgen_delay_bfa7a413dc 
  port map (
    clr => '0',
    d => dmisc_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_create
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_create_x3 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    in3 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_create_x3;
architecture structural of test_low_freq_marion2018_up_bus_create_x3 is 
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  reinterpret1_output_port_net_x0 <= in1;
  delay0_q_net <= in2;
  reinterpret2_output_port_net_x0 <= in3;
  concatenate : entity work.sysgen_concat_58b333c99d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    in2 => reinterpret3_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay0_q_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net_x0,
    output_port => reinterpret3_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand_x8 is
  port (
    bus_in : in std_logic_vector( 73-1 downto 0 );
    msb_out2 : out std_logic_vector( 36-1 downto 0 );
    lsb_out1 : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand_x8;
architecture structural of test_low_freq_marion2018_up_bus_expand_x8 is 
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 73-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 37-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_aa9d5087ec 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 36,
    x_width => 73,
    y_width => 37
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 37,
    new_msb => 72,
    x_width => 73,
    y_width => 36
  )
  port map (
    x => dmisc_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_expand1_x3 is
  port (
    bus_in : in std_logic_vector( 37-1 downto 0 );
    lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_expand1_x3;
architecture structural of test_low_freq_marion2018_up_bus_expand1_x3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  lsb_out1 <= reinterpret1_output_port_net;
  dmisc_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 37,
    y_width => 36
  )
  port map (
    x => dmisc_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_mult/a*b_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_b_bussify_x3 is
  port (
    in1 : in std_logic_vector( 74-1 downto 0 );
    bus_out : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_b_bussify_x3;
architecture structural of test_low_freq_marion2018_up_a_b_bussify_x3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 74-1 downto 0 );
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_4ffd390cfd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_mult/a_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_debus_x11 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_debus_x11;
architecture structural of test_low_freq_marion2018_up_a_debus_x11 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_mult/b_debus
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_debus_x11 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_debus_x11;
architecture structural of test_low_freq_marion2018_up_b_debus_x11 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_mult/mult1/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_expand_x3 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_expand_x3;
architecture structural of test_low_freq_marion2018_up_a_expand_x3 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_mult/mult1/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x61 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x61;
architecture structural of test_low_freq_marion2018_up_bussify_x61 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_mult/mult1/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_replicate_x3 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_replicate_x3;
architecture structural of test_low_freq_marion2018_up_a_replicate_x3 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x61 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_mult/mult1/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_expand_x3 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_expand_x3;
architecture structural of test_low_freq_marion2018_up_b_expand_x3 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_mult/mult1/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x60 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x60;
architecture structural of test_low_freq_marion2018_up_bussify_x60 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_mult/mult1/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_replicate_x3 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_replicate_x3;
architecture structural of test_low_freq_marion2018_up_b_replicate_x3 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x60 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_mult/mult1/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x7 is
  port (
    re : in std_logic_vector( 37-1 downto 0 );
    im : in std_logic_vector( 37-1 downto 0 );
    c : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x7;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x7 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 37-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity work.sysgen_concat_2e257fd5fc 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_f2e189b930 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_mult/mult1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_mult1_x3 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 74-1 downto 0 )
  );
end test_low_freq_marion2018_up_mult1_x3;
architecture structural of test_low_freq_marion2018_up_mult1_x3 is 
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 37-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 37-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 37-1 downto 0 );
  signal imre_p_net : std_logic_vector( 36-1 downto 0 );
  signal reim_p_net : std_logic_vector( 36-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 37-1 downto 0 );
  signal rere_p_net : std_logic_vector( 36-1 downto 0 );
  signal imim_p_net : std_logic_vector( 36-1 downto 0 );
begin
  ab <= concat_y_net;
  reinterpret1_output_port_net <= a;
  reinterpret1_output_port_net_x0 <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity work.test_low_freq_marion2018_up_a_expand_x3 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  a_replicate : entity work.test_low_freq_marion2018_up_a_replicate_x3 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  b_expand : entity work.test_low_freq_marion2018_up_b_expand_x3 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x2
  );
  b_replicate : entity work.test_low_freq_marion2018_up_b_replicate_x3 
  port map (
    in_x0 => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x7 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net
  );
  addsub_im : entity work.sysgen_addsub_7e3e023ed9 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  addsub_re : entity work.sysgen_addsub_e3d294daff 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  convert_im : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
  convert_re : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 34,
    din_width => 37,
    dout_arith => 2,
    dout_bin_pt => 34,
    dout_width => 37,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  imim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net_x1,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  rere : entity work.sysgen_mult_fdca44041a 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net_x0,
    b => reinterpret4_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_mult/repa/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x59 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x59;
architecture structural of test_low_freq_marion2018_up_bussify_x59 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  concat_y_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_mult/repa
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repa_x3 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repa_x3;
architecture structural of test_low_freq_marion2018_up_repa_x3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  concat_y_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x59 
  port map (
    in1 => concat_y_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_mult/repb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x67 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x67;
architecture structural of test_low_freq_marion2018_up_bussify_x67 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret2_output_port_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_mult/repb
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_repb_x3 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_repb_x3;
architecture structural of test_low_freq_marion2018_up_repb_x3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  reinterpret2_output_port_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x67 
  port map (
    in1 => reinterpret2_output_port_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/bus_mult
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus_mult_x3 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    misci : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_b : out std_logic_vector( 74-1 downto 0 );
    misco : out std_logic_vector( 37-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus_mult_x3;
architecture structural of test_low_freq_marion2018_up_bus_mult_x3 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
begin
  a_b <= reinterpret1_output_port_net_x0;
  misco <= dmisc_q_net;
  concat_y_net <= a;
  reinterpret2_output_port_net <= b;
  reinterpret1_output_port_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_b_bussify : entity work.test_low_freq_marion2018_up_a_b_bussify_x3 
  port map (
    in1 => concat_y_net_x0,
    bus_out => reinterpret1_output_port_net_x0
  );
  a_debus_x12 : entity work.test_low_freq_marion2018_up_a_debus_x11 
  port map (
    bus_in => reinterpret1_output_port_net_x3,
    msb_lsb_out1 => reinterpret1_output_port_net_x1
  );
  b_debus_x12 : entity work.test_low_freq_marion2018_up_b_debus_x11 
  port map (
    bus_in => reinterpret1_output_port_net_x4,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  mult1 : entity work.test_low_freq_marion2018_up_mult1_x3 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x0
  );
  repa : entity work.test_low_freq_marion2018_up_repa_x3 
  port map (
    in_x0 => concat_y_net,
    out_x0 => reinterpret1_output_port_net_x3
  );
  repb : entity work.test_low_freq_marion2018_up_repb_x3 
  port map (
    in_x0 => reinterpret2_output_port_net,
    out_x0 => reinterpret1_output_port_net_x4
  );
  dmisc : entity work.sysgen_delay_90f99b895d 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/feedback_osc/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_c_to_ri_x3 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_c_to_ri_x3;
architecture structural of test_low_freq_marion2018_up_c_to_ri_x3 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal dcoeffs_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  dcoeffs_q_net <= c;
  force_im : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => dcoeffs_q_net,
    y => slice_im_y_net
  );
  slice_re : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => dcoeffs_q_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/feedback_osc/cmult/a_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_expand_x4 is
  port (
    bus_in : in std_logic_vector( 72-1 downto 0 );
    msb_out4 : out std_logic_vector( 18-1 downto 0 );
    out3 : out std_logic_vector( 18-1 downto 0 );
    out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_expand_x4;
architecture structural of test_low_freq_marion2018_up_a_expand_x4 is 
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 53,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 54,
    new_msb => 71,
    x_width => 72,
    y_width => 18
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/feedback_osc/cmult/a_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x66 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x66;
architecture structural of test_low_freq_marion2018_up_bussify_x66 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_611136294e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/feedback_osc/cmult/a_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_a_replicate_x4 is
  port (
    in_x0 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 72-1 downto 0 )
  );
end test_low_freq_marion2018_up_a_replicate_x4;
architecture structural of test_low_freq_marion2018_up_a_replicate_x4 is 
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal working_values_doutb_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 36-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 36-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  working_values_doutb_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x66 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => working_values_doutb_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 36
  )
  port map (
    en => '1',
    rst => '1',
    d => working_values_doutb_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/feedback_osc/cmult/b_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_expand_x4 is
  port (
    bus_in : in std_logic_vector( 100-1 downto 0 );
    msb_out4 : out std_logic_vector( 25-1 downto 0 );
    out3 : out std_logic_vector( 25-1 downto 0 );
    out2 : out std_logic_vector( 25-1 downto 0 );
    lsb_out1 : out std_logic_vector( 25-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_expand_x4;
architecture structural of test_low_freq_marion2018_up_b_expand_x4 is 
  signal reinterpret4_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 100-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 25-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 25-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 25-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 25-1 downto 0 );
begin
  msb_out4 <= reinterpret4_output_port_net;
  out3 <= reinterpret3_output_port_net;
  out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_38e44758d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_38e44758d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_38e44758d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_38e44758d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 24,
    x_width => 100,
    y_width => 25
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 49,
    x_width => 100,
    y_width => 25
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
  slice3 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 50,
    new_msb => 74,
    x_width => 100,
    y_width => 25
  )
  port map (
    x => concatenate_y_net,
    y => slice3_y_net
  );
  slice4 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 75,
    new_msb => 99,
    x_width => 100,
    y_width => 25
  )
  port map (
    x => concatenate_y_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/feedback_osc/cmult/b_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x65 is
  port (
    in1 : in std_logic_vector( 50-1 downto 0 );
    in2 : in std_logic_vector( 50-1 downto 0 );
    bus_out : out std_logic_vector( 100-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x65;
architecture structural of test_low_freq_marion2018_up_bussify_x65 is 
  signal concatenate_y_net : std_logic_vector( 100-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 50-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 50-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 50-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 50-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_14bc2d65c9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_54a1ad45d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_54a1ad45d4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/feedback_osc/cmult/b_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_replicate_x4 is
  port (
    in_x0 : in std_logic_vector( 50-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 100-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_replicate_x4;
architecture structural of test_low_freq_marion2018_up_b_replicate_x4 is 
  signal concatenate_y_net : std_logic_vector( 100-1 downto 0 );
  signal concat_y_net : std_logic_vector( 50-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 50-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 50-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  concat_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x65 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 50
  )
  port map (
    en => '1',
    rst => '1',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 50
  )
  port map (
    en => '1',
    rst => '1',
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/feedback_osc/cmult/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x10 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x10;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x10 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  convert_re_dout_net <= re;
  convert_im_dout_net <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_im_dout_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => convert_re_dout_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/feedback_osc/cmult
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_cmult is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 50-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ab : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_cmult;
architecture structural of test_low_freq_marion2018_up_cmult is 
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal working_values_doutb_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 50-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret4_output_port_net_x0 : std_logic_vector( 25-1 downto 0 );
  signal reinterpret3_output_port_net_x0 : std_logic_vector( 25-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 25-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 25-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 100-1 downto 0 );
  signal convert_re_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_im_dout_net : std_logic_vector( 18-1 downto 0 );
  signal addsub_im_s_net : std_logic_vector( 44-1 downto 0 );
  signal imre_p_net : std_logic_vector( 43-1 downto 0 );
  signal reim_p_net : std_logic_vector( 43-1 downto 0 );
  signal addsub_re_s_net : std_logic_vector( 44-1 downto 0 );
  signal rere_p_net : std_logic_vector( 43-1 downto 0 );
  signal imim_p_net : std_logic_vector( 43-1 downto 0 );
begin
  ab <= concat_y_net_x0;
  working_values_doutb_net <= a;
  concat_y_net <= b;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_expand : entity work.test_low_freq_marion2018_up_a_expand_x4 
  port map (
    bus_in => concatenate_y_net,
    msb_out4 => reinterpret4_output_port_net,
    out3 => reinterpret3_output_port_net,
    out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  a_replicate : entity work.test_low_freq_marion2018_up_a_replicate_x4 
  port map (
    in_x0 => working_values_doutb_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  b_expand : entity work.test_low_freq_marion2018_up_b_expand_x4 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out4 => reinterpret4_output_port_net_x0,
    out3 => reinterpret3_output_port_net_x0,
    out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  b_replicate : entity work.test_low_freq_marion2018_up_b_replicate_x4 
  port map (
    in_x0 => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x10 
  port map (
    re => convert_re_dout_net,
    im => convert_im_dout_net,
    c => concat_y_net_x0
  );
  addsub_im : entity work.sysgen_addsub_af39616d2e 
  port map (
    clr => '0',
    a => imre_p_net,
    b => reim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_im_s_net
  );
  addsub_re : entity work.sysgen_addsub_0591c31112 
  port map (
    clr => '0',
    a => rere_p_net,
    b => imim_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub_re_s_net
  );
  convert_im : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 41,
    din_width => 44,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_im_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_im_dout_net
  );
  convert_re : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 41,
    din_width => 44,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlSaturate,
    quantization => xlRound
  )
  port map (
    clr => '0',
    en => "1",
    din => addsub_re_s_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_re_dout_net
  );
  imim : entity work.sysgen_mult_9d28dc543e 
  port map (
    clr => '0',
    a => reinterpret3_output_port_net,
    b => reinterpret3_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imim_p_net
  );
  imre : entity work.sysgen_mult_9d28dc543e 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => imre_p_net
  );
  reim : entity work.sysgen_mult_9d28dc543e 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => reim_p_net
  );
  rere : entity work.sysgen_mult_9d28dc543e 
  port map (
    clr => '0',
    a => reinterpret4_output_port_net,
    b => reinterpret4_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    p => rere_p_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/feedback_osc/outmux/d_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_d_bussify_x3 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_d_bussify_x3;
architecture structural of test_low_freq_marion2018_up_d_bussify_x3 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 18-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  mux0_y_net <= in1;
  mux1_y_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux0_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mux1_y_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/feedback_osc/outmux/expand0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand0_x3 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand0_x3;
architecture structural of test_low_freq_marion2018_up_expand0_x3 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reference_values_data_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  reference_values_data_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reference_values_data_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reference_values_data_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/feedback_osc/outmux/expand1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_expand1_x3 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_expand1_x3;
architecture structural of test_low_freq_marion2018_up_expand1_x3 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concat_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => concat_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/feedback_osc/outmux/sel_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_expand_x4 is
  port (
    bus_in : in std_logic_vector( 2-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_expand_x4;
architecture structural of test_low_freq_marion2018_up_sel_expand_x4 is 
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_446501608b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/feedback_osc/outmux
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_outmux is
  port (
    sel : in std_logic_vector( 2-1 downto 0 );
    d0 : in std_logic_vector( 36-1 downto 0 );
    d1 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_outmux;
architecture structural of test_low_freq_marion2018_up_outmux is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reference_values_data_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux0_y_net : std_logic_vector( 18-1 downto 0 );
  signal mux1_y_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  concatenate_y_net_x0 <= sel;
  reference_values_data_net <= d0;
  concat_y_net <= d1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  d_bussify : entity work.test_low_freq_marion2018_up_d_bussify_x3 
  port map (
    in1 => mux0_y_net,
    in2 => mux1_y_net,
    bus_out => concatenate_y_net
  );
  expand0 : entity work.test_low_freq_marion2018_up_expand0_x3 
  port map (
    bus_in => reference_values_data_net,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net
  );
  expand1 : entity work.test_low_freq_marion2018_up_expand1_x3 
  port map (
    bus_in => concat_y_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  sel_expand : entity work.test_low_freq_marion2018_up_sel_expand_x4 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  mux0 : entity work.sysgen_mux_2cc42b113a 
  port map (
    clr => '0',
    sel => reinterpret2_output_port_net_x1,
    d0 => reinterpret2_output_port_net,
    d1 => reinterpret2_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux0_y_net
  );
  mux1 : entity work.sysgen_mux_2cc42b113a 
  port map (
    clr => '0',
    sel => reinterpret1_output_port_net_x1,
    d0 => reinterpret1_output_port_net,
    d1 => reinterpret1_output_port_net_x0,
    clk => clk_net,
    ce => ce_net,
    y => mux1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/feedback_osc/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x9 is
  port (
    re : in std_logic_vector( 25-1 downto 0 );
    im : in std_logic_vector( 25-1 downto 0 );
    c : out std_logic_vector( 50-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x9;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x9 is 
  signal concat_y_net : std_logic_vector( 50-1 downto 0 );
  signal rotation_real_op_net : std_logic_vector( 25-1 downto 0 );
  signal rotation_imag_op_net : std_logic_vector( 25-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 25-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 25-1 downto 0 );
begin
  c <= concat_y_net;
  rotation_real_op_net <= re;
  rotation_imag_op_net <= im;
  concat : entity work.sysgen_concat_e81f9cdd62 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_9e4e457c61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rotation_imag_op_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_9e4e457c61 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rotation_real_op_net,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/feedback_osc/sel_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x64 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 2-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x64;
architecture structural of test_low_freq_marion2018_up_bussify_x64 is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_c15f9f98c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/feedback_osc/sel_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sel_replicate is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 2-1 downto 0 )
  );
end test_low_freq_marion2018_up_sel_replicate;
architecture structural of test_low_freq_marion2018_up_sel_replicate is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal dselect_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  dselect_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x64 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => dselect_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => dselect_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/feedback_osc
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_feedback_osc is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    cos : out std_logic_vector( 18-1 downto 0 );
    sin : out std_logic_vector( 18-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_feedback_osc;
architecture structural of test_low_freq_marion2018_up_feedback_osc is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 73-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal en_op_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dcoeffs_q_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal working_values_doutb_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 50-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal reference_values_data_net : std_logic_vector( 36-1 downto 0 );
  signal rotation_real_op_net : std_logic_vector( 25-1 downto 0 );
  signal rotation_imag_op_net : std_logic_vector( 25-1 downto 0 );
  signal dselect_q_net : std_logic_vector( 1-1 downto 0 );
  signal choice_y_net : std_logic_vector( 5-1 downto 0 );
  signal count_op_net : std_logic_vector( 10-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 5-1 downto 0 );
  signal segment_y_net : std_logic_vector( 1-1 downto 0 );
  signal offset_y_net : std_logic_vector( 4-1 downto 0 );
  signal constant_op_net : std_logic_vector( 5-1 downto 0 );
  signal dconcat_q_net : std_logic_vector( 5-1 downto 0 );
  signal den0_q_net : std_logic_vector( 1-1 downto 0 );
  signal doffset0_q_net : std_logic_vector( 4-1 downto 0 );
  signal doffset1_q_net : std_logic_vector( 4-1 downto 0 );
  signal select_op_net : std_logic_vector( 1-1 downto 0 );
  signal working_values_douta_net : std_logic_vector( 36-1 downto 0 );
begin
  cos <= force_re_output_port_net;
  sin <= force_im_output_port_net;
  misco <= dmisc_q_net;
  delay0_q_net <= sync;
  en_op_net <= en;
  concatenate_y_net_x0 <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity work.test_low_freq_marion2018_up_c_to_ri_x3 
  port map (
    c => dcoeffs_q_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  cmult : entity work.test_low_freq_marion2018_up_cmult 
  port map (
    a => working_values_doutb_net,
    b => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net_x1
  );
  outmux : entity work.test_low_freq_marion2018_up_outmux 
  port map (
    sel => concatenate_y_net,
    d0 => reference_values_data_net,
    d1 => concat_y_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x1
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x9 
  port map (
    re => rotation_real_op_net,
    im => rotation_imag_op_net,
    c => concat_y_net
  );
  sel_replicate : entity work.test_low_freq_marion2018_up_sel_replicate 
  port map (
    in_x0 => dselect_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  choice : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 4,
    new_msb => 8,
    x_width => 10,
    y_width => 5
  )
  port map (
    x => count_op_net,
    y => choice_y_net
  );
  concat : entity work.sysgen_concat_f0efcbf4db 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => segment_y_net,
    in1 => offset_y_net,
    y => concat_y_net_x0
  );
  constant_x0 : entity work.sysgen_constant_798f32ef4c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  count : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i2",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    clr => '0',
    rst => delay0_q_net,
    en => en_op_net,
    clk => clk_net,
    ce => ce_net,
    op => count_op_net
  );
  dcoeffs : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => concatenate_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    q => dcoeffs_q_net
  );
  dconcat : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 6,
    reg_retiming => 0,
    reset => 0,
    width => 5
  )
  port map (
    en => '1',
    rst => '1',
    d => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dconcat_q_net
  );
  den0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 10,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => en_op_net,
    clk => clk_net,
    ce => ce_net,
    q => den0_q_net
  );
  dmisc : entity work.sysgen_delay_39cc0478f1 
  port map (
    clr => '0',
    d => concatenate_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dmisc_q_net
  );
  doffset0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '1',
    d => offset_y_net,
    clk => clk_net,
    ce => ce_net,
    q => doffset0_q_net
  );
  doffset1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 10,
    reg_retiming => 0,
    reset => 0,
    width => 4
  )
  port map (
    en => '1',
    rst => '1',
    d => offset_y_net,
    clk => clk_net,
    ce => ce_net,
    q => doffset1_q_net
  );
  dselect : entity work.sysgen_delay_1fdbb9f92b 
  port map (
    clr => '0',
    d => select_op_net,
    clk => clk_net,
    ce => ce_net,
    q => dselect_q_net
  );
  offset : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 3,
    x_width => 10,
    y_width => 4
  )
  port map (
    x => count_op_net,
    y => offset_y_net
  );
  reference_values : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 5,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i18",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => dconcat_q_net,
    clk => clk_net,
    ce => ce_net,
    data => reference_values_data_net
  );
  rotation_imag : entity work.sysgen_constant_f815bb1d15 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => rotation_imag_op_net
  );
  rotation_real : entity work.sysgen_constant_5792fd9304 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => rotation_real_op_net
  );
  segment : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 9,
    new_msb => 9,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => count_op_net,
    y => segment_y_net
  );
  select_x0 : entity work.sysgen_relational_de12d02258 
  port map (
    clr => '0',
    a => constant_op_net,
    b => choice_y_net,
    clk => clk_net,
    ce => ce_net,
    op => select_op_net
  );
  working_values : entity work.test_low_freq_marion2018_up_xldpram_dist 
  generic map (
    addr_width => 4,
    c_address_width => 4,
    c_width => 36,
    core_name0 => "test_low_freq_marion2018_up_dist_mem_gen_v8_0_i3",
    latency => 2
  )
  port map (
    ena => "1",
    enb => "1",
    addra => doffset1_q_net,
    dina => concatenate_y_net_x1,
    wea => den0_q_net,
    addrb => doffset0_q_net,
    a_clk => clk_net,
    a_ce => ce_net,
    b_clk => clk_net,
    b_ce => ce_net,
    douta => working_values_douta_net,
    doutb => working_values_doutb_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen/ri_to_c
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_ri_to_c_x8 is
  port (
    re : in std_logic_vector( 18-1 downto 0 );
    im : in std_logic_vector( 18-1 downto 0 );
    c : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_ri_to_c_x8;
architecture structural of test_low_freq_marion2018_up_ri_to_c_x8 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal force_re_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  c <= concat_y_net;
  force_re_output_port_net_x0 <= re;
  force_im_output_port_net_x0 <= im;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => force_re_output_port_net,
    in1 => force_im_output_port_net,
    y => concat_y_net
  );
  force_im : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_im_output_port_net_x0,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => force_re_output_port_net_x0,
    output_port => force_re_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle/coeff_gen
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_coeff_gen_x3 is
  port (
    rst : in std_logic_vector( 1-1 downto 0 );
    misci : in std_logic_vector( 73-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    w : out std_logic_vector( 36-1 downto 0 );
    misco : out std_logic_vector( 73-1 downto 0 )
  );
end test_low_freq_marion2018_up_coeff_gen_x3;
architecture structural of test_low_freq_marion2018_up_coeff_gen_x3 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal dmisc_q_net : std_logic_vector( 73-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 73-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal en_op_net : std_logic_vector( 1-1 downto 0 );
begin
  w <= concat_y_net;
  misco <= dmisc_q_net;
  delay0_q_net <= rst;
  concatenate_y_net <= misci;
  clk_net <= clk_1;
  ce_net <= ce_1;
  feedback_osc : entity work.test_low_freq_marion2018_up_feedback_osc 
  port map (
    sync => delay0_q_net,
    en => en_op_net,
    misci => concatenate_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    cos => force_re_output_port_net,
    sin => force_im_output_port_net,
    misco => dmisc_q_net
  );
  ri_to_c : entity work.test_low_freq_marion2018_up_ri_to_c_x8 
  port map (
    re => force_re_output_port_net,
    im => force_im_output_port_net,
    c => concat_y_net
  );
  en : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => en_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1/twiddle
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_twiddle_x3 is
  port (
    ai : in std_logic_vector( 36-1 downto 0 );
    bi : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ao : out std_logic_vector( 36-1 downto 0 );
    bwo : out std_logic_vector( 38-1 downto 0 )
  );
end test_low_freq_marion2018_up_twiddle_x3;
architecture structural of test_low_freq_marion2018_up_twiddle_x3 is 
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 38-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal dmisc_q_net : std_logic_vector( 37-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 74-1 downto 0 );
  signal dmisc_q_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 73-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 37-1 downto 0 );
  signal dmisc_q_net_x1 : std_logic_vector( 73-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
begin
  ao <= reinterpret1_output_port_net_x1;
  bwo <= concatenate_y_net;
  reinterpret2_output_port_net <= ai;
  reinterpret1_output_port_net <= bi;
  delay0_q_net <= sync_in;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x7 
  port map (
    din => reinterpret1_output_port_net_x2,
    misci => dmisc_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net,
    misco => dmisc_q_net
  );
  bus_create : entity work.test_low_freq_marion2018_up_bus_create_x3 
  port map (
    in1 => reinterpret1_output_port_net,
    in2 => delay0_q_net,
    in3 => reinterpret2_output_port_net,
    bus_out => concatenate_y_net_x0
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x8 
  port map (
    bus_in => dmisc_q_net_x1,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  bus_expand1 : entity work.test_low_freq_marion2018_up_bus_expand1_x3 
  port map (
    bus_in => dmisc_q_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  bus_mult : entity work.test_low_freq_marion2018_up_bus_mult_x3 
  port map (
    a => concat_y_net,
    b => reinterpret2_output_port_net_x0,
    misci => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_b => reinterpret1_output_port_net_x2,
    misco => dmisc_q_net_x0
  );
  coeff_gen : entity work.test_low_freq_marion2018_up_coeff_gen_x3 
  port map (
    rst => delay0_q_net,
    misci => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    w => concat_y_net,
    misco => dmisc_q_net_x1
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct/butterfly1_1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_butterfly1_1 is
  port (
    a : in std_logic_vector( 36-1 downto 0 );
    b : in std_logic_vector( 36-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    a_bw_x0 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_butterfly1_1;
architecture structural of test_low_freq_marion2018_up_butterfly1_1 is 
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net_x2 : std_logic_vector( 40-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 38-1 downto 0 );
  signal concatenate_y_net_x3 : std_logic_vector( 72-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x5 : std_logic_vector( 84-1 downto 0 );
  signal concat_y_net : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x6 : std_logic_vector( 84-1 downto 0 );
  signal concatenate_y_net_x7 : std_logic_vector( 80-1 downto 0 );
  signal concatenate_y_net_x8 : std_logic_vector( 40-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 4-1 downto 0 );
begin
  a_bw_x0 <= reinterpret2_output_port_net_x0;
  reinterpret2_output_port_net <= a;
  reinterpret1_output_port_net <= b;
  delay0_q_net <= sync_in;
  slice1_y_net <= shift;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus_add : entity work.test_low_freq_marion2018_up_bus_add_x4 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x2
  );
  bus_convert : entity work.test_low_freq_marion2018_up_bus_convert_x11 
  port map (
    din => concatenate_y_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x3
  );
  bus_expand : entity work.test_low_freq_marion2018_up_bus_expand_x11 
  port map (
    bus_in => concatenate_y_net_x3,
    msb_out2 => reinterpret2_output_port_net_x0
  );
  bus_norm0 : entity work.test_low_freq_marion2018_up_bus_norm0_x5 
  port map (
    din => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x5
  );
  bus_norm1 : entity work.test_low_freq_marion2018_up_bus_norm1_x5 
  port map (
    din => concatenate_y_net_x7,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x6
  );
  bus_scale : entity work.test_low_freq_marion2018_up_bus_scale_x4 
  port map (
    din => concat_y_net,
    dout => concatenate_y_net_x7
  );
  bus_sub : entity work.test_low_freq_marion2018_up_bus_sub_x4 
  port map (
    a => reinterpret1_output_port_net_x0,
    b => concatenate_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x8
  );
  mux : entity work.test_low_freq_marion2018_up_mux_x4 
  port map (
    sel => concatenate_y_net,
    d0 => concatenate_y_net_x5,
    d1 => concatenate_y_net_x6,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x1
  );
  shift_replicate : entity work.test_low_freq_marion2018_up_shift_replicate_x3 
  port map (
    in_x0 => slice1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  twiddle_x0 : entity work.test_low_freq_marion2018_up_twiddle_x3 
  port map (
    ai => reinterpret2_output_port_net,
    bi => reinterpret1_output_port_net,
    sync_in => delay0_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ao => reinterpret1_output_port_net_x0,
    bwo => concatenate_y_net_x0
  );
  concat : entity work.sysgen_concat_4b30316a2f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concatenate_y_net_x2,
    in1 => concatenate_y_net_x8,
    y => concat_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_direct
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_fft_direct is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 2-1 downto 0 );
    in00 : in std_logic_vector( 36-1 downto 0 );
    in01 : in std_logic_vector( 36-1 downto 0 );
    in02 : in std_logic_vector( 36-1 downto 0 );
    in03 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    out00 : out std_logic_vector( 36-1 downto 0 );
    out01 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_fft_direct;
architecture structural of test_low_freq_marion2018_up_fft_direct is 
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x8 : std_logic_vector( 36-1 downto 0 );
  signal sync_delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice_y_net : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concatenate_y_net : std_logic_vector( 72-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net_x3 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret2_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 72-1 downto 0 );
  signal reinterpret2_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x14 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x11 : std_logic_vector( 72-1 downto 0 );
  signal delay0_q_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice0_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sync_out <= delay0_q_net;
  out00 <= reinterpret1_output_port_net_x0;
  out01 <= reinterpret1_output_port_net_x8;
  sync_delay1_q_net <= sync;
  slice_y_net <= shift;
  reinterpret1_output_port_net_x4 <= in00;
  reinterpret1_output_port_net_x3 <= in01;
  reinterpret1_output_port_net_x2 <= in02;
  reinterpret1_output_port_net <= in03;
  clk_net <= clk_1;
  ce_net <= ce_1;
  abus : entity work.test_low_freq_marion2018_up_abus 
  port map (
    in1 => reinterpret1_output_port_net_x4,
    in2 => reinterpret1_output_port_net_x3,
    bus_out => concatenate_y_net
  );
  adebus0_0 : entity work.test_low_freq_marion2018_up_adebus0_0 
  port map (
    bus_in => reinterpret2_output_port_net_x3,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  adebus1_0 : entity work.test_low_freq_marion2018_up_adebus1_0 
  port map (
    bus_in => reinterpret2_output_port_net_x2,
    msb_lsb_out1 => reinterpret1_output_port_net_x0
  );
  adebus1_1 : entity work.test_low_freq_marion2018_up_adebus1_1 
  port map (
    bus_in => reinterpret2_output_port_net_x1,
    msb_lsb_out1 => reinterpret1_output_port_net_x8
  );
  bbus : entity work.test_low_freq_marion2018_up_bbus 
  port map (
    in1 => reinterpret1_output_port_net_x2,
    in2 => reinterpret1_output_port_net,
    bus_out => concatenate_y_net_x1
  );
  bdebus0_0 : entity work.test_low_freq_marion2018_up_bdebus0_0 
  port map (
    bus_in => reinterpret1_output_port_net_x11,
    msb_out2 => reinterpret2_output_port_net_x4,
    lsb_out1 => reinterpret1_output_port_net_x14
  );
  butterfly0_0 : entity work.test_low_freq_marion2018_up_butterfly0_0 
  port map (
    a => concatenate_y_net,
    b => concatenate_y_net_x1,
    sync_in => sync_delay1_q_net,
    shift => slice0_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw_x0 => reinterpret2_output_port_net_x3,
    a_bw => reinterpret1_output_port_net_x11,
    sync_out => delay0_q_net_x1
  );
  butterfly1_0 : entity work.test_low_freq_marion2018_up_butterfly1_0 
  port map (
    a => reinterpret2_output_port_net,
    b => reinterpret1_output_port_net_x1,
    sync_in => delay0_q_net_x1,
    shift => slice1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw_x0 => reinterpret2_output_port_net_x2,
    sync_out => delay0_q_net
  );
  butterfly1_1 : entity work.test_low_freq_marion2018_up_butterfly1_1 
  port map (
    a => reinterpret2_output_port_net_x4,
    b => reinterpret1_output_port_net_x14,
    sync_in => delay0_q_net_x1,
    shift => slice1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    a_bw_x0 => reinterpret2_output_port_net_x1
  );
  slice0 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => slice0_y_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/bus0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus0 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus0;
architecture structural of test_low_freq_marion2018_up_bus0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/bus1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bus1 is
  port (
    in1 : in std_logic_vector( 36-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_bus1;
architecture structural of test_low_freq_marion2018_up_bus1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  reinterpret1_output_port_net_x0 <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/debus0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus0 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus0;
architecture structural of test_low_freq_marion2018_up_debus0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/debus1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus1 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus1;
architecture structural of test_low_freq_marion2018_up_debus1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 36-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_3e38623ebb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 36,
    y_width => 36
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/addr_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_addr_expand is
  port (
    bus_in : in std_logic_vector( 20-1 downto 0 );
    msb_out2 : out std_logic_vector( 10-1 downto 0 );
    lsb_out1 : out std_logic_vector( 10-1 downto 0 )
  );
end test_low_freq_marion2018_up_addr_expand;
architecture structural of test_low_freq_marion2018_up_addr_expand is 
  signal reinterpret2_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 10-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 10-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 9,
    x_width => 20,
    y_width => 10
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 10,
    new_msb => 19,
    x_width => 20,
    y_width => 10
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/addr_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x53 is
  port (
    in1 : in std_logic_vector( 10-1 downto 0 );
    in2 : in std_logic_vector( 10-1 downto 0 );
    bus_out : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x53;
architecture structural of test_low_freq_marion2018_up_bussify_x53 is 
  signal concatenate_y_net : std_logic_vector( 20-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 10-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 10-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 10-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_01d518b93d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/addr_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_addr_replicate is
  port (
    in_x0 : in std_logic_vector( 10-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_addr_replicate;
architecture structural of test_low_freq_marion2018_up_addr_replicate is 
  signal concatenate_y_net : std_logic_vector( 20-1 downto 0 );
  signal map_mux_y_net : std_logic_vector( 10-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 10-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 10-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  map_mux_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x53 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 10
  )
  port map (
    en => '1',
    rst => '1',
    d => map_mux_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 10
  )
  port map (
    en => '1',
    rst => '1',
    d => map_mux_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/buf0/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x4 is
  port (
    bus_in : in std_logic_vector( 20-1 downto 0 );
    msb_out2 : out std_logic_vector( 10-1 downto 0 );
    lsb_out1 : out std_logic_vector( 10-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x4;
architecture structural of test_low_freq_marion2018_up_debus_addr_x4 is 
  signal reinterpret2_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 10-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 10-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 9,
    x_width => 20,
    y_width => 10
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 10,
    new_msb => 19,
    x_width => 20,
    y_width => 10
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/buf0/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x4 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x4;
architecture structural of test_low_freq_marion2018_up_debus_din_x4 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => ddin_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/buf0/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x4 is
  port (
    bus_in : in std_logic_vector( 2-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x4;
architecture structural of test_low_freq_marion2018_up_debus_we_x4 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= slice1_y_net;
  concatenate_y_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/buf0/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x4 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x4;
architecture structural of test_low_freq_marion2018_up_din_bussify_x4 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 18-1 downto 0 );
  signal bram1_data_out_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  bram0_data_out_net <= in1;
  bram1_data_out_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram1_data_out_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/buf0/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x52 is
  port (
    in1 : in std_logic_vector( 10-1 downto 0 );
    in2 : in std_logic_vector( 10-1 downto 0 );
    bus_out : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x52;
architecture structural of test_low_freq_marion2018_up_bussify_x52 is 
  signal concatenate_y_net : std_logic_vector( 20-1 downto 0 );
  signal din2_0_q_net : std_logic_vector( 10-1 downto 0 );
  signal din2_1_q_net : std_logic_vector( 10-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 10-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din2_0_q_net <= in1;
  din2_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_01d518b93d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din2_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din2_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/buf0/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x4 is
  port (
    in_x0 : in std_logic_vector( 10-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x4;
architecture structural of test_low_freq_marion2018_up_rep_addr_x4 is 
  signal concatenate_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din2_0_q_net : std_logic_vector( 10-1 downto 0 );
  signal din2_1_q_net : std_logic_vector( 10-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 10-1 downto 0 );
  signal din1_0_q_net : std_logic_vector( 10-1 downto 0 );
  signal din1_1_q_net : std_logic_vector( 10-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret2_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x52 
  port map (
    in1 => din2_0_q_net,
    in2 => din2_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 10
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret2_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din1_0 : entity work.sysgen_delay_27d9c1e9b3 
  port map (
    clr => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_0_q_net
  );
  din1_1 : entity work.sysgen_delay_27d9c1e9b3 
  port map (
    clr => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_1_q_net
  );
  din2_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 10
  )
  port map (
    en => '1',
    rst => '1',
    d => din1_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din2_0_q_net
  );
  din2_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 10
  )
  port map (
    en => '1',
    rst => '1',
    d => din1_1_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din2_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/buf0/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x49 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 2-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x49;
architecture structural of test_low_freq_marion2018_up_bussify_x49 is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal din2_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din2_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din2_0_q_net <= in1;
  din2_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_c15f9f98c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din2_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din2_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/buf0/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x4 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 2-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x4;
architecture structural of test_low_freq_marion2018_up_rep_we_x4 is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din2_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din2_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din1_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din1_1_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice2_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x49 
  port map (
    in1 => din2_0_q_net,
    in2 => din2_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din1_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_0_q_net
  );
  din1_1 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_1_q_net
  );
  din2_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => din1_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din2_0_q_net
  );
  din2_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => din1_1_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din2_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/buf0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_buf0 is
  port (
    addr : in std_logic_vector( 10-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_buf0;
architecture structural of test_low_freq_marion2018_up_buf0 is 
  signal concatenate_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal delay_din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 10-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 18-1 downto 0 );
  signal bram1_data_out_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  reinterpret2_output_port_net <= addr;
  delay_din0_q_net <= din;
  slice2_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x4 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x4 
  port map (
    bus_in => ddin_q_net,
    msb_out2 => reinterpret2_output_port_net_x1,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x4 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => slice2_y_net_x0,
    lsb_out1 => slice1_y_net
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x4 
  port map (
    in1 => bram0_data_out_net,
    in2 => bram1_data_out_net,
    bus_out => concatenate_y_net_x1
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x4 
  port map (
    in_x0 => reinterpret2_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x4 
  port map (
    in_x0 => slice2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 10,
    c_width => 18,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i20",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret2_output_port_net_x0,
    data_in => reinterpret2_output_port_net_x1,
    we => slice2_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  bram1 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 10,
    c_width => 18,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i20",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net,
    data_in => reinterpret1_output_port_net_x0,
    we => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram1_data_out_net
  );
  ddin : entity work.sysgen_delay_642c988f1f 
  port map (
    clr => '0',
    d => delay_din0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/buf1/debus_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addr_x3 is
  port (
    bus_in : in std_logic_vector( 20-1 downto 0 );
    msb_out2 : out std_logic_vector( 10-1 downto 0 );
    lsb_out1 : out std_logic_vector( 10-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addr_x3;
architecture structural of test_low_freq_marion2018_up_debus_addr_x3 is 
  signal reinterpret2_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 20-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 10-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 10-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  concatenate_y_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 9,
    x_width => 20,
    y_width => 10
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 10,
    new_msb => 19,
    x_width => 20,
    y_width => 10
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/buf1/debus_din
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_din_x3 is
  port (
    bus_in : in std_logic_vector( 36-1 downto 0 );
    msb_out2 : out std_logic_vector( 18-1 downto 0 );
    lsb_out1 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_din_x3;
architecture structural of test_low_freq_marion2018_up_debus_din_x3 is 
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 18-1 downto 0 );
begin
  msb_out2 <= reinterpret2_output_port_net;
  lsb_out1 <= reinterpret1_output_port_net;
  ddin_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => ddin_q_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => ddin_q_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/buf1/debus_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_we_x3 is
  port (
    bus_in : in std_logic_vector( 2-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_we_x3;
architecture structural of test_low_freq_marion2018_up_debus_we_x3 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= slice1_y_net;
  concatenate_y_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/buf1/din_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_din_bussify_x3 is
  port (
    in1 : in std_logic_vector( 18-1 downto 0 );
    in2 : in std_logic_vector( 18-1 downto 0 );
    bus_out : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_din_bussify_x3;
architecture structural of test_low_freq_marion2018_up_din_bussify_x3 is 
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 18-1 downto 0 );
  signal bram1_data_out_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  bram0_data_out_net <= in1;
  bram1_data_out_net <= in2;
  concatenate : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_data_out_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_8ed863b759 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram1_data_out_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/buf1/rep_addr/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x51 is
  port (
    in1 : in std_logic_vector( 10-1 downto 0 );
    in2 : in std_logic_vector( 10-1 downto 0 );
    bus_out : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x51;
architecture structural of test_low_freq_marion2018_up_bussify_x51 is 
  signal concatenate_y_net : std_logic_vector( 20-1 downto 0 );
  signal din2_0_q_net : std_logic_vector( 10-1 downto 0 );
  signal din2_1_q_net : std_logic_vector( 10-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 10-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din2_0_q_net <= in1;
  din2_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_01d518b93d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din2_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din2_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/buf1/rep_addr
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addr_x3 is
  port (
    in_x0 : in std_logic_vector( 10-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 20-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addr_x3;
architecture structural of test_low_freq_marion2018_up_rep_addr_x3 is 
  signal concatenate_y_net : std_logic_vector( 20-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din2_0_q_net : std_logic_vector( 10-1 downto 0 );
  signal din2_1_q_net : std_logic_vector( 10-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 10-1 downto 0 );
  signal din1_0_q_net : std_logic_vector( 10-1 downto 0 );
  signal din1_1_q_net : std_logic_vector( 10-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  reinterpret1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x51 
  port map (
    in1 => din2_0_q_net,
    in2 => din2_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 10
  )
  port map (
    en => '1',
    rst => '1',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din1_0 : entity work.sysgen_delay_27d9c1e9b3 
  port map (
    clr => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_0_q_net
  );
  din1_1 : entity work.sysgen_delay_27d9c1e9b3 
  port map (
    clr => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_1_q_net
  );
  din2_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 10
  )
  port map (
    en => '1',
    rst => '1',
    d => din1_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din2_0_q_net
  );
  din2_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 10
  )
  port map (
    en => '1',
    rst => '1',
    d => din1_1_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din2_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/buf1/rep_we/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x50 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 2-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x50;
architecture structural of test_low_freq_marion2018_up_bussify_x50 is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal din2_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din2_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din2_0_q_net <= in1;
  din2_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_c15f9f98c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din2_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din2_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/buf1/rep_we
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_we_x3 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 2-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_we_x3;
architecture structural of test_low_freq_marion2018_up_rep_we_x3 is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din2_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din2_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din1_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din1_1_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  slice1_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x50 
  port map (
    in1 => din2_0_q_net,
    in2 => din2_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => slice1_y_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din1_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_0_q_net
  );
  din1_1 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_1_q_net
  );
  din2_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => din1_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din2_0_q_net
  );
  din2_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => din1_1_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din2_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/buf1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_buf1 is
  port (
    addr : in std_logic_vector( 10-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_buf1;
architecture structural of test_low_freq_marion2018_up_buf1 is 
  signal concatenate_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal delay_din1_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 10-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal reinterpret2_output_port_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal ddin_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal bram0_data_out_net : std_logic_vector( 18-1 downto 0 );
  signal bram1_data_out_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= concatenate_y_net_x1;
  reinterpret1_output_port_net <= addr;
  delay_din1_q_net <= din;
  slice1_y_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  debus_addr : entity work.test_low_freq_marion2018_up_debus_addr_x3 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x0
  );
  debus_din : entity work.test_low_freq_marion2018_up_debus_din_x3 
  port map (
    bus_in => ddin_q_net,
    msb_out2 => reinterpret2_output_port_net_x0,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  debus_we : entity work.test_low_freq_marion2018_up_debus_we_x3 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => slice1_y_net_x0
  );
  din_bussify : entity work.test_low_freq_marion2018_up_din_bussify_x3 
  port map (
    in1 => bram0_data_out_net,
    in2 => bram1_data_out_net,
    bus_out => concatenate_y_net_x1
  );
  rep_addr : entity work.test_low_freq_marion2018_up_rep_addr_x3 
  port map (
    in_x0 => reinterpret1_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  rep_we : entity work.test_low_freq_marion2018_up_rep_we_x3 
  port map (
    in_x0 => slice1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  bram0 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 10,
    c_width => 18,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i20",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret2_output_port_net,
    data_in => reinterpret2_output_port_net_x0,
    we => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    data_out => bram0_data_out_net
  );
  bram1 : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 10,
    c_width => 18,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i20",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => reinterpret1_output_port_net_x0,
    data_in => reinterpret1_output_port_net_x1,
    we => slice1_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data_out => bram1_data_out_net
  );
  ddin : entity work.sysgen_delay_642c988f1f 
  port map (
    clr => '0',
    d => delay_din1_q_net,
    clk => clk_net,
    ce => ce_net,
    q => ddin_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/current_map/B_bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_b_bussify is
  port (
    in1 : in std_logic_vector( 10-1 downto 0 );
    bus_out : out std_logic_vector( 10-1 downto 0 )
  );
end test_low_freq_marion2018_up_b_bussify;
architecture structural of test_low_freq_marion2018_up_b_bussify is 
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal bram0_doutb_net : std_logic_vector( 10-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  bram0_doutb_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => bram0_doutb_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/current_map/debus_addra
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addra is
  port (
    bus_in : in std_logic_vector( 10-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 10-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addra;
architecture structural of test_low_freq_marion2018_up_debus_addra is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 10-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 10-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 9,
    x_width => 10,
    y_width => 10
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/current_map/debus_addrb
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_addrb is
  port (
    bus_in : in std_logic_vector( 10-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 10-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_addrb;
architecture structural of test_low_freq_marion2018_up_debus_addrb is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 10-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 10-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net_x0;
  reinterpret1_output_port_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 9,
    x_width => 10,
    y_width => 10
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/current_map/debus_dina
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_dina is
  port (
    bus_in : in std_logic_vector( 10-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 10-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_dina;
architecture structural of test_low_freq_marion2018_up_debus_dina is 
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal ddina_q_net : std_logic_vector( 10-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 10-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddina_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 9,
    x_width => 10,
    y_width => 10
  )
  port map (
    x => ddina_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/current_map/debus_dinb
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_dinb is
  port (
    bus_in : in std_logic_vector( 10-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 10-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_dinb;
architecture structural of test_low_freq_marion2018_up_debus_dinb is 
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal ddinb_q_net : std_logic_vector( 10-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 10-1 downto 0 );
begin
  msb_lsb_out1 <= reinterpret1_output_port_net;
  ddinb_q_net <= bus_in;
  reinterpret1 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 9,
    x_width => 10,
    y_width => 10
  )
  port map (
    x => ddinb_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/current_map/debus_wea
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_wea is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_wea;
architecture structural of test_low_freq_marion2018_up_debus_wea is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/current_map/debus_web
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_debus_web is
  port (
    bus_in : in std_logic_vector( 1-1 downto 0 );
    msb_lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_debus_web;
architecture structural of test_low_freq_marion2018_up_debus_web is 
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  msb_lsb_out1 <= slice1_y_net;
  reinterpret1_output_port_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/current_map/rep_addra/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x58 is
  port (
    in1 : in std_logic_vector( 10-1 downto 0 );
    bus_out : out std_logic_vector( 10-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x58;
architecture structural of test_low_freq_marion2018_up_bussify_x58 is 
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal din3_0_q_net : std_logic_vector( 10-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din3_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din3_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/current_map/rep_addra
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addra is
  port (
    in_x0 : in std_logic_vector( 10-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 10-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addra;
architecture structural of test_low_freq_marion2018_up_rep_addra is 
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal daddr1_q_net : std_logic_vector( 10-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din3_0_q_net : std_logic_vector( 10-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 10-1 downto 0 );
  signal din1_0_q_net : std_logic_vector( 10-1 downto 0 );
  signal din2_0_q_net : std_logic_vector( 10-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  daddr1_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x58 
  port map (
    in1 => din3_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.sysgen_delay_27d9c1e9b3 
  port map (
    clr => '0',
    d => daddr1_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din1_0 : entity work.sysgen_delay_27d9c1e9b3 
  port map (
    clr => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_0_q_net
  );
  din2_0 : entity work.sysgen_delay_27d9c1e9b3 
  port map (
    clr => '0',
    d => din1_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din2_0_q_net
  );
  din3_0 : entity work.sysgen_delay_27d9c1e9b3 
  port map (
    clr => '0',
    d => din2_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din3_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/current_map/rep_addrb/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x57 is
  port (
    in1 : in std_logic_vector( 10-1 downto 0 );
    bus_out : out std_logic_vector( 10-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x57;
architecture structural of test_low_freq_marion2018_up_bussify_x57 is 
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal daddr0_q_net : std_logic_vector( 10-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  daddr0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_c69dcf2377 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => daddr0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/current_map/rep_addrb
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_addrb is
  port (
    in_x0 : in std_logic_vector( 10-1 downto 0 );
    out_x0 : out std_logic_vector( 10-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_addrb;
architecture structural of test_low_freq_marion2018_up_rep_addrb is 
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal daddr0_q_net : std_logic_vector( 10-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  daddr0_q_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x57 
  port map (
    in1 => daddr0_q_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/current_map/rep_wea/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x56 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x56;
architecture structural of test_low_freq_marion2018_up_bussify_x56 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal din3_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  din3_0_q_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din3_0_q_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/current_map/rep_wea
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_wea is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_wea;
architecture structural of test_low_freq_marion2018_up_rep_wea is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal den_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din3_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din1_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din2_0_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  den_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x56 
  port map (
    in1 => din3_0_q_net,
    bus_out => reinterpret1_output_port_net
  );
  din0_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => den_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din1_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => din0_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din1_0_q_net
  );
  din2_0 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => din1_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din2_0_q_net
  );
  din3_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => din2_0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din3_0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/current_map/rep_web/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x55 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x55;
architecture structural of test_low_freq_marion2018_up_bussify_x55 is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal never_op_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= reinterpret1_output_port_net;
  never_op_net <= in1;
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => never_op_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/current_map/rep_web
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_rep_web is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_rep_web;
architecture structural of test_low_freq_marion2018_up_rep_web is 
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal never_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= reinterpret1_output_port_net;
  never_op_net <= in_x0;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x55 
  port map (
    in1 => never_op_net,
    bus_out => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/current_map
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_current_map is
  port (
    addra : in std_logic_vector( 10-1 downto 0 );
    dina : in std_logic_vector( 10-1 downto 0 );
    wea : in std_logic_vector( 1-1 downto 0 );
    addrb : in std_logic_vector( 10-1 downto 0 );
    dinb : in std_logic_vector( 10-1 downto 0 );
    web : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    b : out std_logic_vector( 10-1 downto 0 )
  );
end test_low_freq_marion2018_up_current_map;
architecture structural of test_low_freq_marion2018_up_current_map is 
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 10-1 downto 0 );
  signal daddr1_q_net : std_logic_vector( 10-1 downto 0 );
  signal dnew_map_q_net : std_logic_vector( 10-1 downto 0 );
  signal den_q_net : std_logic_vector( 1-1 downto 0 );
  signal daddr0_q_net : std_logic_vector( 10-1 downto 0 );
  signal blank_op_net : std_logic_vector( 10-1 downto 0 );
  signal never_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal bram0_doutb_net : std_logic_vector( 10-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 10-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 10-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 10-1 downto 0 );
  signal reinterpret1_output_port_net_x7 : std_logic_vector( 10-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 10-1 downto 0 );
  signal ddina_q_net : std_logic_vector( 10-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 10-1 downto 0 );
  signal ddinb_q_net : std_logic_vector( 10-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x8 : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal bram0_douta_net : std_logic_vector( 10-1 downto 0 );
begin
  b <= reinterpret1_output_port_net_x1;
  daddr1_q_net <= addra;
  dnew_map_q_net <= dina;
  den_q_net <= wea;
  daddr0_q_net <= addrb;
  blank_op_net <= dinb;
  never_op_net <= web;
  clk_net <= clk_1;
  ce_net <= ce_1;
  b_bussify : entity work.test_low_freq_marion2018_up_b_bussify 
  port map (
    in1 => bram0_doutb_net,
    bus_out => reinterpret1_output_port_net_x1
  );
  debus_addra : entity work.test_low_freq_marion2018_up_debus_addra 
  port map (
    bus_in => reinterpret1_output_port_net_x6,
    msb_lsb_out1 => reinterpret1_output_port_net_x2
  );
  debus_addrb : entity work.test_low_freq_marion2018_up_debus_addrb 
  port map (
    bus_in => reinterpret1_output_port_net_x7,
    msb_lsb_out1 => reinterpret1_output_port_net_x3
  );
  debus_dina : entity work.test_low_freq_marion2018_up_debus_dina 
  port map (
    bus_in => ddina_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x4
  );
  debus_dinb : entity work.test_low_freq_marion2018_up_debus_dinb 
  port map (
    bus_in => ddinb_q_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x5
  );
  debus_wea : entity work.test_low_freq_marion2018_up_debus_wea 
  port map (
    bus_in => reinterpret1_output_port_net_x8,
    msb_lsb_out1 => slice1_y_net
  );
  debus_web : entity work.test_low_freq_marion2018_up_debus_web 
  port map (
    bus_in => reinterpret1_output_port_net,
    msb_lsb_out1 => slice1_y_net_x0
  );
  rep_addra : entity work.test_low_freq_marion2018_up_rep_addra 
  port map (
    in_x0 => daddr1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x6
  );
  rep_addrb : entity work.test_low_freq_marion2018_up_rep_addrb 
  port map (
    in_x0 => daddr0_q_net,
    out_x0 => reinterpret1_output_port_net_x7
  );
  rep_wea : entity work.test_low_freq_marion2018_up_rep_wea 
  port map (
    in_x0 => den_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => reinterpret1_output_port_net_x8
  );
  rep_web : entity work.test_low_freq_marion2018_up_rep_web 
  port map (
    in_x0 => never_op_net,
    out_x0 => reinterpret1_output_port_net
  );
  bram0 : entity work.test_low_freq_marion2018_up_xldpram 
  generic map (
    c_address_width_a => 10,
    c_address_width_b => 10,
    c_width_a => 10,
    c_width_b => 10,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i21",
    latency => 2
  )
  port map (
    ena => "1",
    enb => "1",
    rsta => "0",
    rstb => "0",
    addra => reinterpret1_output_port_net_x2,
    dina => reinterpret1_output_port_net_x4,
    wea => slice1_y_net,
    addrb => reinterpret1_output_port_net_x3,
    dinb => reinterpret1_output_port_net_x5,
    web => slice1_y_net_x0,
    a_clk => clk_net,
    a_ce => ce_net,
    b_clk => clk_net,
    b_ce => ce_net,
    douta => bram0_douta_net,
    doutb => bram0_doutb_net
  );
  ddina : entity work.sysgen_delay_688ae76c05 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => dnew_map_q_net,
    q => ddina_q_net
  );
  ddinb : entity work.sysgen_delay_688ae76c05 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => blank_op_net,
    q => ddinb_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/edge_detect
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_edge_detect is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_edge_detect;
architecture structural of test_low_freq_marion2018_up_edge_detect is 
  signal edge_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal msb_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= edge_op_y_net;
  msb_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => msb_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  inverter : entity work.sysgen_inverter_bf07ca1662 
  port map (
    clr => '0',
    ip => msb_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  edge_op : entity work.sysgen_logical_023700fd78 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => delay_q_net,
    y => edge_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/sync_delay_en
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sync_delay_en is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sync_delay_en;
architecture structural of test_low_freq_marion2018_up_sync_delay_en is 
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal pre_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal or_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 11-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 11-1 downto 0 );
  signal constant2_op_net : std_logic_vector( 11-1 downto 0 );
  signal constant3_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 11-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational1_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= mux_y_net;
  pre_sync_delay_q_net <= in_x0;
  or_y_net <= en;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_68ffd6ab7d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity work.sysgen_constant_17bf26582b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant2 : entity work.sysgen_constant_4e68c1f5f9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  constant3 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant3_op_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i12",
    op_arith => xlUnsigned,
    op_width => 11
  )
  port map (
    rst => "0",
    clr => '0',
    load => pre_sync_delay_q_net,
    din => constant2_op_net,
    en => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  logical : entity work.sysgen_logical_9927ecae55 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => pre_sync_delay_q_net,
    d1 => relational1_op_net,
    y => logical_y_net
  );
  logical1 : entity work.sysgen_logical_023700fd78 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => logical_y_net,
    d1 => or_y_net,
    y => logical1_y_net
  );
  mux : entity work.sysgen_mux_868485c831 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => constant3_op_net,
    d0 => pre_sync_delay_q_net,
    d1 => relational_op_net,
    y => mux_y_net
  );
  relational : entity work.sysgen_relational_8ec8989fab 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => constant_op_net,
    b => counter_op_net,
    op => relational_op_net
  );
  relational1 : entity work.sysgen_relational_4b7205521a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter_op_net,
    b => constant1_op_net,
    op => relational1_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/we_expand
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_we_expand is
  port (
    bus_in : in std_logic_vector( 2-1 downto 0 );
    msb_out2 : out std_logic_vector( 1-1 downto 0 );
    lsb_out1 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_we_expand;
architecture structural of test_low_freq_marion2018_up_we_expand is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
begin
  msb_out2 <= slice2_y_net;
  lsb_out1 <= slice1_y_net;
  concatenate_y_net <= bus_in;
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => concatenate_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/we_replicate/bussify
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_bussify_x54 is
  port (
    in1 : in std_logic_vector( 1-1 downto 0 );
    in2 : in std_logic_vector( 1-1 downto 0 );
    bus_out : out std_logic_vector( 2-1 downto 0 )
  );
end test_low_freq_marion2018_up_bussify_x54;
architecture structural of test_low_freq_marion2018_up_bussify_x54 is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 1-1 downto 0 );
begin
  bus_out <= concatenate_y_net;
  din0_0_q_net <= in1;
  din0_1_q_net <= in2;
  concatenate : entity work.sysgen_concat_c15f9f98c5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concatenate_y_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_0_q_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_6b70c759c7 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => din0_1_q_net,
    output_port => reinterpret2_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder/we_replicate
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_we_replicate is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 2-1 downto 0 )
  );
end test_low_freq_marion2018_up_we_replicate;
architecture structural of test_low_freq_marion2018_up_we_replicate is 
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal delay_we2_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal din0_0_q_net : std_logic_vector( 1-1 downto 0 );
  signal din0_1_q_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= concatenate_y_net;
  delay_we2_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bussify_x12 : entity work.test_low_freq_marion2018_up_bussify_x54 
  port map (
    in1 => din0_0_q_net,
    in2 => din0_1_q_net,
    bus_out => concatenate_y_net
  );
  din0_0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => delay_we2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_0_q_net
  );
  din0_1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => delay_we2_q_net,
    clk => clk_net,
    ce => ce_net,
    q => din0_1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/reorder
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_reorder is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    din0 : in std_logic_vector( 36-1 downto 0 );
    din1 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    dout0 : out std_logic_vector( 36-1 downto 0 );
    dout1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_reorder;
architecture structural of test_low_freq_marion2018_up_reorder is 
  signal post_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal dly_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal en_op_net : std_logic_vector( 1-1 downto 0 );
  signal dly_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux21_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 10-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 20-1 downto 0 );
  signal map_mux_y_net : std_logic_vector( 10-1 downto 0 );
  signal delay_din0_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay_din1_q_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 10-1 downto 0 );
  signal daddr1_q_net : std_logic_vector( 10-1 downto 0 );
  signal dnew_map_q_net : std_logic_vector( 10-1 downto 0 );
  signal den_q_net : std_logic_vector( 1-1 downto 0 );
  signal daddr0_q_net : std_logic_vector( 10-1 downto 0 );
  signal blank_op_net : std_logic_vector( 10-1 downto 0 );
  signal never_op_net : std_logic_vector( 1-1 downto 0 );
  signal edge_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal msb_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 1-1 downto 0 );
  signal pre_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal or_y_net : std_logic_vector( 1-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 2-1 downto 0 );
  signal delay_we2_q_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 10-1 downto 0 );
  signal delay_we0_q_net : std_logic_vector( 1-1 downto 0 );
  signal dmap_src_q_net : std_logic_vector( 1-1 downto 0 );
  signal map_src_q_net : std_logic_vector( 1-1 downto 0 );
  signal map_mod_data_net : std_logic_vector( 10-1 downto 0 );
  signal dsync_q_net : std_logic_vector( 1-1 downto 0 );
begin
  sync_out <= post_sync_delay_q_net;
  dout0 <= concatenate_y_net_x2;
  dout1 <= concatenate_y_net_x1;
  dly_q_net_x0 <= sync;
  en_op_net <= en;
  dly_q_net <= din0;
  mux21_y_net <= din1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr_expand : entity work.test_low_freq_marion2018_up_addr_expand 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_out2 => reinterpret2_output_port_net,
    lsb_out1 => reinterpret1_output_port_net_x1
  );
  addr_replicate : entity work.test_low_freq_marion2018_up_addr_replicate 
  port map (
    in_x0 => map_mux_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net_x0
  );
  buf0 : entity work.test_low_freq_marion2018_up_buf0 
  port map (
    addr => reinterpret2_output_port_net,
    din => delay_din0_q_net,
    we => slice2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x2
  );
  buf1 : entity work.test_low_freq_marion2018_up_buf1 
  port map (
    addr => reinterpret1_output_port_net_x1,
    din => delay_din1_q_net,
    we => slice1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => concatenate_y_net_x1
  );
  current_map : entity work.test_low_freq_marion2018_up_current_map 
  port map (
    addra => daddr1_q_net,
    dina => dnew_map_q_net,
    wea => den_q_net,
    addrb => daddr0_q_net,
    dinb => blank_op_net,
    web => never_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    b => reinterpret1_output_port_net
  );
  edge_detect : entity work.test_low_freq_marion2018_up_edge_detect 
  port map (
    in_x0 => msb_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => edge_op_y_net
  );
  sync_delay_en_x1 : entity work.test_low_freq_marion2018_up_sync_delay_en 
  port map (
    in_x0 => pre_sync_delay_q_net,
    en => or_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => mux_y_net
  );
  we_expand : entity work.test_low_freq_marion2018_up_we_expand 
  port map (
    bus_in => concatenate_y_net,
    msb_out2 => slice2_y_net,
    lsb_out1 => slice1_y_net
  );
  we_replicate : entity work.test_low_freq_marion2018_up_we_replicate 
  port map (
    in_x0 => delay_we2_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concatenate_y_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i2",
    op_arith => xlUnsigned,
    op_width => 10
  )
  port map (
    clr => '0',
    rst => dly_q_net_x0,
    en => en_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  blank : entity work.sysgen_constant_67bd4b40a6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => blank_op_net
  );
  daddr0 : entity work.sysgen_delay_27d9c1e9b3 
  port map (
    clr => '0',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => daddr0_q_net
  );
  daddr1 : entity work.sysgen_delay_b7a234f5ce 
  port map (
    clr => '0',
    d => daddr0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => daddr1_q_net
  );
  delay_din0 : entity work.sysgen_delay_4014428273 
  port map (
    clr => '0',
    d => dly_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_din0_q_net
  );
  delay_din1 : entity work.sysgen_delay_4014428273 
  port map (
    clr => '0',
    d => mux21_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_din1_q_net
  );
  delay_we0 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 5,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => en_op_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_we0_q_net
  );
  delay_we2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => en_op_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_we2_q_net
  );
  den : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 3,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => en_op_net,
    clk => clk_net,
    ce => ce_net,
    q => den_q_net
  );
  dmap_src : entity work.sysgen_delay_296fda7016 
  port map (
    clr => '0',
    d => map_src_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dmap_src_q_net
  );
  dnew_map : entity work.sysgen_delay_27d9c1e9b3 
  port map (
    clr => '0',
    d => map_mod_data_net,
    clk => clk_net,
    ce => ce_net,
    q => dnew_map_q_net
  );
  dsync : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => dly_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => dsync_q_net
  );
  map_mod : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 10,
    c_width => 10,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i19",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => map_mux_y_net,
    clk => clk_net,
    ce => ce_net,
    data => map_mod_data_net
  );
  map_mux : entity work.sysgen_mux_6e0790371e 
  port map (
    clr => '0',
    sel => dmap_src_q_net,
    d0 => daddr1_q_net,
    d1 => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    y => map_mux_y_net
  );
  map_src : entity work.test_low_freq_marion2018_up_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    d => edge_op_y_net,
    rst => dsync_q_net,
    en => edge_op_y_net,
    clk => clk_net,
    ce => ce_net,
    q => map_src_q_net
  );
  msb : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 9,
    new_msb => 9,
    x_width => 10,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => msb_y_net
  );
  never : entity work.sysgen_constant_2d461d0316 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => never_op_net
  );
  or_x0 : entity work.sysgen_logical_1d8312e2f9 
  port map (
    clr => '0',
    d0 => pre_sync_delay_q_net,
    d1 => delay_we0_q_net,
    clk => clk_net,
    ce => ce_net,
    y => or_y_net
  );
  post_sync_delay : entity work.sysgen_delay_f912b92d93 
  port map (
    clr => '0',
    d => mux_y_net,
    clk => clk_net,
    ce => ce_net,
    q => post_sync_delay_q_net
  );
  pre_sync_delay : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 5,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => dly_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => pre_sync_delay_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/square_transposer/barrel_switcher
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_barrel_switcher is
  port (
    sel : in std_logic_vector( 1-1 downto 0 );
    sync_in : in std_logic_vector( 1-1 downto 0 );
    in1 : in std_logic_vector( 36-1 downto 0 );
    in2 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    out1 : out std_logic_vector( 36-1 downto 0 );
    out2 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_barrel_switcher;
architecture structural of test_low_freq_marion2018_up_barrel_switcher is 
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal mux11_y_net : std_logic_vector( 36-1 downto 0 );
  signal mux21_y_net : std_logic_vector( 36-1 downto 0 );
  signal counter_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal dly_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sync_out <= delay_sync_q_net;
  out1 <= mux11_y_net;
  out2 <= mux21_y_net;
  counter_op_net <= sel;
  delay0_q_net <= sync_in;
  reinterpret1_output_port_net <= in1;
  dly_q_net <= in2;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_sync : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => delay0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_sync_q_net
  );
  mux11 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => reinterpret1_output_port_net,
    d1 => dly_q_net,
    clk => clk_net,
    ce => ce_net,
    y => mux11_y_net
  );
  mux21 : entity work.sysgen_mux_65acbd4030 
  port map (
    clr => '0',
    sel => slice1_y_net,
    d0 => dly_q_net,
    d1 => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    y => mux21_y_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 1,
    y_width => 1
  )
  port map (
    x => counter_op_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/square_transposer/db0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_db0 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_db0;
architecture structural of test_low_freq_marion2018_up_db0 is 
  signal dly_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux11_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= dly_q_net;
  mux11_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  dly : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => mux11_y_net,
    clk => clk_net,
    ce => ce_net,
    q => dly_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/square_transposer/df1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_df1 is
  port (
    din : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_df1;
architecture structural of test_low_freq_marion2018_up_df1 is 
  signal dly_q_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= dly_q_net;
  reinterpret1_output_port_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  dly : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => reinterpret1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => dly_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/square_transposer/dsync
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_dsync is
  port (
    din : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_dsync;
architecture structural of test_low_freq_marion2018_up_dsync is 
  signal dly_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= dly_q_net;
  delay_sync_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  dly : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => delay_sync_q_net,
    clk => clk_net,
    ce => ce_net,
    q => dly_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler/square_transposer
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_square_transposer is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    in0 : in std_logic_vector( 36-1 downto 0 );
    in1 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    out0 : out std_logic_vector( 36-1 downto 0 );
    out1 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_square_transposer;
architecture structural of test_low_freq_marion2018_up_square_transposer is 
  signal dly_q_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal dly_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux21_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_sync_q_net : std_logic_vector( 1-1 downto 0 );
  signal mux11_y_net : std_logic_vector( 36-1 downto 0 );
  signal counter_op_net : std_logic_vector( 1-1 downto 0 );
  signal dly_q_net_x0 : std_logic_vector( 36-1 downto 0 );
begin
  sync_out <= dly_q_net_x1;
  out0 <= dly_q_net;
  out1 <= mux21_y_net;
  delay0_q_net <= sync;
  reinterpret1_output_port_net <= in0;
  reinterpret1_output_port_net_x0 <= in1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  barrel_switcher : entity work.test_low_freq_marion2018_up_barrel_switcher 
  port map (
    sel => counter_op_net,
    sync_in => delay0_q_net,
    in1 => reinterpret1_output_port_net,
    in2 => dly_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => delay_sync_q_net,
    out1 => mux11_y_net,
    out2 => mux21_y_net
  );
  db0 : entity work.test_low_freq_marion2018_up_db0 
  port map (
    din => mux11_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => dly_q_net
  );
  df1 : entity work.test_low_freq_marion2018_up_df1 
  port map (
    din => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => dly_q_net_x0
  );
  dsync : entity work.test_low_freq_marion2018_up_dsync 
  port map (
    din => delay_sync_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => dly_q_net_x1
  );
  counter : entity work.sysgen_counter_256e4db1cd 
  port map (
    clr => '0',
    rst => delay0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real/fft_unscrambler
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_fft_unscrambler is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    in00 : in std_logic_vector( 36-1 downto 0 );
    in01 : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    out00 : out std_logic_vector( 36-1 downto 0 );
    out01 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_fft_unscrambler;
architecture structural of test_low_freq_marion2018_up_fft_unscrambler is 
  signal post_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net : std_logic_vector( 36-1 downto 0 );
  signal concatenate_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal dly_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal en_op_net : std_logic_vector( 1-1 downto 0 );
  signal dly_q_net : std_logic_vector( 36-1 downto 0 );
  signal mux21_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sync_out <= post_sync_delay_q_net;
  out00 <= reinterpret1_output_port_net_x3;
  out01 <= reinterpret1_output_port_net_x4;
  delay0_q_net <= sync;
  reinterpret1_output_port_net <= in00;
  reinterpret1_output_port_net_x0 <= in01;
  clk_net <= clk_1;
  ce_net <= ce_1;
  bus0 : entity work.test_low_freq_marion2018_up_bus0 
  port map (
    in1 => reinterpret1_output_port_net,
    bus_out => reinterpret1_output_port_net_x1
  );
  bus1 : entity work.test_low_freq_marion2018_up_bus1 
  port map (
    in1 => reinterpret1_output_port_net_x0,
    bus_out => reinterpret1_output_port_net_x2
  );
  debus0 : entity work.test_low_freq_marion2018_up_debus0 
  port map (
    bus_in => concatenate_y_net,
    msb_lsb_out1 => reinterpret1_output_port_net_x3
  );
  debus1 : entity work.test_low_freq_marion2018_up_debus1 
  port map (
    bus_in => concatenate_y_net_x0,
    msb_lsb_out1 => reinterpret1_output_port_net_x4
  );
  reorder : entity work.test_low_freq_marion2018_up_reorder 
  port map (
    sync => dly_q_net_x0,
    en => en_op_net,
    din0 => dly_q_net,
    din1 => mux21_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => post_sync_delay_q_net,
    dout0 => concatenate_y_net,
    dout1 => concatenate_y_net_x0
  );
  square_transposer : entity work.test_low_freq_marion2018_up_square_transposer 
  port map (
    sync => delay0_q_net,
    in0 => reinterpret1_output_port_net_x1,
    in1 => reinterpret1_output_port_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => dly_q_net_x0,
    out0 => dly_q_net,
    out1 => mux21_y_net
  );
  en : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => en_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/fft_wideband_real
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_fft_wideband_real is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    shift : in std_logic_vector( 32-1 downto 0 );
    in00 : in std_logic_vector( 18-1 downto 0 );
    in01 : in std_logic_vector( 18-1 downto 0 );
    in02 : in std_logic_vector( 18-1 downto 0 );
    in03 : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 );
    out00 : out std_logic_vector( 36-1 downto 0 );
    out01 : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_fft_wideband_real;
architecture structural of test_low_freq_marion2018_up_fft_wideband_real is 
  signal post_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal convert_1_1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_2_1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_2_2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal sync_delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x8 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x7 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 36-1 downto 0 );
  signal delay0_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal slice_y_net : std_logic_vector( 2-1 downto 0 );
begin
  sync_out <= post_sync_delay_q_net;
  out00 <= reinterpret1_output_port_net_x0;
  out01 <= reinterpret1_output_port_net;
  register0_q_net <= sync;
  reint1_output_port_net <= shift;
  convert_1_1_dout_net <= in00;
  convert_1_2_dout_net <= in01;
  convert_2_1_dout_net <= in02;
  convert_2_2_dout_net <= in03;
  clk_net <= clk_1;
  ce_net <= ce_1;
  fft_biplex_real_4x : entity work.test_low_freq_marion2018_up_fft_biplex_real_4x 
  port map (
    sync => register0_q_net,
    shift => reint1_output_port_net,
    pol0_in => convert_1_1_dout_net,
    pol1_in => convert_1_2_dout_net,
    pol2_in => convert_2_1_dout_net,
    pol3_in => convert_2_2_dout_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => sync_delay1_q_net,
    pol0_out => reinterpret1_output_port_net_x8,
    pol1_out => reinterpret1_output_port_net_x7,
    pol2_out => reinterpret1_output_port_net_x6,
    pol3_out => reinterpret1_output_port_net_x5
  );
  fft_direct : entity work.test_low_freq_marion2018_up_fft_direct 
  port map (
    sync => sync_delay1_q_net,
    shift => slice_y_net,
    in00 => reinterpret1_output_port_net_x8,
    in01 => reinterpret1_output_port_net_x7,
    in02 => reinterpret1_output_port_net_x6,
    in03 => reinterpret1_output_port_net_x5,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => delay0_q_net,
    out00 => reinterpret1_output_port_net_x4,
    out01 => reinterpret1_output_port_net_x3
  );
  fft_unscrambler : entity work.test_low_freq_marion2018_up_fft_unscrambler 
  port map (
    sync => delay0_q_net,
    in00 => reinterpret1_output_port_net_x4,
    in01 => reinterpret1_output_port_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => post_sync_delay_q_net,
    out00 => reinterpret1_output_port_net_x0,
    out01 => reinterpret1_output_port_net
  );
  slice : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 10,
    new_msb => 11,
    x_width => 32,
    y_width => 2
  )
  port map (
    x => reint1_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/led0_sync
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_led0_sync is
  port (
    gpio_out : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    test_low_freq_marion2018_up_led0_sync_gateway : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_led0_sync;
architecture structural of test_low_freq_marion2018_up_led0_sync is 
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  register0_q_net <= gpio_out;
  test_low_freq_marion2018_up_led0_sync_gateway <= convert_dout_net;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register0_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/led1_new_acc
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_led1_new_acc is
  port (
    gpio_out : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    test_low_freq_marion2018_up_led1_new_acc_gateway : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_led1_new_acc;
architecture structural of test_low_freq_marion2018_up_led1_new_acc is 
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  register0_q_net <= gpio_out;
  test_low_freq_marion2018_up_led1_new_acc_gateway <= convert_dout_net;
  clk_net <= clk_1;
  ce_net <= ce_1;
  convert : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 1,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => register0_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_dout_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/adder_1_1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_adder_1_1 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end test_low_freq_marion2018_up_adder_1_1;
architecture structural of test_low_freq_marion2018_up_adder_1_1 is 
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= addr1_s_net;
  mult_p_net_x0 <= din1;
  mult_p_net <= din2;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity work.sysgen_addsub_77cd2cf405 
  port map (
    clr => '0',
    a => mult_p_net_x0,
    b => mult_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/adder_1_2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_adder_1_2 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 26-1 downto 0 )
  );
end test_low_freq_marion2018_up_adder_1_2;
architecture structural of test_low_freq_marion2018_up_adder_1_2 is 
  signal addr1_s_net : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= addr1_s_net;
  mult_p_net_x0 <= din1;
  mult_p_net <= din2;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity work.sysgen_addsub_77cd2cf405 
  port map (
    clr => '0',
    a => mult_p_net_x0,
    b => mult_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/adder_2_1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_adder_2_1 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 27-1 downto 0 )
  );
end test_low_freq_marion2018_up_adder_2_1;
architecture structural of test_low_freq_marion2018_up_adder_2_1 is 
  signal addr1_s_net : std_logic_vector( 27-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= addr1_s_net;
  mult_p_net_x0 <= din1;
  mult_p_net <= din2;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity work.sysgen_addsub_997f4cc194 
  port map (
    clr => '0',
    a => mult_p_net_x0,
    b => mult_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/adder_2_2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_adder_2_2 is
  port (
    din1 : in std_logic_vector( 26-1 downto 0 );
    din2 : in std_logic_vector( 26-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 27-1 downto 0 )
  );
end test_low_freq_marion2018_up_adder_2_2;
architecture structural of test_low_freq_marion2018_up_adder_2_2 is 
  signal addr1_s_net : std_logic_vector( 27-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  dout <= addr1_s_net;
  mult_p_net_x0 <= din1;
  mult_p_net <= din2;
  clk_net <= clk_1;
  ce_net <= ce_1;
  addr1 : entity work.sysgen_addsub_997f4cc194 
  port map (
    clr => '0',
    a => mult_p_net_x0,
    b => mult_p_net,
    clk => clk_net,
    ce => ce_net,
    s => addr1_s_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/pol1_in1_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pol1_in1_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_pol1_in1_coeffs;
architecture structural of test_low_freq_marion2018_up_pol1_in1_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 36-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_a1_net : std_logic_vector( 8-1 downto 0 );
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 13-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 13-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 13-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  test_low_freq_marion2018_up_snap_adc_a1_net <= din;
  register0_q_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concat_y_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i13",
    op_arith => xlUnsigned,
    op_width => 13
  )
  port map (
    en => "1",
    clr => '0',
    rst => register0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => test_low_freq_marion2018_up_snap_adc_a1_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 13,
    c_width => 18,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i22",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 13,
    c_width => 18,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  register_x0 : entity work.test_low_freq_marion2018_up_xlregister 
  generic map (
    d_width => 36,
    init_value => b"000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  fan_delay1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 13
  )
  port map (
    en => '1',
    rst => '1',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 13
  )
  port map (
    en => '1',
    rst => '1',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/pol1_in1_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay_bram_x5 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay_bram_x5;
architecture structural of test_low_freq_marion2018_up_delay_bram_x5 is 
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 13-1 downto 0 );
begin
  dout <= ram_data_out_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity work.sysgen_counter_a35d3ccfd7 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 13,
    c_width => 8,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i24",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/pol1_in1_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pol1_in1_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeffs : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end test_low_freq_marion2018_up_pol1_in1_first_tap;
architecture structural of test_low_freq_marion2018_up_pol1_in1_first_tap is 
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= ram_data_out_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity work.test_low_freq_marion2018_up_delay_bram_x5 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net
  );
  mult : entity work.sysgen_mult_584574337e 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_62ec027bcb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/pol1_in1_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pol1_in1_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end test_low_freq_marion2018_up_pol1_in1_last_tap;
architecture structural of test_low_freq_marion2018_up_pol1_in1_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  ram_data_out_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity work.sysgen_mult_584574337e 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_62ec027bcb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => ram_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/pol1_in2_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pol1_in2_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_pol1_in2_coeffs;
architecture structural of test_low_freq_marion2018_up_pol1_in2_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 36-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_a2_net : std_logic_vector( 8-1 downto 0 );
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 13-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 13-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 13-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  test_low_freq_marion2018_up_snap_adc_a2_net <= din;
  register0_q_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concat_y_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i13",
    op_arith => xlUnsigned,
    op_width => 13
  )
  port map (
    en => "1",
    clr => '0',
    rst => register0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => test_low_freq_marion2018_up_snap_adc_a2_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 13,
    c_width => 18,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 13,
    c_width => 18,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i26",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  register_x0 : entity work.test_low_freq_marion2018_up_xlregister 
  generic map (
    d_width => 36,
    init_value => b"000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  fan_delay1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 13
  )
  port map (
    en => '1',
    rst => '1',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 13
  )
  port map (
    en => '1',
    rst => '1',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/pol1_in2_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay_bram_x4 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay_bram_x4;
architecture structural of test_low_freq_marion2018_up_delay_bram_x4 is 
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 13-1 downto 0 );
begin
  dout <= ram_data_out_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity work.sysgen_counter_a35d3ccfd7 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 13,
    c_width => 8,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i24",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/pol1_in2_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pol1_in2_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeffs : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end test_low_freq_marion2018_up_pol1_in2_first_tap;
architecture structural of test_low_freq_marion2018_up_pol1_in2_first_tap is 
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= ram_data_out_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity work.test_low_freq_marion2018_up_delay_bram_x4 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net
  );
  mult : entity work.sysgen_mult_584574337e 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_62ec027bcb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/pol1_in2_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pol1_in2_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end test_low_freq_marion2018_up_pol1_in2_last_tap;
architecture structural of test_low_freq_marion2018_up_pol1_in2_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  ram_data_out_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity work.sysgen_mult_584574337e 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_62ec027bcb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => ram_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/pol2_in1_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pol2_in1_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_pol2_in1_coeffs;
architecture structural of test_low_freq_marion2018_up_pol2_in1_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 36-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_a3_net : std_logic_vector( 8-1 downto 0 );
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 13-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 13-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 13-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  test_low_freq_marion2018_up_snap_adc_a3_net <= din;
  register0_q_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concat_y_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i13",
    op_arith => xlUnsigned,
    op_width => 13
  )
  port map (
    en => "1",
    clr => '0',
    rst => register0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => test_low_freq_marion2018_up_snap_adc_a3_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 13,
    c_width => 18,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i22",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 13,
    c_width => 18,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  register_x0 : entity work.test_low_freq_marion2018_up_xlregister 
  generic map (
    d_width => 36,
    init_value => b"000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  fan_delay1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 13
  )
  port map (
    en => '1',
    rst => '1',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 13
  )
  port map (
    en => '1',
    rst => '1',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/pol2_in1_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay_bram_x3 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay_bram_x3;
architecture structural of test_low_freq_marion2018_up_delay_bram_x3 is 
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 13-1 downto 0 );
begin
  dout <= ram_data_out_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity work.sysgen_counter_a35d3ccfd7 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 13,
    c_width => 8,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i24",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/pol2_in1_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pol2_in1_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeffs : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end test_low_freq_marion2018_up_pol2_in1_first_tap;
architecture structural of test_low_freq_marion2018_up_pol2_in1_first_tap is 
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= ram_data_out_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity work.test_low_freq_marion2018_up_delay_bram_x3 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net
  );
  mult : entity work.sysgen_mult_584574337e 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_62ec027bcb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/pol2_in1_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pol2_in1_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end test_low_freq_marion2018_up_pol2_in1_last_tap;
architecture structural of test_low_freq_marion2018_up_pol2_in1_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  ram_data_out_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity work.sysgen_mult_584574337e 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_62ec027bcb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => ram_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/pol2_in2_coeffs
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pol2_in2_coeffs is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    sync : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_pol2_in2_coeffs;
architecture structural of test_low_freq_marion2018_up_pol2_in2_coeffs is 
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 36-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_a4_net : std_logic_vector( 8-1 downto 0 );
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal counter_op_net : std_logic_vector( 13-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay1_q_net : std_logic_vector( 13-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 18-1 downto 0 );
  signal fan_delay2_q_net : std_logic_vector( 13-1 downto 0 );
begin
  dout <= delay1_q_net;
  coeff <= register_q_net;
  test_low_freq_marion2018_up_snap_adc_a4_net <= din;
  register0_q_net <= sync;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity work.sysgen_concat_c1833bb2d0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret1_output_port_net,
    in1 => reinterpret2_output_port_net,
    y => concat_y_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i13",
    op_arith => xlUnsigned,
    op_width => 13
  )
  port map (
    en => "1",
    clr => '0',
    rst => register0_q_net,
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  delay1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 4,
    reg_retiming => 0,
    reset => 0,
    width => 8
  )
  port map (
    en => '1',
    rst => '1',
    d => test_low_freq_marion2018_up_snap_adc_a4_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  rom1 : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 13,
    c_width => 18,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity work.test_low_freq_marion2018_up_xlsprom 
  generic map (
    c_address_width => 13,
    c_width => 18,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i26",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => fan_delay2_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  register_x0 : entity work.test_low_freq_marion2018_up_xlregister 
  generic map (
    d_width => 36,
    init_value => b"000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => concat_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_c7f0b9179e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret2_output_port_net
  );
  fan_delay1 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 13
  )
  port map (
    en => '1',
    rst => '1',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay1_q_net
  );
  fan_delay2 : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 13
  )
  port map (
    en => '1',
    rst => '1',
    d => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    q => fan_delay2_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/pol2_in2_first_tap/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay_bram_x2 is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay_bram_x2;
architecture structural of test_low_freq_marion2018_up_delay_bram_x2 is 
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 13-1 downto 0 );
begin
  dout <= ram_data_out_net;
  delay1_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant_x0 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  counter : entity work.sysgen_counter_a35d3ccfd7 
  port map (
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  ram : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 13,
    c_width => 8,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i24",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => delay1_q_net,
    we => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => ram_data_out_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/pol2_in2_first_tap
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pol2_in2_first_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeffs : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 8-1 downto 0 );
    coeff_out : out std_logic_vector( 18-1 downto 0 );
    taps_out : out std_logic_vector( 26-1 downto 0 )
  );
end test_low_freq_marion2018_up_pol2_in2_first_tap;
architecture structural of test_low_freq_marion2018_up_pol2_in2_first_tap is 
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal slice_y_net : std_logic_vector( 18-1 downto 0 );
begin
  dout <= ram_data_out_net;
  coeff_out <= slice1_y_net;
  taps_out <= mult_p_net;
  delay1_q_net <= din;
  register_q_net <= coeffs;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity work.test_low_freq_marion2018_up_delay_bram_x2 
  port map (
    din => delay1_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net
  );
  mult : entity work.sysgen_mult_584574337e 
  port map (
    clr => '0',
    a => reinterpret2_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_62ec027bcb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => delay1_q_net,
    output_port => reinterpret2_output_port_net
  );
  slice : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice_y_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => register_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real/pol2_in2_last_tap
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pol2_in2_last_tap is
  port (
    din : in std_logic_vector( 8-1 downto 0 );
    coeff : in std_logic_vector( 18-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    tap_out : out std_logic_vector( 26-1 downto 0 )
  );
end test_low_freq_marion2018_up_pol2_in2_last_tap;
architecture structural of test_low_freq_marion2018_up_pol2_in2_last_tap is 
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 8-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 18-1 downto 0 );
begin
  tap_out <= mult_p_net;
  ram_data_out_net <= din;
  slice1_y_net <= coeff;
  clk_net <= clk_1;
  ce_net <= ce_1;
  mult : entity work.sysgen_mult_584574337e 
  port map (
    clr => '0',
    a => reinterpret1_output_port_net,
    b => reinterpret_output_port_net,
    clk => clk_net,
    ce => ce_net,
    p => mult_p_net
  );
  reinterpret : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_62ec027bcb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => ram_data_out_net,
    output_port => reinterpret1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pfb_fir_real
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pfb_fir_real is
  port (
    sync : in std_logic_vector( 1-1 downto 0 );
    pol1_in1 : in std_logic_vector( 8-1 downto 0 );
    pol1_in2 : in std_logic_vector( 8-1 downto 0 );
    pol2_in1 : in std_logic_vector( 8-1 downto 0 );
    pol2_in2 : in std_logic_vector( 8-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    pol1_out1 : out std_logic_vector( 18-1 downto 0 );
    pol1_out2 : out std_logic_vector( 18-1 downto 0 );
    pol2_out1 : out std_logic_vector( 18-1 downto 0 );
    pol2_out2 : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_pfb_fir_real;
architecture structural of test_low_freq_marion2018_up_pfb_fir_real is 
  signal convert_1_1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_2_1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_2_2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_a1_net : std_logic_vector( 8-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_a2_net : std_logic_vector( 8-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_a3_net : std_logic_vector( 8-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_a4_net : std_logic_vector( 8-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addr1_s_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x4 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x2 : std_logic_vector( 26-1 downto 0 );
  signal addr1_s_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x3 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x5 : std_logic_vector( 26-1 downto 0 );
  signal addr1_s_net_x0 : std_logic_vector( 27-1 downto 0 );
  signal mult_p_net_x6 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net_x0 : std_logic_vector( 26-1 downto 0 );
  signal addr1_s_net : std_logic_vector( 27-1 downto 0 );
  signal mult_p_net_x1 : std_logic_vector( 26-1 downto 0 );
  signal mult_p_net : std_logic_vector( 26-1 downto 0 );
  signal delay1_q_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net : std_logic_vector( 36-1 downto 0 );
  signal ram_data_out_net_x1 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x2 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal ram_data_out_net_x0 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x1 : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x3 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal ram_data_out_net_x2 : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net_x2 : std_logic_vector( 18-1 downto 0 );
  signal delay1_q_net_x1 : std_logic_vector( 8-1 downto 0 );
  signal register_q_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal ram_data_out_net : std_logic_vector( 8-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 18-1 downto 0 );
  signal scale_1_1_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_1_2_op_net : std_logic_vector( 26-1 downto 0 );
  signal scale_2_1_op_net : std_logic_vector( 27-1 downto 0 );
  signal scale_2_2_op_net : std_logic_vector( 27-1 downto 0 );
begin
  pol1_out1 <= convert_1_1_dout_net;
  pol1_out2 <= convert_1_2_dout_net;
  pol2_out1 <= convert_2_1_dout_net;
  pol2_out2 <= convert_2_2_dout_net;
  register0_q_net <= sync;
  test_low_freq_marion2018_up_snap_adc_a1_net <= pol1_in1;
  test_low_freq_marion2018_up_snap_adc_a2_net <= pol1_in2;
  test_low_freq_marion2018_up_snap_adc_a3_net <= pol2_in1;
  test_low_freq_marion2018_up_snap_adc_a4_net <= pol2_in2;
  clk_net <= clk_1;
  ce_net <= ce_1;
  adder_1_1 : entity work.test_low_freq_marion2018_up_adder_1_1 
  port map (
    din1 => mult_p_net_x4,
    din2 => mult_p_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr1_s_net_x2
  );
  adder_1_2 : entity work.test_low_freq_marion2018_up_adder_1_2 
  port map (
    din1 => mult_p_net_x3,
    din2 => mult_p_net_x5,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr1_s_net_x1
  );
  adder_2_1 : entity work.test_low_freq_marion2018_up_adder_2_1 
  port map (
    din1 => mult_p_net_x6,
    din2 => mult_p_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr1_s_net_x0
  );
  adder_2_2 : entity work.test_low_freq_marion2018_up_adder_2_2 
  port map (
    din1 => mult_p_net_x1,
    din2 => mult_p_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => addr1_s_net
  );
  pol1_in1_coeffs : entity work.test_low_freq_marion2018_up_pol1_in1_coeffs 
  port map (
    din => test_low_freq_marion2018_up_snap_adc_a1_net,
    sync => register0_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x0,
    coeff => register_q_net
  );
  pol1_in1_first_tap : entity work.test_low_freq_marion2018_up_pol1_in1_first_tap 
  port map (
    din => delay1_q_net_x0,
    coeffs => register_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net_x1,
    coeff_out => slice1_y_net_x0,
    taps_out => mult_p_net_x4
  );
  pol1_in1_last_tap : entity work.test_low_freq_marion2018_up_pol1_in1_last_tap 
  port map (
    din => ram_data_out_net_x1,
    coeff => slice1_y_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x2
  );
  pol1_in2_coeffs : entity work.test_low_freq_marion2018_up_pol1_in2_coeffs 
  port map (
    din => test_low_freq_marion2018_up_snap_adc_a2_net,
    sync => register0_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x2,
    coeff => register_q_net_x1
  );
  pol1_in2_first_tap : entity work.test_low_freq_marion2018_up_pol1_in2_first_tap 
  port map (
    din => delay1_q_net_x2,
    coeffs => register_q_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net_x0,
    coeff_out => slice1_y_net_x1,
    taps_out => mult_p_net_x3
  );
  pol1_in2_last_tap : entity work.test_low_freq_marion2018_up_pol1_in2_last_tap 
  port map (
    din => ram_data_out_net_x0,
    coeff => slice1_y_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x5
  );
  pol2_in1_coeffs : entity work.test_low_freq_marion2018_up_pol2_in1_coeffs 
  port map (
    din => test_low_freq_marion2018_up_snap_adc_a3_net,
    sync => register0_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x3,
    coeff => register_q_net_x2
  );
  pol2_in1_first_tap : entity work.test_low_freq_marion2018_up_pol2_in1_first_tap 
  port map (
    din => delay1_q_net_x3,
    coeffs => register_q_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net_x2,
    coeff_out => slice1_y_net_x2,
    taps_out => mult_p_net_x6
  );
  pol2_in1_last_tap : entity work.test_low_freq_marion2018_up_pol2_in1_last_tap 
  port map (
    din => ram_data_out_net_x2,
    coeff => slice1_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net_x0
  );
  pol2_in2_coeffs : entity work.test_low_freq_marion2018_up_pol2_in2_coeffs 
  port map (
    din => test_low_freq_marion2018_up_snap_adc_a4_net,
    sync => register0_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => delay1_q_net_x1,
    coeff => register_q_net_x0
  );
  pol2_in2_first_tap : entity work.test_low_freq_marion2018_up_pol2_in2_first_tap 
  port map (
    din => delay1_q_net_x1,
    coeffs => register_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => ram_data_out_net,
    coeff_out => slice1_y_net,
    taps_out => mult_p_net_x1
  );
  pol2_in2_last_tap : entity work.test_low_freq_marion2018_up_pol2_in2_last_tap 
  port map (
    din => ram_data_out_net,
    coeff => slice1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    tap_out => mult_p_net
  );
  convert_1_1 : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_1_dout_net
  );
  convert_1_2 : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 26,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_1_2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_1_2_dout_net
  );
  convert_2_1 : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 27,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_2_1_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_2_1_dout_net
  );
  convert_2_2 : entity work.test_low_freq_marion2018_up_xlconvert_pipeline 
  generic map (
    bool_conversion => 0,
    din_arith => 2,
    din_bin_pt => 25,
    din_width => 27,
    dout_arith => 2,
    dout_bin_pt => 17,
    dout_width => 18,
    latency => 1,
    overflow => xlWrap,
    quantization => xlRoundBanker
  )
  port map (
    clr => '0',
    en => "1",
    din => scale_2_2_op_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert_2_2_dout_net
  );
  scale_1_1 : entity work.sysgen_scale_b464c2257a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr1_s_net_x2,
    op => scale_1_1_op_net
  );
  scale_1_2 : entity work.sysgen_scale_b464c2257a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr1_s_net_x1,
    op => scale_1_2_op_net
  );
  scale_2_1 : entity work.sysgen_scale_2a9ab49488 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr1_s_net_x0,
    op => scale_2_1_op_net
  );
  scale_2_2 : entity work.sysgen_scale_2a9ab49488 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    ip => addr1_s_net,
    op => scale_2_2_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pipeline
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pipeline is
  port (
    d : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    q : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_pipeline;
architecture structural of test_low_freq_marion2018_up_pipeline is 
  signal register0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  q <= register0_q_net_x0;
  register0_q_net <= d;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register0 : entity work.test_low_freq_marion2018_up_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => register0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register0_q_net_x0
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pipeline1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pipeline1 is
  port (
    d : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    q : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_pipeline1;
architecture structural of test_low_freq_marion2018_up_pipeline1 is 
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  q <= register0_q_net;
  relational5_op_net <= d;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register0 : entity work.test_low_freq_marion2018_up_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    q => register0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pipeline19
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pipeline19 is
  port (
    d : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    q : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_pipeline19;
architecture structural of test_low_freq_marion2018_up_pipeline19 is 
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  q <= register0_q_net;
  relational5_op_net <= d;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register0 : entity work.test_low_freq_marion2018_up_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    q => register0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pipeline2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pipeline2 is
  port (
    d : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    q : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_pipeline2;
architecture structural of test_low_freq_marion2018_up_pipeline2 is 
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal edge_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  q <= register0_q_net;
  edge_op_y_net <= d;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register0 : entity work.test_low_freq_marion2018_up_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => edge_op_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pipeline20
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pipeline20 is
  port (
    d : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    q : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_pipeline20;
architecture structural of test_low_freq_marion2018_up_pipeline20 is 
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
begin
  q <= register0_q_net;
  relational5_op_net <= d;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register0 : entity work.test_low_freq_marion2018_up_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    q => register0_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pipeline8
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pipeline8 is
  port (
    d : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    q : out std_logic_vector( 32-1 downto 0 )
  );
end test_low_freq_marion2018_up_pipeline8;
architecture structural of test_low_freq_marion2018_up_pipeline8 is 
  signal register1_q_net : std_logic_vector( 32-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal register0_q_net : std_logic_vector( 32-1 downto 0 );
begin
  q <= register1_q_net;
  reint1_output_port_net <= d;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register0 : entity work.test_low_freq_marion2018_up_xlregister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => reint1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => register0_q_net
  );
  register1 : entity work.test_low_freq_marion2018_up_xlregister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pipeline9
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pipeline9 is
  port (
    d : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    q : out std_logic_vector( 32-1 downto 0 )
  );
end test_low_freq_marion2018_up_pipeline9;
architecture structural of test_low_freq_marion2018_up_pipeline9 is 
  signal register1_q_net : std_logic_vector( 32-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal register0_q_net : std_logic_vector( 32-1 downto 0 );
begin
  q <= register1_q_net;
  reint1_output_port_net <= d;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register0 : entity work.test_low_freq_marion2018_up_xlregister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => reint1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => register0_q_net
  );
  register1 : entity work.test_low_freq_marion2018_up_xlregister 
  generic map (
    d_width => 32,
    init_value => b"00000000000000000000000000000000"
  )
  port map (
    en => "1",
    rst => "0",
    d => register0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/power1/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_c_to_ri_x4 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_c_to_ri_x4;
architecture structural of test_low_freq_marion2018_up_c_to_ri_x4 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  reinterpret1_output_port_net <= c;
  force_im : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice_im_y_net
  );
  slice_re : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/power1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_power1 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    power : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_power1;
architecture structural of test_low_freq_marion2018_up_power1 is 
  signal power_adder_s_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal imag_square_p_net : std_logic_vector( 36-1 downto 0 );
  signal real_square_p_net : std_logic_vector( 36-1 downto 0 );
begin
  power <= power_adder_s_net;
  reinterpret1_output_port_net <= c;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity work.test_low_freq_marion2018_up_c_to_ri_x4 
  port map (
    c => reinterpret1_output_port_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  imag_square : entity work.test_low_freq_marion2018_up_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 17,
    b_width => 18,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 0,
    c_b_width => 18,
    c_baat => 18,
    c_output_width => 36,
    c_type => 0,
    core_name0 => "test_low_freq_marion2018_up_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 34,
    p_width => 36,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => force_im_output_port_net,
    b => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => imag_square_p_net
  );
  power_adder : entity work.sysgen_addsub_7c7a2e901a 
  port map (
    clr => '0',
    a => real_square_p_net,
    b => imag_square_p_net,
    clk => clk_net,
    ce => ce_net,
    s => power_adder_s_net
  );
  real_square : entity work.test_low_freq_marion2018_up_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 17,
    b_width => 18,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 0,
    c_b_width => 18,
    c_baat => 18,
    c_output_width => 36,
    c_type => 0,
    core_name0 => "test_low_freq_marion2018_up_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 34,
    p_width => 36,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => force_re_output_port_net,
    b => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => real_square_p_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/power2/c_to_ri
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_c_to_ri_x5 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    re : out std_logic_vector( 18-1 downto 0 );
    im : out std_logic_vector( 18-1 downto 0 )
  );
end test_low_freq_marion2018_up_c_to_ri_x5;
architecture structural of test_low_freq_marion2018_up_c_to_ri_x5 is 
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal slice_im_y_net : std_logic_vector( 18-1 downto 0 );
  signal slice_re_y_net : std_logic_vector( 18-1 downto 0 );
begin
  re <= force_re_output_port_net;
  im <= force_im_output_port_net;
  reinterpret1_output_port_net <= c;
  force_im : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_im_y_net,
    output_port => force_im_output_port_net
  );
  force_re : entity work.sysgen_reinterpret_25ec97168b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_re_y_net,
    output_port => force_re_output_port_net
  );
  slice_im : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 17,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice_im_y_net
  );
  slice_re : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 18,
    new_msb => 35,
    x_width => 36,
    y_width => 18
  )
  port map (
    x => reinterpret1_output_port_net,
    y => slice_re_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/power2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_power2 is
  port (
    c : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    power : out std_logic_vector( 36-1 downto 0 )
  );
end test_low_freq_marion2018_up_power2;
architecture structural of test_low_freq_marion2018_up_power2 is 
  signal power_adder_s_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal force_re_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 18-1 downto 0 );
  signal imag_square_p_net : std_logic_vector( 36-1 downto 0 );
  signal real_square_p_net : std_logic_vector( 36-1 downto 0 );
begin
  power <= power_adder_s_net;
  reinterpret1_output_port_net <= c;
  clk_net <= clk_1;
  ce_net <= ce_1;
  c_to_ri : entity work.test_low_freq_marion2018_up_c_to_ri_x5 
  port map (
    c => reinterpret1_output_port_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  imag_square : entity work.test_low_freq_marion2018_up_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 17,
    b_width => 18,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 0,
    c_b_width => 18,
    c_baat => 18,
    c_output_width => 36,
    c_type => 0,
    core_name0 => "test_low_freq_marion2018_up_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 34,
    p_width => 36,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => force_im_output_port_net,
    b => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => imag_square_p_net
  );
  power_adder : entity work.sysgen_addsub_7c7a2e901a 
  port map (
    clr => '0',
    a => real_square_p_net,
    b => imag_square_p_net,
    clk => clk_net,
    ce => ce_net,
    s => power_adder_s_net
  );
  real_square : entity work.test_low_freq_marion2018_up_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 17,
    a_width => 18,
    b_arith => xlSigned,
    b_bin_pt => 17,
    b_width => 18,
    c_a_type => 0,
    c_a_width => 18,
    c_b_type => 0,
    c_b_width => 18,
    c_baat => 18,
    c_output_width => 36,
    c_type => 0,
    core_name0 => "test_low_freq_marion2018_up_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 34,
    p_width => 36,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => force_re_output_port_net,
    b => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => real_square_p_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pulse_ext1/posedge
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_posedge is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_posedge;
architecture structural of test_low_freq_marion2018_up_posedge is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= logical_y_net;
  register0_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => register0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  inverter : entity work.sysgen_inverter_bf07ca1662 
  port map (
    clr => '0',
    ip => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity work.sysgen_logical_023700fd78 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => register0_q_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pulse_ext1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pulse_ext1 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_pulse_ext1;
architecture structural of test_low_freq_marion2018_up_pulse_ext1 is 
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 25-1 downto 0 );
  signal counter3_op_net : std_logic_vector( 25-1 downto 0 );
begin
  out_x0 <= relational5_op_net;
  register0_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  posedge : entity work.test_low_freq_marion2018_up_posedge 
  port map (
    in_x0 => register0_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => logical_y_net
  );
  constant5 : entity work.sysgen_constant_866d675db0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant5_op_net
  );
  counter3 : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i15",
    op_arith => xlUnsigned,
    op_width => 25
  )
  port map (
    clr => '0',
    rst => logical_y_net,
    en => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter3_op_net
  );
  relational5 : entity work.sysgen_relational_70b6fd2054 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter3_op_net,
    b => constant5_op_net,
    op => relational5_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pulse_ext2/posedge
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_posedge_x0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_posedge_x0;
architecture structural of test_low_freq_marion2018_up_posedge_x0 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= logical_y_net;
  register0_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => register0_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  inverter : entity work.sysgen_inverter_bf07ca1662 
  port map (
    clr => '0',
    ip => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity work.sysgen_logical_023700fd78 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => register0_q_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/pulse_ext2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pulse_ext2 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_pulse_ext2;
architecture structural of test_low_freq_marion2018_up_pulse_ext2 is 
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 25-1 downto 0 );
  signal counter3_op_net : std_logic_vector( 25-1 downto 0 );
begin
  out_x0 <= relational5_op_net;
  register0_q_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  posedge : entity work.test_low_freq_marion2018_up_posedge_x0 
  port map (
    in_x0 => register0_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => logical_y_net
  );
  constant5 : entity work.sysgen_constant_866d675db0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant5_op_net
  );
  counter3 : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i15",
    op_arith => xlUnsigned,
    op_width => 25
  )
  port map (
    clr => '0',
    rst => logical_y_net,
    en => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter3_op_net
  );
  relational5 : entity work.sysgen_relational_70b6fd2054 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter3_op_net,
    b => constant5_op_net,
    op => relational5_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/snap_adc
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_snap_adc is
  port (
    test_low_freq_marion2018_up_snap_adc_a1 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_a2 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_a3 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_a4 : in std_logic_vector( 8-1 downto 0 )
  );
end test_low_freq_marion2018_up_snap_adc;
architecture structural of test_low_freq_marion2018_up_snap_adc is 
  signal test_low_freq_marion2018_up_snap_adc_a1_net : std_logic_vector( 8-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_a2_net : std_logic_vector( 8-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_a3_net : std_logic_vector( 8-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_a4_net : std_logic_vector( 8-1 downto 0 );
begin
  test_low_freq_marion2018_up_snap_adc_a1_net <= test_low_freq_marion2018_up_snap_adc_a1;
  test_low_freq_marion2018_up_snap_adc_a2_net <= test_low_freq_marion2018_up_snap_adc_a2;
  test_low_freq_marion2018_up_snap_adc_a3_net <= test_low_freq_marion2018_up_snap_adc_a3;
  test_low_freq_marion2018_up_snap_adc_a4_net <= test_low_freq_marion2018_up_snap_adc_a4;
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/sync_cnt
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sync_cnt is
  port (
    out_reg : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    test_low_freq_marion2018_up_sync_cnt_user_data_in : out std_logic_vector( 32-1 downto 0 )
  );
end test_low_freq_marion2018_up_sync_cnt;
architecture structural of test_low_freq_marion2018_up_sync_cnt is 
  signal delay21_q_net : std_logic_vector( 32-1 downto 0 );
  signal cast_gw_dout_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal io_delay_q_net : std_logic_vector( 32-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal assert_reg_dout_net : std_logic_vector( 32-1 downto 0 );
begin
  delay21_q_net <= out_reg;
  test_low_freq_marion2018_up_sync_cnt_user_data_in <= cast_gw_dout_net;
  clk_net <= clk_1;
  ce_net <= ce_1;
  io_delay : entity work.sysgen_delay_25270a8261 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => reint1_output_port_net,
    q => io_delay_q_net
  );
  cast_gw : entity work.test_low_freq_marion2018_up_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 32,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 32,
    latency => 1,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => io_delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => cast_gw_dout_net
  );
  assert_reg : entity work.xlpassthrough 
  generic map (
    din_width => 32,
    dout_width => 32
  )
  port map (
    din => delay21_q_net,
    dout => assert_reg_dout_net
  );
  reint1 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => assert_reg_dout_net,
    output_port => reint1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/sync_gen1/posedge1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_posedge1 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_posedge1;
architecture structural of test_low_freq_marion2018_up_posedge1 is 
  signal edge_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= edge_op_y_net;
  logical_y_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  inverter : entity work.sysgen_inverter_bf07ca1662 
  port map (
    clr => '0',
    ip => logical_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  edge_op : entity work.sysgen_logical_3d7b540e74 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => delay_q_net,
    y => edge_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/sync_gen1/posedge3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_posedge3 is
  port (
    in_x0 : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 32-1 downto 0 )
  );
end test_low_freq_marion2018_up_posedge3;
architecture structural of test_low_freq_marion2018_up_posedge3 is 
  signal edge_op_y_net : std_logic_vector( 32-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 32-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 32-1 downto 0 );
begin
  out_x0 <= edge_op_y_net;
  reint1_output_port_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 32
  )
  port map (
    en => '1',
    rst => '1',
    d => reint1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  inverter : entity work.sysgen_inverter_5b42ab06d9 
  port map (
    clr => '0',
    ip => reint1_output_port_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  edge_op : entity work.sysgen_logical_9a35129c75 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => delay_q_net,
    y => edge_op_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/sync_gen1/sync
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sync is
  port (
    test_low_freq_marion2018_up_sync_gen1_sync_user_data_out : in std_logic_vector( 32-1 downto 0 );
    in_reg : out std_logic_vector( 32-1 downto 0 )
  );
end test_low_freq_marion2018_up_sync;
architecture structural of test_low_freq_marion2018_up_sync is 
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal test_low_freq_marion2018_up_sync_gen1_sync_user_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal io_delay_q_net : std_logic_vector( 32-1 downto 0 );
  signal slice_reg_y_net : std_logic_vector( 32-1 downto 0 );
begin
  in_reg <= reint1_output_port_net;
  test_low_freq_marion2018_up_sync_gen1_sync_user_data_out_net <= test_low_freq_marion2018_up_sync_gen1_sync_user_data_out;
  io_delay : entity work.sysgen_delay_25270a8261 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => test_low_freq_marion2018_up_sync_gen1_sync_user_data_out_net,
    q => io_delay_q_net
  );
  slice_reg : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 31,
    x_width => 32,
    y_width => 32
  )
  port map (
    x => io_delay_q_net,
    y => slice_reg_y_net
  );
  reint1 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_reg_y_net,
    output_port => reint1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/sync_gen1/sync_period_sel
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sync_period_sel is
  port (
    test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out : in std_logic_vector( 32-1 downto 0 );
    in_reg : out std_logic_vector( 32-1 downto 0 )
  );
end test_low_freq_marion2018_up_sync_period_sel;
architecture structural of test_low_freq_marion2018_up_sync_period_sel is 
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal io_delay_q_net : std_logic_vector( 32-1 downto 0 );
  signal slice_reg_y_net : std_logic_vector( 32-1 downto 0 );
begin
  in_reg <= reint1_output_port_net;
  test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out_net <= test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out;
  io_delay : entity work.sysgen_delay_25270a8261 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out_net,
    q => io_delay_q_net
  );
  slice_reg : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 31,
    x_width => 32,
    y_width => 32
  )
  port map (
    x => io_delay_q_net,
    y => slice_reg_y_net
  );
  reint1 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_reg_y_net,
    output_port => reint1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/sync_gen1/sync_period_var
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sync_period_var is
  port (
    test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out : in std_logic_vector( 32-1 downto 0 );
    in_reg : out std_logic_vector( 32-1 downto 0 )
  );
end test_low_freq_marion2018_up_sync_period_var;
architecture structural of test_low_freq_marion2018_up_sync_period_var is 
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal io_delay_q_net : std_logic_vector( 32-1 downto 0 );
  signal slice_reg_y_net : std_logic_vector( 32-1 downto 0 );
begin
  in_reg <= reint1_output_port_net;
  test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out_net <= test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out;
  io_delay : entity work.sysgen_delay_25270a8261 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d => test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out_net,
    q => io_delay_q_net
  );
  slice_reg : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 31,
    x_width => 32,
    y_width => 32
  )
  port map (
    x => io_delay_q_net,
    y => slice_reg_y_net
  );
  reint1 : entity work.sysgen_reinterpret_edf878bbae 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_reg_y_net,
    output_port => reint1_output_port_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/sync_gen1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_sync_gen1 is
  port (
    test_low_freq_marion2018_up_sync_gen1_sync_user_data_out : in std_logic_vector( 32-1 downto 0 );
    test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out : in std_logic_vector( 32-1 downto 0 );
    test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sync_out : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_sync_gen1;
architecture structural of test_low_freq_marion2018_up_sync_gen1 is 
  signal edge_op_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal test_low_freq_marion2018_up_sync_gen1_sync_user_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal edge_op_y_net : std_logic_vector( 32-1 downto 0 );
  signal reint1_output_port_net_x1 : std_logic_vector( 32-1 downto 0 );
  signal reint1_output_port_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal reint1_output_port_net : std_logic_vector( 32-1 downto 0 );
  signal counter3_op_net : std_logic_vector( 32-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 33-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal sync_period_const_op_net : std_logic_vector( 32-1 downto 0 );
begin
  sync_out <= edge_op_y_net_x0;
  test_low_freq_marion2018_up_sync_gen1_sync_user_data_out_net <= test_low_freq_marion2018_up_sync_gen1_sync_user_data_out;
  test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out_net <= test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out;
  test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out_net <= test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out;
  clk_net <= clk_1;
  ce_net <= ce_1;
  posedge1 : entity work.test_low_freq_marion2018_up_posedge1 
  port map (
    in_x0 => logical_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => edge_op_y_net_x0
  );
  posedge3 : entity work.test_low_freq_marion2018_up_posedge3 
  port map (
    in_x0 => reint1_output_port_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => edge_op_y_net
  );
  sync : entity work.test_low_freq_marion2018_up_sync 
  port map (
    test_low_freq_marion2018_up_sync_gen1_sync_user_data_out => test_low_freq_marion2018_up_sync_gen1_sync_user_data_out_net,
    in_reg => reint1_output_port_net_x1
  );
  sync_period_sel : entity work.test_low_freq_marion2018_up_sync_period_sel 
  port map (
    test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out => test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out_net,
    in_reg => reint1_output_port_net_x0
  );
  sync_period_var : entity work.test_low_freq_marion2018_up_sync_period_var 
  port map (
    test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out => test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out_net,
    in_reg => reint1_output_port_net
  );
  counter3 : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 32
  )
  port map (
    en => "1",
    clr => '0',
    rst => logical1_y_net,
    clk => clk_net,
    ce => ce_net,
    op => counter3_op_net
  );
  logical : entity work.sysgen_logical_9927ecae55 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational_op_net,
    d1 => slice2_y_net,
    y => logical_y_net
  );
  logical1 : entity work.sysgen_logical_9927ecae55 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => relational_op_net,
    d1 => slice2_y_net,
    y => logical1_y_net
  );
  mux : entity work.sysgen_mux_fe67d231b2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => slice1_y_net,
    d0 => sync_period_const_op_net,
    d1 => reint1_output_port_net,
    y => mux_y_net
  );
  relational : entity work.sysgen_relational_8b53def06a 
  port map (
    clr => '0',
    a => mux_y_net,
    b => counter3_op_net,
    clk => clk_net,
    ce => ce_net,
    op => relational_op_net
  );
  slice1 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 32,
    y_width => 1
  )
  port map (
    x => reint1_output_port_net_x0,
    y => slice1_y_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 32,
    y_width => 1
  )
  port map (
    x => edge_op_y_net,
    y => slice2_y_net
  );
  sync_period_const : entity work.sysgen_constant_8e09c60fed 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => sync_period_const_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/vacc0/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay_bram_x6 is
  port (
    in1 : in std_logic_vector( 64-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 64-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay_bram_x6;
architecture structural of test_low_freq_marion2018_up_delay_bram_x6 is 
  signal single_port_ram_data_out_net : std_logic_vector( 64-1 downto 0 );
  signal adder0_s_net : std_logic_vector( 64-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 11-1 downto 0 );
begin
  out1 <= single_port_ram_data_out_net;
  adder0_s_net <= in1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant2 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_limit 
  generic map (
    cnt_15_0 => 2043,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i1",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 11
  )
  port map (
    en => "1",
    rst => "0",
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  single_port_ram : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 11,
    c_width => 64,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i27",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => adder0_s_net,
    we => constant2_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => single_port_ram_data_out_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/vacc0/pulse_ext/posedge
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_posedge_x4 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_posedge_x4;
architecture structural of test_low_freq_marion2018_up_posedge_x4 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= logical_y_net;
  relational5_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  inverter : entity work.sysgen_inverter_bf07ca1662 
  port map (
    clr => '0',
    ip => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity work.sysgen_logical_023700fd78 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => relational5_op_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/vacc0/pulse_ext
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pulse_ext_x2 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_pulse_ext_x2;
architecture structural of test_low_freq_marion2018_up_pulse_ext_x2 is 
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational5_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 12-1 downto 0 );
  signal counter3_op_net : std_logic_vector( 12-1 downto 0 );
begin
  out_x0 <= relational5_op_net;
  relational5_op_net_x0 <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  posedge : entity work.test_low_freq_marion2018_up_posedge_x4 
  port map (
    in_x0 => relational5_op_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => logical_y_net
  );
  constant5 : entity work.sysgen_constant_738c452120 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant5_op_net
  );
  counter3 : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i16",
    op_arith => xlUnsigned,
    op_width => 12
  )
  port map (
    clr => '0',
    rst => logical_y_net,
    en => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter3_op_net
  );
  relational5 : entity work.sysgen_relational_0a6aa3502b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter3_op_net,
    b => constant5_op_net,
    op => relational5_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/vacc0
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_vacc0 is
  port (
    new_acc : in std_logic_vector( 1-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 64-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_vacc0;
architecture structural of test_low_freq_marion2018_up_vacc0 is 
  signal single_port_ram_data_out_net : std_logic_vector( 64-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational5_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder0_s_net : std_logic_vector( 64-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 64-1 downto 0 );
  signal zero_op_net : std_logic_vector( 32-1 downto 0 );
begin
  dout <= single_port_ram_data_out_net;
  valid <= relational5_op_net;
  relational5_op_net_x0 <= new_acc;
  delay2_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity work.test_low_freq_marion2018_up_delay_bram_x6 
  port map (
    in1 => adder0_s_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => single_port_ram_data_out_net
  );
  pulse_ext : entity work.test_low_freq_marion2018_up_pulse_ext_x2 
  port map (
    in_x0 => relational5_op_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => relational5_op_net
  );
  adder0 : entity work.sysgen_addsub_75c828819a 
  port map (
    clr => '0',
    a => delay2_q_net,
    b => mux0_y_net,
    clk => clk_net,
    ce => ce_net,
    s => adder0_s_net
  );
  mux0 : entity work.sysgen_mux_9e8a0af120 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => relational5_op_net,
    d0 => single_port_ram_data_out_net,
    d1 => zero_op_net,
    y => mux0_y_net
  );
  zero : entity work.sysgen_constant_bc4a92dee6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => zero_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/vacc1/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay_bram_x1 is
  port (
    in1 : in std_logic_vector( 64-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 64-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay_bram_x1;
architecture structural of test_low_freq_marion2018_up_delay_bram_x1 is 
  signal single_port_ram_data_out_net : std_logic_vector( 64-1 downto 0 );
  signal adder0_s_net : std_logic_vector( 64-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 11-1 downto 0 );
begin
  out1 <= single_port_ram_data_out_net;
  adder0_s_net <= in1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant2 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_limit 
  generic map (
    cnt_15_0 => 2043,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i1",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 11
  )
  port map (
    en => "1",
    rst => "0",
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  single_port_ram : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 11,
    c_width => 64,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i27",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => adder0_s_net,
    we => constant2_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => single_port_ram_data_out_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/vacc1/pulse_ext/posedge
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_posedge_x3 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_posedge_x3;
architecture structural of test_low_freq_marion2018_up_posedge_x3 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= logical_y_net;
  relational5_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  inverter : entity work.sysgen_inverter_bf07ca1662 
  port map (
    clr => '0',
    ip => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity work.sysgen_logical_023700fd78 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => relational5_op_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/vacc1/pulse_ext
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pulse_ext_x1 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_pulse_ext_x1;
architecture structural of test_low_freq_marion2018_up_pulse_ext_x1 is 
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational5_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 12-1 downto 0 );
  signal counter3_op_net : std_logic_vector( 12-1 downto 0 );
begin
  out_x0 <= relational5_op_net;
  relational5_op_net_x0 <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  posedge : entity work.test_low_freq_marion2018_up_posedge_x3 
  port map (
    in_x0 => relational5_op_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => logical_y_net
  );
  constant5 : entity work.sysgen_constant_738c452120 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant5_op_net
  );
  counter3 : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i16",
    op_arith => xlUnsigned,
    op_width => 12
  )
  port map (
    clr => '0',
    rst => logical_y_net,
    en => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter3_op_net
  );
  relational5 : entity work.sysgen_relational_0a6aa3502b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter3_op_net,
    b => constant5_op_net,
    op => relational5_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/vacc1
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_vacc1 is
  port (
    new_acc : in std_logic_vector( 1-1 downto 0 );
    din : in std_logic_vector( 36-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 64-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_vacc1;
architecture structural of test_low_freq_marion2018_up_vacc1 is 
  signal single_port_ram_data_out_net : std_logic_vector( 64-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational5_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder0_s_net : std_logic_vector( 64-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 64-1 downto 0 );
  signal zero_op_net : std_logic_vector( 32-1 downto 0 );
begin
  dout <= single_port_ram_data_out_net;
  valid <= relational5_op_net;
  relational5_op_net_x0 <= new_acc;
  delay3_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity work.test_low_freq_marion2018_up_delay_bram_x1 
  port map (
    in1 => adder0_s_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => single_port_ram_data_out_net
  );
  pulse_ext : entity work.test_low_freq_marion2018_up_pulse_ext_x1 
  port map (
    in_x0 => relational5_op_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => relational5_op_net
  );
  adder0 : entity work.sysgen_addsub_75c828819a 
  port map (
    clr => '0',
    a => delay3_q_net,
    b => mux0_y_net,
    clk => clk_net,
    ce => ce_net,
    s => adder0_s_net
  );
  mux0 : entity work.sysgen_mux_9e8a0af120 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => relational5_op_net,
    d0 => single_port_ram_data_out_net,
    d1 => zero_op_net,
    y => mux0_y_net
  );
  zero : entity work.sysgen_constant_bc4a92dee6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => zero_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/vacc2/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay_bram_x0 is
  port (
    in1 : in std_logic_vector( 64-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 64-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay_bram_x0;
architecture structural of test_low_freq_marion2018_up_delay_bram_x0 is 
  signal single_port_ram_data_out_net : std_logic_vector( 64-1 downto 0 );
  signal adder0_s_net : std_logic_vector( 64-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 11-1 downto 0 );
begin
  out1 <= single_port_ram_data_out_net;
  adder0_s_net <= in1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant2 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_limit 
  generic map (
    cnt_15_0 => 2043,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i1",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 11
  )
  port map (
    en => "1",
    rst => "0",
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  single_port_ram : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 11,
    c_width => 64,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i27",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => adder0_s_net,
    we => constant2_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => single_port_ram_data_out_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/vacc2/pulse_ext/posedge
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_posedge_x2 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_posedge_x2;
architecture structural of test_low_freq_marion2018_up_posedge_x2 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= logical_y_net;
  relational5_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  inverter : entity work.sysgen_inverter_bf07ca1662 
  port map (
    clr => '0',
    ip => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity work.sysgen_logical_023700fd78 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => relational5_op_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/vacc2/pulse_ext
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pulse_ext_x0 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_pulse_ext_x0;
architecture structural of test_low_freq_marion2018_up_pulse_ext_x0 is 
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational5_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 12-1 downto 0 );
  signal counter3_op_net : std_logic_vector( 12-1 downto 0 );
begin
  out_x0 <= relational5_op_net;
  relational5_op_net_x0 <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  posedge : entity work.test_low_freq_marion2018_up_posedge_x2 
  port map (
    in_x0 => relational5_op_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => logical_y_net
  );
  constant5 : entity work.sysgen_constant_738c452120 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant5_op_net
  );
  counter3 : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i16",
    op_arith => xlUnsigned,
    op_width => 12
  )
  port map (
    clr => '0',
    rst => logical_y_net,
    en => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter3_op_net
  );
  relational5 : entity work.sysgen_relational_0a6aa3502b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter3_op_net,
    b => constant5_op_net,
    op => relational5_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/vacc2
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_vacc2 is
  port (
    new_acc : in std_logic_vector( 1-1 downto 0 );
    din : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 64-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_vacc2;
architecture structural of test_low_freq_marion2018_up_vacc2 is 
  signal single_port_ram_data_out_net : std_logic_vector( 64-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational5_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder0_s_net : std_logic_vector( 64-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 64-1 downto 0 );
  signal zero_op_net : std_logic_vector( 32-1 downto 0 );
begin
  dout <= single_port_ram_data_out_net;
  valid <= relational5_op_net;
  relational5_op_net_x0 <= new_acc;
  delay4_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity work.test_low_freq_marion2018_up_delay_bram_x0 
  port map (
    in1 => adder0_s_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => single_port_ram_data_out_net
  );
  pulse_ext : entity work.test_low_freq_marion2018_up_pulse_ext_x0 
  port map (
    in_x0 => relational5_op_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => relational5_op_net
  );
  adder0 : entity work.sysgen_addsub_a4b3f58263 
  port map (
    clr => '0',
    a => delay4_q_net,
    b => mux0_y_net,
    clk => clk_net,
    ce => ce_net,
    s => adder0_s_net
  );
  mux0 : entity work.sysgen_mux_215d0bc6f2 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => relational5_op_net,
    d0 => single_port_ram_data_out_net,
    d1 => zero_op_net,
    y => mux0_y_net
  );
  zero : entity work.sysgen_constant_bc4a92dee6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => zero_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/vacc3/delay_bram
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_delay_bram is
  port (
    in1 : in std_logic_vector( 64-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 64-1 downto 0 )
  );
end test_low_freq_marion2018_up_delay_bram;
architecture structural of test_low_freq_marion2018_up_delay_bram is 
  signal single_port_ram_data_out_net : std_logic_vector( 64-1 downto 0 );
  signal adder0_s_net : std_logic_vector( 64-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant2_op_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 11-1 downto 0 );
begin
  out1 <= single_port_ram_data_out_net;
  adder0_s_net <= in1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  constant2 : entity work.sysgen_constant_91de1d503a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant2_op_net
  );
  counter : entity work.test_low_freq_marion2018_up_xlcounter_limit 
  generic map (
    cnt_15_0 => 2043,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i1",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 11
  )
  port map (
    en => "1",
    rst => "0",
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  single_port_ram : entity work.test_low_freq_marion2018_up_xlspram 
  generic map (
    c_address_width => 11,
    c_width => 64,
    core_name0 => "test_low_freq_marion2018_up_blk_mem_gen_v8_3_i27",
    latency => 1
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    data_in => adder0_s_net,
    we => constant2_op_net,
    clk => clk_net,
    ce => ce_net,
    data_out => single_port_ram_data_out_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/vacc3/pulse_ext/posedge
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_posedge_x1 is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_posedge_x1;
architecture structural of test_low_freq_marion2018_up_posedge_x1 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  out_x0 <= logical_y_net;
  relational5_op_net <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay : entity work.test_low_freq_marion2018_up_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '1',
    d => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  inverter : entity work.sysgen_inverter_bf07ca1662 
  port map (
    clr => '0',
    ip => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity work.sysgen_logical_023700fd78 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => relational5_op_net,
    y => logical_y_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/vacc3/pulse_ext
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_pulse_ext is
  port (
    in_x0 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_pulse_ext;
architecture structural of test_low_freq_marion2018_up_pulse_ext is 
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational5_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant5_op_net : std_logic_vector( 12-1 downto 0 );
  signal counter3_op_net : std_logic_vector( 12-1 downto 0 );
begin
  out_x0 <= relational5_op_net;
  relational5_op_net_x0 <= in_x0;
  clk_net <= clk_1;
  ce_net <= ce_1;
  posedge : entity work.test_low_freq_marion2018_up_posedge_x1 
  port map (
    in_x0 => relational5_op_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => logical_y_net
  );
  constant5 : entity work.sysgen_constant_738c452120 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant5_op_net
  );
  counter3 : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i16",
    op_arith => xlUnsigned,
    op_width => 12
  )
  port map (
    clr => '0',
    rst => logical_y_net,
    en => relational5_op_net,
    clk => clk_net,
    ce => ce_net,
    op => counter3_op_net
  );
  relational5 : entity work.sysgen_relational_0a6aa3502b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    a => counter3_op_net,
    b => constant5_op_net,
    op => relational5_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up/vacc3
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_vacc3 is
  port (
    new_acc : in std_logic_vector( 1-1 downto 0 );
    din : in std_logic_vector( 37-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 64-1 downto 0 );
    valid : out std_logic_vector( 1-1 downto 0 )
  );
end test_low_freq_marion2018_up_vacc3;
architecture structural of test_low_freq_marion2018_up_vacc3 is 
  signal single_port_ram_data_out_net : std_logic_vector( 64-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal relational5_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 37-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal adder0_s_net : std_logic_vector( 64-1 downto 0 );
  signal mux0_y_net : std_logic_vector( 64-1 downto 0 );
  signal zero_op_net : std_logic_vector( 32-1 downto 0 );
begin
  dout <= single_port_ram_data_out_net;
  valid <= relational5_op_net;
  relational5_op_net_x0 <= new_acc;
  delay5_q_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  delay_bram : entity work.test_low_freq_marion2018_up_delay_bram 
  port map (
    in1 => adder0_s_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => single_port_ram_data_out_net
  );
  pulse_ext : entity work.test_low_freq_marion2018_up_pulse_ext 
  port map (
    in_x0 => relational5_op_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => relational5_op_net
  );
  adder0 : entity work.sysgen_addsub_6730cfb0ed 
  port map (
    clr => '0',
    a => delay5_q_net,
    b => mux0_y_net,
    clk => clk_net,
    ce => ce_net,
    s => adder0_s_net
  );
  mux0 : entity work.sysgen_mux_9e8a0af120 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => relational5_op_net,
    d0 => single_port_ram_data_out_net,
    d1 => zero_op_net,
    y => mux0_y_net
  );
  zero : entity work.sysgen_constant_bc4a92dee6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => zero_op_net
  );
end structural;
-- Generated from Simulink block test_low_freq_marion2018_up_struct
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_struct is
  port (
    test_low_freq_marion2018_up_a_imaginary_data_out : in std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_a_pol0_data_out : in std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_a_pol1_data_out : in std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_a_real_data_out : in std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_acc_len_user_data_out : in std_logic_vector( 32-1 downto 0 );
    test_low_freq_marion2018_up_cnt_rst_user_data_out : in std_logic_vector( 32-1 downto 0 );
    test_low_freq_marion2018_up_fft_shift_user_data_out : in std_logic_vector( 32-1 downto 0 );
    test_low_freq_marion2018_up_gain_user_data_out : in std_logic_vector( 32-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_a1 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_a2 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_a3 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_a4 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_b1 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_b2 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_b3 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_b4 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_c1 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_c2 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_c3 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_c4 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_sync_gen1_sync_user_data_out : in std_logic_vector( 32-1 downto 0 );
    test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out : in std_logic_vector( 32-1 downto 0 );
    test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out : in std_logic_vector( 32-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    test_low_freq_marion2018_up_a_imaginary_addr : out std_logic_vector( 10-1 downto 0 );
    test_low_freq_marion2018_up_a_imaginary_data_in : out std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_a_imaginary_we : out std_logic_vector( 1-1 downto 0 );
    test_low_freq_marion2018_up_a_pol0_addr : out std_logic_vector( 10-1 downto 0 );
    test_low_freq_marion2018_up_a_pol0_data_in : out std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_a_pol0_we : out std_logic_vector( 1-1 downto 0 );
    test_low_freq_marion2018_up_a_pol1_addr : out std_logic_vector( 10-1 downto 0 );
    test_low_freq_marion2018_up_a_pol1_data_in : out std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_a_pol1_we : out std_logic_vector( 1-1 downto 0 );
    test_low_freq_marion2018_up_a_real_addr : out std_logic_vector( 10-1 downto 0 );
    test_low_freq_marion2018_up_a_real_data_in : out std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_a_real_we : out std_logic_vector( 1-1 downto 0 );
    test_low_freq_marion2018_up_acc_cnt_user_data_in : out std_logic_vector( 32-1 downto 0 );
    test_low_freq_marion2018_up_led0_sync_gateway : out std_logic_vector( 1-1 downto 0 );
    test_low_freq_marion2018_up_led1_new_acc_gateway : out std_logic_vector( 1-1 downto 0 );
    test_low_freq_marion2018_up_sync_cnt_user_data_in : out std_logic_vector( 32-1 downto 0 )
  );
end test_low_freq_marion2018_up_struct;
architecture structural of test_low_freq_marion2018_up_struct is 
  signal convert_addr_dout_net_x1 : std_logic_vector( 10-1 downto 0 );
  signal convert_din1_dout_net_x1 : std_logic_vector( 64-1 downto 0 );
  signal test_low_freq_marion2018_up_a_imaginary_data_out_net : std_logic_vector( 64-1 downto 0 );
  signal convert_we_dout_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal convert_addr_dout_net_x2 : std_logic_vector( 10-1 downto 0 );
  signal convert_din1_dout_net_x2 : std_logic_vector( 64-1 downto 0 );
  signal test_low_freq_marion2018_up_a_pol0_data_out_net : std_logic_vector( 64-1 downto 0 );
  signal convert_we_dout_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal convert_addr_dout_net : std_logic_vector( 10-1 downto 0 );
  signal convert_din1_dout_net : std_logic_vector( 64-1 downto 0 );
  signal test_low_freq_marion2018_up_a_pol1_data_out_net : std_logic_vector( 64-1 downto 0 );
  signal convert_we_dout_net : std_logic_vector( 1-1 downto 0 );
  signal convert_addr_dout_net_x0 : std_logic_vector( 10-1 downto 0 );
  signal convert_din1_dout_net_x0 : std_logic_vector( 64-1 downto 0 );
  signal test_low_freq_marion2018_up_a_real_data_out_net : std_logic_vector( 64-1 downto 0 );
  signal convert_we_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal cast_gw_dout_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal test_low_freq_marion2018_up_acc_len_user_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal test_low_freq_marion2018_up_cnt_rst_user_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal test_low_freq_marion2018_up_fft_shift_user_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal test_low_freq_marion2018_up_gain_user_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal convert_dout_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert_dout_net : std_logic_vector( 1-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_a1_net : std_logic_vector( 8-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_a2_net : std_logic_vector( 8-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_a3_net : std_logic_vector( 8-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_a4_net : std_logic_vector( 8-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_b1_net : std_logic_vector( 8-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_b2_net : std_logic_vector( 8-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_b3_net : std_logic_vector( 8-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_b4_net : std_logic_vector( 8-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_c1_net : std_logic_vector( 8-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_c2_net : std_logic_vector( 8-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_c3_net : std_logic_vector( 8-1 downto 0 );
  signal test_low_freq_marion2018_up_snap_adc_c4_net : std_logic_vector( 8-1 downto 0 );
  signal cast_gw_dout_net : std_logic_vector( 32-1 downto 0 );
  signal test_low_freq_marion2018_up_sync_gen1_sync_user_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out_net : std_logic_vector( 32-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal spect_cnt_op_net : std_logic_vector( 11-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 64-1 downto 0 );
  signal relational5_op_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 64-1 downto 0 );
  signal relational5_op_net_x4 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 64-1 downto 0 );
  signal relational5_op_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 64-1 downto 0 );
  signal relational5_op_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal relational5_op_net_x5 : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal delay6_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal reint1_output_port_net_x0 : std_logic_vector( 32-1 downto 0 );
  signal force_re_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal force_im_output_port_net : std_logic_vector( 37-1 downto 0 );
  signal concat_y_net : std_logic_vector( 74-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal reint1_output_port_net_x1 : std_logic_vector( 32-1 downto 0 );
  signal reint1_output_port_net_x2 : std_logic_vector( 32-1 downto 0 );
  signal post_sync_delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal register0_q_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal convert_1_1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_1_2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_2_1_dout_net : std_logic_vector( 18-1 downto 0 );
  signal convert_2_2_dout_net : std_logic_vector( 18-1 downto 0 );
  signal register0_q_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal register0_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal register0_q_net_x3 : std_logic_vector( 1-1 downto 0 );
  signal relational5_op_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal register0_q_net : std_logic_vector( 1-1 downto 0 );
  signal edge_op_y_net : std_logic_vector( 1-1 downto 0 );
  signal relational5_op_net : std_logic_vector( 1-1 downto 0 );
  signal register1_q_net : std_logic_vector( 32-1 downto 0 );
  signal power_adder_s_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal power_adder_s_net : std_logic_vector( 36-1 downto 0 );
  signal delay21_q_net : std_logic_vector( 32-1 downto 0 );
  signal single_port_ram_data_out_net_x2 : std_logic_vector( 64-1 downto 0 );
  signal delay2_q_net : std_logic_vector( 36-1 downto 0 );
  signal single_port_ram_data_out_net_x1 : std_logic_vector( 64-1 downto 0 );
  signal delay3_q_net : std_logic_vector( 36-1 downto 0 );
  signal single_port_ram_data_out_net_x0 : std_logic_vector( 64-1 downto 0 );
  signal delay4_q_net : std_logic_vector( 37-1 downto 0 );
  signal single_port_ram_data_out_net : std_logic_vector( 64-1 downto 0 );
  signal delay5_q_net : std_logic_vector( 37-1 downto 0 );
  signal acc_cntr_op_net : std_logic_vector( 32-1 downto 0 );
  signal sync_cntr_op_net : std_logic_vector( 32-1 downto 0 );
  signal delay28_q_net : std_logic_vector( 1-1 downto 0 );
begin
  test_low_freq_marion2018_up_a_imaginary_addr <= convert_addr_dout_net_x1;
  test_low_freq_marion2018_up_a_imaginary_data_in <= convert_din1_dout_net_x1;
  test_low_freq_marion2018_up_a_imaginary_data_out_net <= test_low_freq_marion2018_up_a_imaginary_data_out;
  test_low_freq_marion2018_up_a_imaginary_we <= convert_we_dout_net_x2;
  test_low_freq_marion2018_up_a_pol0_addr <= convert_addr_dout_net_x2;
  test_low_freq_marion2018_up_a_pol0_data_in <= convert_din1_dout_net_x2;
  test_low_freq_marion2018_up_a_pol0_data_out_net <= test_low_freq_marion2018_up_a_pol0_data_out;
  test_low_freq_marion2018_up_a_pol0_we <= convert_we_dout_net_x1;
  test_low_freq_marion2018_up_a_pol1_addr <= convert_addr_dout_net;
  test_low_freq_marion2018_up_a_pol1_data_in <= convert_din1_dout_net;
  test_low_freq_marion2018_up_a_pol1_data_out_net <= test_low_freq_marion2018_up_a_pol1_data_out;
  test_low_freq_marion2018_up_a_pol1_we <= convert_we_dout_net;
  test_low_freq_marion2018_up_a_real_addr <= convert_addr_dout_net_x0;
  test_low_freq_marion2018_up_a_real_data_in <= convert_din1_dout_net_x0;
  test_low_freq_marion2018_up_a_real_data_out_net <= test_low_freq_marion2018_up_a_real_data_out;
  test_low_freq_marion2018_up_a_real_we <= convert_we_dout_net_x0;
  test_low_freq_marion2018_up_acc_cnt_user_data_in <= cast_gw_dout_net_x0;
  test_low_freq_marion2018_up_acc_len_user_data_out_net <= test_low_freq_marion2018_up_acc_len_user_data_out;
  test_low_freq_marion2018_up_cnt_rst_user_data_out_net <= test_low_freq_marion2018_up_cnt_rst_user_data_out;
  test_low_freq_marion2018_up_fft_shift_user_data_out_net <= test_low_freq_marion2018_up_fft_shift_user_data_out;
  test_low_freq_marion2018_up_gain_user_data_out_net <= test_low_freq_marion2018_up_gain_user_data_out;
  test_low_freq_marion2018_up_led0_sync_gateway <= convert_dout_net_x0;
  test_low_freq_marion2018_up_led1_new_acc_gateway <= convert_dout_net;
  test_low_freq_marion2018_up_snap_adc_a1_net <= test_low_freq_marion2018_up_snap_adc_a1;
  test_low_freq_marion2018_up_snap_adc_a2_net <= test_low_freq_marion2018_up_snap_adc_a2;
  test_low_freq_marion2018_up_snap_adc_a3_net <= test_low_freq_marion2018_up_snap_adc_a3;
  test_low_freq_marion2018_up_snap_adc_a4_net <= test_low_freq_marion2018_up_snap_adc_a4;
  test_low_freq_marion2018_up_snap_adc_b1_net <= test_low_freq_marion2018_up_snap_adc_b1;
  test_low_freq_marion2018_up_snap_adc_b2_net <= test_low_freq_marion2018_up_snap_adc_b2;
  test_low_freq_marion2018_up_snap_adc_b3_net <= test_low_freq_marion2018_up_snap_adc_b3;
  test_low_freq_marion2018_up_snap_adc_b4_net <= test_low_freq_marion2018_up_snap_adc_b4;
  test_low_freq_marion2018_up_snap_adc_c1_net <= test_low_freq_marion2018_up_snap_adc_c1;
  test_low_freq_marion2018_up_snap_adc_c2_net <= test_low_freq_marion2018_up_snap_adc_c2;
  test_low_freq_marion2018_up_snap_adc_c3_net <= test_low_freq_marion2018_up_snap_adc_c3;
  test_low_freq_marion2018_up_snap_adc_c4_net <= test_low_freq_marion2018_up_snap_adc_c4;
  test_low_freq_marion2018_up_sync_cnt_user_data_in <= cast_gw_dout_net;
  test_low_freq_marion2018_up_sync_gen1_sync_user_data_out_net <= test_low_freq_marion2018_up_sync_gen1_sync_user_data_out;
  test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out_net <= test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out;
  test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out_net <= test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out;
  clk_net <= clk_1;
  ce_net <= ce_1;
  a_imaginary : entity work.test_low_freq_marion2018_up_a_imaginary 
  port map (
    addr => spect_cnt_op_net,
    data_in => reinterpret3_output_port_net,
    we => relational5_op_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    test_low_freq_marion2018_up_a_imaginary_addr => convert_addr_dout_net_x1,
    test_low_freq_marion2018_up_a_imaginary_data_in => convert_din1_dout_net_x1,
    test_low_freq_marion2018_up_a_imaginary_we => convert_we_dout_net_x2
  );
  a_pol0 : entity work.test_low_freq_marion2018_up_a_pol0 
  port map (
    addr => spect_cnt_op_net,
    data_in => reinterpret4_output_port_net,
    we => relational5_op_net_x4,
    clk_1 => clk_net,
    ce_1 => ce_net,
    test_low_freq_marion2018_up_a_pol0_addr => convert_addr_dout_net_x2,
    test_low_freq_marion2018_up_a_pol0_data_in => convert_din1_dout_net_x2,
    test_low_freq_marion2018_up_a_pol0_we => convert_we_dout_net_x1
  );
  a_pol1 : entity work.test_low_freq_marion2018_up_a_pol1 
  port map (
    addr => spect_cnt_op_net,
    data_in => reinterpret1_output_port_net,
    we => relational5_op_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    test_low_freq_marion2018_up_a_pol1_addr => convert_addr_dout_net,
    test_low_freq_marion2018_up_a_pol1_data_in => convert_din1_dout_net,
    test_low_freq_marion2018_up_a_pol1_we => convert_we_dout_net
  );
  a_real : entity work.test_low_freq_marion2018_up_a_real 
  port map (
    addr => spect_cnt_op_net,
    data_in => reinterpret2_output_port_net,
    we => relational5_op_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    test_low_freq_marion2018_up_a_real_addr => convert_addr_dout_net_x0,
    test_low_freq_marion2018_up_a_real_data_in => convert_din1_dout_net_x0,
    test_low_freq_marion2018_up_a_real_we => convert_we_dout_net_x0
  );
  acc_cnt : entity work.test_low_freq_marion2018_up_acc_cnt 
  port map (
    out_reg => delay1_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    test_low_freq_marion2018_up_acc_cnt_user_data_in => cast_gw_dout_net_x0
  );
  acc_cntrl : entity work.test_low_freq_marion2018_up_acc_cntrl 
  port map (
    acc_len => register1_q_net_x0,
    sync => delay6_q_net,
    rst => slice2_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    new_acc => relational5_op_net_x5
  );
  acc_len : entity work.test_low_freq_marion2018_up_acc_len 
  port map (
    test_low_freq_marion2018_up_acc_len_user_data_out => test_low_freq_marion2018_up_acc_len_user_data_out_net,
    in_reg => reint1_output_port_net_x0
  );
  c_to_ri : entity work.test_low_freq_marion2018_up_c_to_ri_x8 
  port map (
    c => concat_y_net,
    re => force_re_output_port_net,
    im => force_im_output_port_net
  );
  cmult : entity work.test_low_freq_marion2018_up_cmult_x2 
  port map (
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ab => concat_y_net
  );
  cnt_rst : entity work.test_low_freq_marion2018_up_cnt_rst 
  port map (
    test_low_freq_marion2018_up_cnt_rst_user_data_out => test_low_freq_marion2018_up_cnt_rst_user_data_out_net,
    in_reg => reint1_output_port_net_x1
  );
  fft_shift : entity work.test_low_freq_marion2018_up_fft_shift 
  port map (
    test_low_freq_marion2018_up_fft_shift_user_data_out => test_low_freq_marion2018_up_fft_shift_user_data_out_net,
    in_reg => reint1_output_port_net_x2
  );
  fft_wideband_real : entity work.test_low_freq_marion2018_up_fft_wideband_real 
  port map (
    sync => register0_q_net_x1,
    shift => reint1_output_port_net_x2,
    in00 => convert_1_1_dout_net,
    in01 => convert_1_2_dout_net,
    in02 => convert_2_1_dout_net,
    in03 => convert_2_2_dout_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => post_sync_delay_q_net,
    out00 => reinterpret1_output_port_net_x1,
    out01 => reinterpret1_output_port_net_x0
  );
  led0_sync : entity work.test_low_freq_marion2018_up_led0_sync 
  port map (
    gpio_out => register0_q_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    test_low_freq_marion2018_up_led0_sync_gateway => convert_dout_net_x0
  );
  led1_new_acc : entity work.test_low_freq_marion2018_up_led1_new_acc 
  port map (
    gpio_out => register0_q_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    test_low_freq_marion2018_up_led1_new_acc_gateway => convert_dout_net
  );
  pfb_fir_real : entity work.test_low_freq_marion2018_up_pfb_fir_real 
  port map (
    sync => register0_q_net_x1,
    pol1_in1 => test_low_freq_marion2018_up_snap_adc_a1_net,
    pol1_in2 => test_low_freq_marion2018_up_snap_adc_a2_net,
    pol2_in1 => test_low_freq_marion2018_up_snap_adc_a3_net,
    pol2_in2 => test_low_freq_marion2018_up_snap_adc_a4_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    pol1_out1 => convert_1_1_dout_net,
    pol1_out2 => convert_1_2_dout_net,
    pol2_out1 => convert_2_1_dout_net,
    pol2_out2 => convert_2_2_dout_net
  );
  pipeline : entity work.test_low_freq_marion2018_up_pipeline 
  port map (
    d => register0_q_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    q => register0_q_net_x3
  );
  pipeline1 : entity work.test_low_freq_marion2018_up_pipeline1 
  port map (
    d => relational5_op_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    q => register0_q_net_x2
  );
  pipeline19 : entity work.test_low_freq_marion2018_up_pipeline19 
  port map (
    d => relational5_op_net_x5,
    clk_1 => clk_net,
    ce_1 => ce_net,
    q => register0_q_net
  );
  pipeline2 : entity work.test_low_freq_marion2018_up_pipeline2 
  port map (
    d => edge_op_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    q => register0_q_net_x1
  );
  pipeline20 : entity work.test_low_freq_marion2018_up_pipeline20 
  port map (
    d => relational5_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    q => register0_q_net_x0
  );
  pipeline8 : entity work.test_low_freq_marion2018_up_pipeline8 
  port map (
    d => reint1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    q => register1_q_net_x0
  );
  pipeline9 : entity work.test_low_freq_marion2018_up_pipeline9 
  port map (
    d => reint1_output_port_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    q => register1_q_net
  );
  power1 : entity work.test_low_freq_marion2018_up_power1 
  port map (
    c => reinterpret1_output_port_net_x1,
    clk_1 => clk_net,
    ce_1 => ce_net,
    power => power_adder_s_net_x0
  );
  power2 : entity work.test_low_freq_marion2018_up_power2 
  port map (
    c => reinterpret1_output_port_net_x0,
    clk_1 => clk_net,
    ce_1 => ce_net,
    power => power_adder_s_net
  );
  pulse_ext1 : entity work.test_low_freq_marion2018_up_pulse_ext1 
  port map (
    in_x0 => register0_q_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => relational5_op_net_x0
  );
  pulse_ext2 : entity work.test_low_freq_marion2018_up_pulse_ext2 
  port map (
    in_x0 => register0_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => relational5_op_net
  );
  snap_adc : entity work.test_low_freq_marion2018_up_snap_adc 
  port map (
    test_low_freq_marion2018_up_snap_adc_a1 => test_low_freq_marion2018_up_snap_adc_a1_net,
    test_low_freq_marion2018_up_snap_adc_a2 => test_low_freq_marion2018_up_snap_adc_a2_net,
    test_low_freq_marion2018_up_snap_adc_a3 => test_low_freq_marion2018_up_snap_adc_a3_net,
    test_low_freq_marion2018_up_snap_adc_a4 => test_low_freq_marion2018_up_snap_adc_a4_net
  );
  sync_cnt : entity work.test_low_freq_marion2018_up_sync_cnt 
  port map (
    out_reg => delay21_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    test_low_freq_marion2018_up_sync_cnt_user_data_in => cast_gw_dout_net
  );
  sync_gen1 : entity work.test_low_freq_marion2018_up_sync_gen1 
  port map (
    test_low_freq_marion2018_up_sync_gen1_sync_user_data_out => test_low_freq_marion2018_up_sync_gen1_sync_user_data_out_net,
    test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out => test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out_net,
    test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out => test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sync_out => edge_op_y_net
  );
  vacc0 : entity work.test_low_freq_marion2018_up_vacc0 
  port map (
    new_acc => relational5_op_net_x5,
    din => delay2_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => single_port_ram_data_out_net_x2,
    valid => relational5_op_net_x4
  );
  vacc1 : entity work.test_low_freq_marion2018_up_vacc1 
  port map (
    new_acc => relational5_op_net_x5,
    din => delay3_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => single_port_ram_data_out_net_x1,
    valid => relational5_op_net_x3
  );
  vacc2 : entity work.test_low_freq_marion2018_up_vacc2 
  port map (
    new_acc => relational5_op_net_x5,
    din => delay4_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => single_port_ram_data_out_net_x0,
    valid => relational5_op_net_x2
  );
  vacc3 : entity work.test_low_freq_marion2018_up_vacc3 
  port map (
    new_acc => relational5_op_net_x5,
    din => delay5_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => single_port_ram_data_out_net,
    valid => relational5_op_net_x1
  );
  delay1 : entity work.sysgen_delay_6368716b6f 
  port map (
    clr => '0',
    d => acc_cntr_op_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net_x0
  );
  delay2 : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => power_adder_s_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay2_q_net
  );
  delay21 : entity work.sysgen_delay_6368716b6f 
  port map (
    clr => '0',
    d => sync_cntr_op_net,
    clk => clk_net,
    ce => ce_net,
    q => delay21_q_net
  );
  delay28 : entity work.sysgen_delay_0c3ed39e54 
  port map (
    clr => '0',
    d => relational5_op_net_x5,
    clk => clk_net,
    ce => ce_net,
    q => delay28_q_net
  );
  delay3 : entity work.sysgen_delay_5621430417 
  port map (
    clr => '0',
    d => power_adder_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay3_q_net
  );
  delay4 : entity work.sysgen_delay_bfa7a413dc 
  port map (
    clr => '0',
    d => force_re_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay4_q_net
  );
  delay5 : entity work.sysgen_delay_bfa7a413dc 
  port map (
    clr => '0',
    d => force_im_output_port_net,
    clk => clk_net,
    ce => ce_net,
    q => delay5_q_net
  );
  delay6 : entity work.sysgen_delay_f912b92d93 
  port map (
    clr => '0',
    d => post_sync_delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay6_q_net
  );
  reinterpret1 : entity work.sysgen_reinterpret_af5b6c4ef8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => single_port_ram_data_out_net_x1,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity work.sysgen_reinterpret_e4c55bc9cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => single_port_ram_data_out_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity work.sysgen_reinterpret_e4c55bc9cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => single_port_ram_data_out_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity work.sysgen_reinterpret_af5b6c4ef8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => single_port_ram_data_out_net_x2,
    output_port => reinterpret4_output_port_net
  );
  slice2 : entity work.test_low_freq_marion2018_up_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 32,
    y_width => 1
  )
  port map (
    x => register1_q_net,
    y => slice2_y_net
  );
  acc_cntr : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 32
  )
  port map (
    clr => '0',
    rst => slice2_y_net,
    en => delay28_q_net,
    clk => clk_net,
    ce => ce_net,
    op => acc_cntr_op_net
  );
  spect_cnt : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i1",
    op_arith => xlUnsigned,
    op_width => 11
  )
  port map (
    clr => '0',
    rst => relational5_op_net_x5,
    en => relational5_op_net_x4,
    clk => clk_net,
    ce => ce_net,
    op => spect_cnt_op_net
  );
  sync_cntr : entity work.test_low_freq_marion2018_up_xlcounter_free 
  generic map (
    core_name0 => "test_low_freq_marion2018_up_c_counter_binary_v12_0_i0",
    op_arith => xlUnsigned,
    op_width => 32
  )
  port map (
    clr => '0',
    rst => slice2_y_net,
    en => register0_q_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => sync_cntr_op_net
  );
end structural;
-- Generated from Simulink block 
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up_default_clock_driver is
  port (
    test_low_freq_marion2018_up_sysclk : in std_logic;
    test_low_freq_marion2018_up_sysce : in std_logic;
    test_low_freq_marion2018_up_sysclr : in std_logic;
    test_low_freq_marion2018_up_clk1 : out std_logic;
    test_low_freq_marion2018_up_ce1 : out std_logic
  );
end test_low_freq_marion2018_up_default_clock_driver;
architecture structural of test_low_freq_marion2018_up_default_clock_driver is 
begin
  clockdriver : entity work.xlclockdriver 
  generic map (
    period => 1,
    log_2_period => 1
  )
  port map (
    sysclk => test_low_freq_marion2018_up_sysclk,
    sysce => test_low_freq_marion2018_up_sysce,
    sysclr => test_low_freq_marion2018_up_sysclr,
    clk => test_low_freq_marion2018_up_clk1,
    ce => test_low_freq_marion2018_up_ce1
  );
end structural;
-- Generated from Simulink block 
library IEEE;
use IEEE.std_logic_1164.all;
library work;
use work.conv_pkg.all;
entity test_low_freq_marion2018_up is
  port (
    test_low_freq_marion2018_up_a_imaginary_data_out : in std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_a_pol0_data_out : in std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_a_pol1_data_out : in std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_a_real_data_out : in std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_acc_len_user_data_out : in std_logic_vector( 32-1 downto 0 );
    test_low_freq_marion2018_up_cnt_rst_user_data_out : in std_logic_vector( 32-1 downto 0 );
    test_low_freq_marion2018_up_fft_shift_user_data_out : in std_logic_vector( 32-1 downto 0 );
    test_low_freq_marion2018_up_gain_user_data_out : in std_logic_vector( 32-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_a1 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_a2 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_a3 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_a4 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_b1 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_b2 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_b3 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_b4 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_c1 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_c2 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_c3 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_snap_adc_c4 : in std_logic_vector( 8-1 downto 0 );
    test_low_freq_marion2018_up_sync_gen1_sync_user_data_out : in std_logic_vector( 32-1 downto 0 );
    test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out : in std_logic_vector( 32-1 downto 0 );
    test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out : in std_logic_vector( 32-1 downto 0 );
    clk : in std_logic;
    test_low_freq_marion2018_up_a_imaginary_addr : out std_logic_vector( 10-1 downto 0 );
    test_low_freq_marion2018_up_a_imaginary_data_in : out std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_a_imaginary_we : out std_logic_vector( 1-1 downto 0 );
    test_low_freq_marion2018_up_a_pol0_addr : out std_logic_vector( 10-1 downto 0 );
    test_low_freq_marion2018_up_a_pol0_data_in : out std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_a_pol0_we : out std_logic_vector( 1-1 downto 0 );
    test_low_freq_marion2018_up_a_pol1_addr : out std_logic_vector( 10-1 downto 0 );
    test_low_freq_marion2018_up_a_pol1_data_in : out std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_a_pol1_we : out std_logic_vector( 1-1 downto 0 );
    test_low_freq_marion2018_up_a_real_addr : out std_logic_vector( 10-1 downto 0 );
    test_low_freq_marion2018_up_a_real_data_in : out std_logic_vector( 64-1 downto 0 );
    test_low_freq_marion2018_up_a_real_we : out std_logic_vector( 1-1 downto 0 );
    test_low_freq_marion2018_up_acc_cnt_user_data_in : out std_logic_vector( 32-1 downto 0 );
    test_low_freq_marion2018_up_led0_sync_gateway : out std_logic_vector( 1-1 downto 0 );
    test_low_freq_marion2018_up_led1_new_acc_gateway : out std_logic_vector( 1-1 downto 0 );
    test_low_freq_marion2018_up_sync_cnt_user_data_in : out std_logic_vector( 32-1 downto 0 )
  );
end test_low_freq_marion2018_up;
architecture structural of test_low_freq_marion2018_up is 
  attribute core_generation_info : string;
  attribute core_generation_info of structural : architecture is "test_low_freq_marion2018_up,sysgen_core_2016_4,{,compilation=HDL Netlist,block_icon_display=Default,family=kintex7,part=xc7k160t,speed=-2,package=ffg676,synthesis_language=vhdl,hdl_library=work,synthesis_strategy=Vivado Synthesis Defaults,implementation_strategy=Vivado Implementation Defaults,testbench=0,interface_doc=0,ce_clr=0,clock_period=4,system_simulink_period=1,waveform_viewer=0,axilite_interface=0,ip_catalog_plugin=0,hwcosim_burst_mode=0,simulation_time=15000,addsub=270,assert=10,concat=486,constant=496,convert=128,counter=87,delay=624,dpram=7,inv=170,logical=365,mult=76,mux=142,negate=21,register=18,reinterpret=2525,relational=66,scale=68,shift=1,slice=1574,spram=34,sprom=20,}";
  signal clk_1_net : std_logic;
  signal ce_1_net : std_logic;
begin
  test_low_freq_marion2018_up_default_clock_driver : entity work.test_low_freq_marion2018_up_default_clock_driver 
  port map (
    test_low_freq_marion2018_up_sysclk => clk,
    test_low_freq_marion2018_up_sysce => '1',
    test_low_freq_marion2018_up_sysclr => '0',
    test_low_freq_marion2018_up_clk1 => clk_1_net,
    test_low_freq_marion2018_up_ce1 => ce_1_net
  );
  test_low_freq_marion2018_up_struct : entity work.test_low_freq_marion2018_up_struct 
  port map (
    test_low_freq_marion2018_up_a_imaginary_data_out => test_low_freq_marion2018_up_a_imaginary_data_out,
    test_low_freq_marion2018_up_a_pol0_data_out => test_low_freq_marion2018_up_a_pol0_data_out,
    test_low_freq_marion2018_up_a_pol1_data_out => test_low_freq_marion2018_up_a_pol1_data_out,
    test_low_freq_marion2018_up_a_real_data_out => test_low_freq_marion2018_up_a_real_data_out,
    test_low_freq_marion2018_up_acc_len_user_data_out => test_low_freq_marion2018_up_acc_len_user_data_out,
    test_low_freq_marion2018_up_cnt_rst_user_data_out => test_low_freq_marion2018_up_cnt_rst_user_data_out,
    test_low_freq_marion2018_up_fft_shift_user_data_out => test_low_freq_marion2018_up_fft_shift_user_data_out,
    test_low_freq_marion2018_up_gain_user_data_out => test_low_freq_marion2018_up_gain_user_data_out,
    test_low_freq_marion2018_up_snap_adc_a1 => test_low_freq_marion2018_up_snap_adc_a1,
    test_low_freq_marion2018_up_snap_adc_a2 => test_low_freq_marion2018_up_snap_adc_a2,
    test_low_freq_marion2018_up_snap_adc_a3 => test_low_freq_marion2018_up_snap_adc_a3,
    test_low_freq_marion2018_up_snap_adc_a4 => test_low_freq_marion2018_up_snap_adc_a4,
    test_low_freq_marion2018_up_snap_adc_b1 => test_low_freq_marion2018_up_snap_adc_b1,
    test_low_freq_marion2018_up_snap_adc_b2 => test_low_freq_marion2018_up_snap_adc_b2,
    test_low_freq_marion2018_up_snap_adc_b3 => test_low_freq_marion2018_up_snap_adc_b3,
    test_low_freq_marion2018_up_snap_adc_b4 => test_low_freq_marion2018_up_snap_adc_b4,
    test_low_freq_marion2018_up_snap_adc_c1 => test_low_freq_marion2018_up_snap_adc_c1,
    test_low_freq_marion2018_up_snap_adc_c2 => test_low_freq_marion2018_up_snap_adc_c2,
    test_low_freq_marion2018_up_snap_adc_c3 => test_low_freq_marion2018_up_snap_adc_c3,
    test_low_freq_marion2018_up_snap_adc_c4 => test_low_freq_marion2018_up_snap_adc_c4,
    test_low_freq_marion2018_up_sync_gen1_sync_user_data_out => test_low_freq_marion2018_up_sync_gen1_sync_user_data_out,
    test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out => test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out,
    test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out => test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out,
    clk_1 => clk_1_net,
    ce_1 => ce_1_net,
    test_low_freq_marion2018_up_a_imaginary_addr => test_low_freq_marion2018_up_a_imaginary_addr,
    test_low_freq_marion2018_up_a_imaginary_data_in => test_low_freq_marion2018_up_a_imaginary_data_in,
    test_low_freq_marion2018_up_a_imaginary_we => test_low_freq_marion2018_up_a_imaginary_we,
    test_low_freq_marion2018_up_a_pol0_addr => test_low_freq_marion2018_up_a_pol0_addr,
    test_low_freq_marion2018_up_a_pol0_data_in => test_low_freq_marion2018_up_a_pol0_data_in,
    test_low_freq_marion2018_up_a_pol0_we => test_low_freq_marion2018_up_a_pol0_we,
    test_low_freq_marion2018_up_a_pol1_addr => test_low_freq_marion2018_up_a_pol1_addr,
    test_low_freq_marion2018_up_a_pol1_data_in => test_low_freq_marion2018_up_a_pol1_data_in,
    test_low_freq_marion2018_up_a_pol1_we => test_low_freq_marion2018_up_a_pol1_we,
    test_low_freq_marion2018_up_a_real_addr => test_low_freq_marion2018_up_a_real_addr,
    test_low_freq_marion2018_up_a_real_data_in => test_low_freq_marion2018_up_a_real_data_in,
    test_low_freq_marion2018_up_a_real_we => test_low_freq_marion2018_up_a_real_we,
    test_low_freq_marion2018_up_acc_cnt_user_data_in => test_low_freq_marion2018_up_acc_cnt_user_data_in,
    test_low_freq_marion2018_up_led0_sync_gateway => test_low_freq_marion2018_up_led0_sync_gateway,
    test_low_freq_marion2018_up_led1_new_acc_gateway => test_low_freq_marion2018_up_led1_new_acc_gateway,
    test_low_freq_marion2018_up_sync_cnt_user_data_in => test_low_freq_marion2018_up_sync_cnt_user_data_in
  );
end structural;
