#-----------------------------------------------------------
# Webtalk v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul 14 12:35:40 2021
# Process ID: 7400
# Current directory: C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl
# Command line: wbtcv.exe -mode batch -source C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/xsim.dir/hopfield_vitis/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/webtalk.log
# Journal file: C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl\webtalk.jou
#-----------------------------------------------------------
source C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/xsim.dir/hopfield_vitis/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/xsim.dir/hopfield_vitis/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jul 14 12:35:45 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 109.715 ; gain = 17.559
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 14 12:35:45 2021...
