{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699435051071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699435051071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 14:47:31 2023 " "Processing started: Wed Nov 08 14:47:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699435051071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699435051071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register6bit -c Register6bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register6bit -c Register6bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699435051071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699435051259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699435051259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699435056429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Struct " "Found design unit 1: Testbench-Struct" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Testbench.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Testbench.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699435056429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register6bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register6bit-BHV_R " "Found design unit 1: Register6bit-BHV_R" {  } { { "Register6bit.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Register6bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register6bit " "Found entity 1: Register6bit" {  } { { "Register6bit.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Register6bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699435056429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "j_kff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file j_kff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 J_KFF-BHV " "Found design unit 1: J_KFF-BHV" {  } { { "J_KFF.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/J_KFF.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056445 ""} { "Info" "ISGN_ENTITY_NAME" "1 J_KFF " "Found entity 1: J_KFF" {  } { { "J_KFF.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/J_KFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699435056445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_jk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_jk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_JK-BHV " "Found design unit 1: DFF_JK-BHV" {  } { { "DFF_JK.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/DFF_JK.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056445 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_JK " "Found entity 1: DFF_JK" {  } { { "DFF_JK.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/DFF_JK.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699435056445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699435056445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register6bit " "Elaborating entity \"Register6bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699435056461 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_OUT_BAR Register6bit.vhd(16) " "Verilog HDL or VHDL warning at Register6bit.vhd(16): object \"D_OUT_BAR\" assigned a value but never read" {  } { { "Register6bit.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Register6bit.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699435056461 "|Register6bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_JK DFF_JK:\\GNN:0:DFF_R " "Elaborating entity \"DFF_JK\" for hierarchy \"DFF_JK:\\GNN:0:DFF_R\"" {  } { { "Register6bit.vhd" "\\GNN:0:DFF_R" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/Register6bit.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699435056492 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RBAR DFF_JK.vhd(15) " "Verilog HDL or VHDL warning at DFF_JK.vhd(15): object \"RBAR\" assigned a value but never read" {  } { { "DFF_JK.vhd" "" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/DFF_JK.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699435056492 "|Register6bit|DFF_JK:GNN:0:DFF_R"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER DFF_JK:\\GNN:0:DFF_R\|INVERTER:INV1 " "Elaborating entity \"INVERTER\" for hierarchy \"DFF_JK:\\GNN:0:DFF_R\|INVERTER:INV1\"" {  } { { "DFF_JK.vhd" "INV1" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/DFF_JK.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699435056492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "J_KFF DFF_JK:\\GNN:0:DFF_R\|J_KFF:JKFF_2 " "Elaborating entity \"J_KFF\" for hierarchy \"DFF_JK:\\GNN:0:DFF_R\|J_KFF:JKFF_2\"" {  } { { "DFF_JK.vhd" "JKFF_2" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/DFF_JK.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699435056492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 DFF_JK:\\GNN:0:DFF_R\|AND_2:AND1 " "Elaborating entity \"AND_2\" for hierarchy \"DFF_JK:\\GNN:0:DFF_R\|AND_2:AND1\"" {  } { { "DFF_JK.vhd" "AND1" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/DFF_JK.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699435056492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 DFF_JK:\\GNN:0:DFF_R\|OR_2:OR1 " "Elaborating entity \"OR_2\" for hierarchy \"DFF_JK:\\GNN:0:DFF_R\|OR_2:OR1\"" {  } { { "DFF_JK.vhd" "OR1" { Text "C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/Register6bit/DFF_JK.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699435056507 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699435056851 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699435057179 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699435057179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699435057304 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699435057304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699435057304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699435057304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699435057320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 14:47:37 2023 " "Processing ended: Wed Nov 08 14:47:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699435057320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699435057320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699435057320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699435057320 ""}
