Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date              : Tue Dec  2 22:34:30 2025
| Host              : Ubuntu running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file TopLevelModule_timing_summary_routed.rpt -pb TopLevelModule_timing_summary_routed.pb -rpx TopLevelModule_timing_summary_routed.rpx -warn_on_violation
| Design            : TopLevelModule
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.100        0.000                      0                 2108        0.022        0.000                      0                 2108        3.500        0.000                       0                   856  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            6.100        0.000                      0                 2108        0.022        0.000                      0                 2108        3.500        0.000                       0                   856  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 1.674ns (44.661%)  route 2.074ns (55.339%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.109ns = ( 12.109 - 10.000 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.045ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.955ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.080     2.347    <hidden>
    SLICE_X0Y88          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.462 f  <hidden>
                         net (fo=12, routed)          0.502     2.965    <hidden>
    SLICE_X2Y85          LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.199     3.164 f  <hidden>
                         net (fo=2, routed)           0.235     3.398    <hidden>
    SLICE_X2Y85          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     3.550 r  <hidden>
                         net (fo=4, routed)           0.278     3.828    <hidden>
    SLICE_X1Y85          LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     3.884 r  <hidden>
                         net (fo=1, routed)           0.029     3.913    <hidden>
    SLICE_X1Y85          CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.286     4.199 r  <hidden>
                         net (fo=1, routed)           0.171     4.370    <hidden>
    SLICE_X1Y84          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.593 r  <hidden>
                         net (fo=1, routed)           0.141     4.734    <hidden>
    SLICE_X2Y84          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     4.958 r  <hidden>
                         net (fo=1, routed)           0.176     5.134    <hidden>
    SLICE_X1Y87          LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.151     5.285 r  <hidden>
                         net (fo=1, routed)           0.157     5.442    <hidden>
    SLICE_X0Y86          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.524 r  <hidden>
                         net (fo=16, routed)          0.291     5.814    <hidden>
    SLICE_X2Y85          LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     6.000 r  <hidden>
                         net (fo=1, routed)           0.095     6.095    <hidden>
    SLICE_X2Y85          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.893    12.109    <hidden>
    SLICE_X2Y85          FDRE                                         r  <hidden>
                         clock pessimism              0.173    12.282    
                         clock uncertainty           -0.130    12.152    
    SLICE_X2Y85          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    12.195    <hidden>
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.625ns (43.579%)  route 2.104ns (56.421%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 12.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.045ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.887ns (routing 0.955ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.080     2.347    <hidden>
    SLICE_X0Y88          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.462 f  <hidden>
                         net (fo=12, routed)          0.502     2.965    <hidden>
    SLICE_X2Y85          LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.199     3.164 f  <hidden>
                         net (fo=2, routed)           0.235     3.398    <hidden>
    SLICE_X2Y85          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     3.550 r  <hidden>
                         net (fo=4, routed)           0.278     3.828    <hidden>
    SLICE_X1Y85          LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     3.884 r  <hidden>
                         net (fo=1, routed)           0.029     3.913    <hidden>
    SLICE_X1Y85          CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.286     4.199 r  <hidden>
                         net (fo=1, routed)           0.171     4.370    <hidden>
    SLICE_X1Y84          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.593 r  <hidden>
                         net (fo=1, routed)           0.141     4.734    <hidden>
    SLICE_X2Y84          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     4.958 r  <hidden>
                         net (fo=1, routed)           0.176     5.134    <hidden>
    SLICE_X1Y87          LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.151     5.285 r  <hidden>
                         net (fo=1, routed)           0.157     5.442    <hidden>
    SLICE_X0Y86          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.524 r  <hidden>
                         net (fo=16, routed)          0.335     5.859    <hidden>
    SLICE_X2Y84          LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     5.996 r  <hidden>
                         net (fo=1, routed)           0.080     6.076    <hidden>
    SLICE_X2Y84          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.887    12.103    <hidden>
    SLICE_X2Y84          FDRE                                         r  <hidden>
                         clock pessimism              0.173    12.277    
                         clock uncertainty           -0.130    12.147    
    SLICE_X2Y84          FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    12.190    <hidden>
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.570ns (42.801%)  route 2.098ns (57.199%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 12.091 - 10.000 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.045ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.955ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.080     2.347    <hidden>
    SLICE_X0Y88          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.462 f  <hidden>
                         net (fo=12, routed)          0.502     2.965    <hidden>
    SLICE_X2Y85          LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.199     3.164 f  <hidden>
                         net (fo=2, routed)           0.235     3.398    <hidden>
    SLICE_X2Y85          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     3.550 r  <hidden>
                         net (fo=4, routed)           0.278     3.828    <hidden>
    SLICE_X1Y85          LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     3.884 r  <hidden>
                         net (fo=1, routed)           0.029     3.913    <hidden>
    SLICE_X1Y85          CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.286     4.199 r  <hidden>
                         net (fo=1, routed)           0.171     4.370    <hidden>
    SLICE_X1Y84          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.593 r  <hidden>
                         net (fo=1, routed)           0.141     4.734    <hidden>
    SLICE_X2Y84          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     4.958 r  <hidden>
                         net (fo=1, routed)           0.176     5.134    <hidden>
    SLICE_X1Y87          LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.151     5.285 r  <hidden>
                         net (fo=1, routed)           0.157     5.442    <hidden>
    SLICE_X0Y86          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.524 r  <hidden>
                         net (fo=16, routed)          0.329     5.852    <hidden>
    SLICE_X1Y84          LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.082     5.934 r  <hidden>
                         net (fo=1, routed)           0.081     6.015    <hidden>
    SLICE_X1Y84          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.875    12.091    <hidden>
    SLICE_X1Y84          FDRE                                         r  <hidden>
                         clock pessimism              0.173    12.264    
                         clock uncertainty           -0.130    12.135    
    SLICE_X1Y84          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    12.178    <hidden>
  -------------------------------------------------------------------
                         required time                         12.178    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 1.677ns (45.637%)  route 1.998ns (54.363%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.107ns = ( 12.107 - 10.000 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.045ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.955ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.080     2.347    <hidden>
    SLICE_X0Y88          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.462 f  <hidden>
                         net (fo=12, routed)          0.502     2.965    <hidden>
    SLICE_X2Y85          LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.199     3.164 f  <hidden>
                         net (fo=2, routed)           0.235     3.398    <hidden>
    SLICE_X2Y85          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     3.550 r  <hidden>
                         net (fo=4, routed)           0.278     3.828    <hidden>
    SLICE_X1Y85          LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     3.884 r  <hidden>
                         net (fo=1, routed)           0.029     3.913    <hidden>
    SLICE_X1Y85          CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.286     4.199 r  <hidden>
                         net (fo=1, routed)           0.171     4.370    <hidden>
    SLICE_X1Y84          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.593 r  <hidden>
                         net (fo=1, routed)           0.141     4.734    <hidden>
    SLICE_X2Y84          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     4.958 r  <hidden>
                         net (fo=1, routed)           0.176     5.134    <hidden>
    SLICE_X1Y87          LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.151     5.285 r  <hidden>
                         net (fo=1, routed)           0.157     5.442    <hidden>
    SLICE_X0Y86          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.524 r  <hidden>
                         net (fo=16, routed)          0.236     5.760    <hidden>
    SLICE_X2Y86          LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.189     5.949 r  <hidden>
                         net (fo=1, routed)           0.073     6.022    <hidden>
    SLICE_X2Y86          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.891    12.107    <hidden>
    SLICE_X2Y86          FDRE                                         r  <hidden>
                         clock pessimism              0.173    12.280    
                         clock uncertainty           -0.130    12.150    
    SLICE_X2Y86          FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    12.194    <hidden>
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.676ns (45.735%)  route 1.989ns (54.265%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns = ( 12.098 - 10.000 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.045ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.955ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.080     2.347    <hidden>
    SLICE_X0Y88          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.462 f  <hidden>
                         net (fo=12, routed)          0.502     2.965    <hidden>
    SLICE_X2Y85          LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.199     3.164 f  <hidden>
                         net (fo=2, routed)           0.235     3.398    <hidden>
    SLICE_X2Y85          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     3.550 r  <hidden>
                         net (fo=4, routed)           0.278     3.828    <hidden>
    SLICE_X1Y85          LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     3.884 r  <hidden>
                         net (fo=1, routed)           0.029     3.913    <hidden>
    SLICE_X1Y85          CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.286     4.199 r  <hidden>
                         net (fo=1, routed)           0.171     4.370    <hidden>
    SLICE_X1Y84          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.593 r  <hidden>
                         net (fo=1, routed)           0.141     4.734    <hidden>
    SLICE_X2Y84          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     4.958 r  <hidden>
                         net (fo=1, routed)           0.176     5.134    <hidden>
    SLICE_X1Y87          LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.151     5.285 r  <hidden>
                         net (fo=1, routed)           0.157     5.442    <hidden>
    SLICE_X0Y86          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.524 r  <hidden>
                         net (fo=16, routed)          0.233     5.757    <hidden>
    SLICE_X3Y86          LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.188     5.945 r  <hidden>
                         net (fo=1, routed)           0.067     6.012    <hidden>
    SLICE_X3Y86          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.882    12.098    <hidden>
    SLICE_X3Y86          FDRE                                         r  <hidden>
                         clock pessimism              0.173    12.271    
                         clock uncertainty           -0.130    12.141    
    SLICE_X3Y86          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    12.185    <hidden>
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 1.624ns (44.376%)  route 2.036ns (55.624%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 12.094 - 10.000 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.045ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.955ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.080     2.347    <hidden>
    SLICE_X0Y88          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.462 f  <hidden>
                         net (fo=12, routed)          0.502     2.965    <hidden>
    SLICE_X2Y85          LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.199     3.164 f  <hidden>
                         net (fo=2, routed)           0.235     3.398    <hidden>
    SLICE_X2Y85          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     3.550 r  <hidden>
                         net (fo=4, routed)           0.278     3.828    <hidden>
    SLICE_X1Y85          LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     3.884 r  <hidden>
                         net (fo=1, routed)           0.029     3.913    <hidden>
    SLICE_X1Y85          CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.286     4.199 r  <hidden>
                         net (fo=1, routed)           0.171     4.370    <hidden>
    SLICE_X1Y84          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.593 r  <hidden>
                         net (fo=1, routed)           0.141     4.734    <hidden>
    SLICE_X2Y84          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     4.958 r  <hidden>
                         net (fo=1, routed)           0.176     5.134    <hidden>
    SLICE_X1Y87          LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.151     5.285 r  <hidden>
                         net (fo=1, routed)           0.157     5.442    <hidden>
    SLICE_X0Y86          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.524 r  <hidden>
                         net (fo=16, routed)          0.280     5.804    <hidden>
    SLICE_X3Y84          LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.136     5.940 r  <hidden>
                         net (fo=1, routed)           0.067     6.007    <hidden>
    SLICE_X3Y84          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.878    12.094    <hidden>
    SLICE_X3Y84          FDRE                                         r  <hidden>
                         clock pessimism              0.173    12.268    
                         clock uncertainty           -0.130    12.138    
    SLICE_X3Y84          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    12.182    <hidden>
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 1.568ns (43.145%)  route 2.066ns (56.855%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns = ( 12.098 - 10.000 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.045ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.955ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.080     2.347    <hidden>
    SLICE_X0Y88          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.462 f  <hidden>
                         net (fo=12, routed)          0.502     2.965    <hidden>
    SLICE_X2Y85          LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.199     3.164 f  <hidden>
                         net (fo=2, routed)           0.235     3.398    <hidden>
    SLICE_X2Y85          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     3.550 r  <hidden>
                         net (fo=4, routed)           0.278     3.828    <hidden>
    SLICE_X1Y85          LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     3.884 r  <hidden>
                         net (fo=1, routed)           0.029     3.913    <hidden>
    SLICE_X1Y85          CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.286     4.199 r  <hidden>
                         net (fo=1, routed)           0.171     4.370    <hidden>
    SLICE_X1Y84          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.593 r  <hidden>
                         net (fo=1, routed)           0.141     4.734    <hidden>
    SLICE_X2Y84          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     4.958 r  <hidden>
                         net (fo=1, routed)           0.176     5.134    <hidden>
    SLICE_X1Y87          LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.151     5.285 r  <hidden>
                         net (fo=1, routed)           0.157     5.442    <hidden>
    SLICE_X0Y86          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.524 r  <hidden>
                         net (fo=16, routed)          0.282     5.805    <hidden>
    SLICE_X2Y88          LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.080     5.885 r  <hidden>
                         net (fo=1, routed)           0.096     5.981    <hidden>
    SLICE_X2Y88          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.882    12.098    <hidden>
    SLICE_X2Y88          FDRE                                         r  <hidden>
                         clock pessimism              0.173    12.272    
                         clock uncertainty           -0.130    12.142    
    SLICE_X2Y88          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    12.185    <hidden>
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.568ns (43.277%)  route 2.055ns (56.723%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 12.091 - 10.000 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.045ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.955ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.080     2.347    <hidden>
    SLICE_X0Y88          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.462 f  <hidden>
                         net (fo=12, routed)          0.502     2.965    <hidden>
    SLICE_X2Y85          LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.199     3.164 f  <hidden>
                         net (fo=2, routed)           0.235     3.398    <hidden>
    SLICE_X2Y85          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     3.550 r  <hidden>
                         net (fo=4, routed)           0.278     3.828    <hidden>
    SLICE_X1Y85          LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     3.884 r  <hidden>
                         net (fo=1, routed)           0.029     3.913    <hidden>
    SLICE_X1Y85          CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.286     4.199 r  <hidden>
                         net (fo=1, routed)           0.171     4.370    <hidden>
    SLICE_X1Y84          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.593 r  <hidden>
                         net (fo=1, routed)           0.141     4.734    <hidden>
    SLICE_X2Y84          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     4.958 r  <hidden>
                         net (fo=1, routed)           0.176     5.134    <hidden>
    SLICE_X1Y87          LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.151     5.285 r  <hidden>
                         net (fo=1, routed)           0.157     5.442    <hidden>
    SLICE_X0Y86          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.524 r  <hidden>
                         net (fo=16, routed)          0.271     5.794    <hidden>
    SLICE_X1Y84          LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.080     5.874 r  <hidden>
                         net (fo=1, routed)           0.096     5.970    <hidden>
    SLICE_X1Y84          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.875    12.091    <hidden>
    SLICE_X1Y84          FDRE                                         r  <hidden>
                         clock pessimism              0.173    12.264    
                         clock uncertainty           -0.130    12.135    
    SLICE_X1Y84          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    12.178    <hidden>
  -------------------------------------------------------------------
                         required time                         12.178    
                         arrival time                          -5.970    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.568ns (43.138%)  route 2.067ns (56.862%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 12.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.045ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.887ns (routing 0.955ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.080     2.347    <hidden>
    SLICE_X0Y88          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.462 f  <hidden>
                         net (fo=12, routed)          0.502     2.965    <hidden>
    SLICE_X2Y85          LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.199     3.164 f  <hidden>
                         net (fo=2, routed)           0.235     3.398    <hidden>
    SLICE_X2Y85          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     3.550 r  <hidden>
                         net (fo=4, routed)           0.278     3.828    <hidden>
    SLICE_X1Y85          LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     3.884 r  <hidden>
                         net (fo=1, routed)           0.029     3.913    <hidden>
    SLICE_X1Y85          CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.286     4.199 r  <hidden>
                         net (fo=1, routed)           0.171     4.370    <hidden>
    SLICE_X1Y84          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.593 r  <hidden>
                         net (fo=1, routed)           0.141     4.734    <hidden>
    SLICE_X2Y84          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     4.958 r  <hidden>
                         net (fo=1, routed)           0.176     5.134    <hidden>
    SLICE_X1Y87          LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.151     5.285 r  <hidden>
                         net (fo=1, routed)           0.157     5.442    <hidden>
    SLICE_X0Y86          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.524 r  <hidden>
                         net (fo=16, routed)          0.282     5.806    <hidden>
    SLICE_X2Y84          LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.080     5.886 r  <hidden>
                         net (fo=1, routed)           0.096     5.982    <hidden>
    SLICE_X2Y84          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.887    12.103    <hidden>
    SLICE_X2Y84          FDRE                                         r  <hidden>
                         clock pessimism              0.173    12.277    
                         clock uncertainty           -0.130    12.147    
    SLICE_X2Y84          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    12.190    <hidden>
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 1.569ns (43.503%)  route 2.038ns (56.497%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 12.094 - 10.000 ) 
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.080ns (routing 1.045ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.955ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.080     2.347    <hidden>
    SLICE_X0Y88          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.462 f  <hidden>
                         net (fo=12, routed)          0.502     2.965    <hidden>
    SLICE_X2Y85          LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.199     3.164 f  <hidden>
                         net (fo=2, routed)           0.235     3.398    <hidden>
    SLICE_X2Y85          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.152     3.550 r  <hidden>
                         net (fo=4, routed)           0.278     3.828    <hidden>
    SLICE_X1Y85          LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     3.884 r  <hidden>
                         net (fo=1, routed)           0.029     3.913    <hidden>
    SLICE_X1Y85          CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.286     4.199 r  <hidden>
                         net (fo=1, routed)           0.171     4.370    <hidden>
    SLICE_X1Y84          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.593 r  <hidden>
                         net (fo=1, routed)           0.141     4.734    <hidden>
    SLICE_X2Y84          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     4.958 r  <hidden>
                         net (fo=1, routed)           0.176     5.134    <hidden>
    SLICE_X1Y87          LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.151     5.285 r  <hidden>
                         net (fo=1, routed)           0.157     5.442    <hidden>
    SLICE_X0Y86          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.524 r  <hidden>
                         net (fo=16, routed)          0.280     5.804    <hidden>
    SLICE_X3Y84          LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.081     5.885 r  <hidden>
                         net (fo=1, routed)           0.069     5.954    <hidden>
    SLICE_X3Y84          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.878    12.094    <hidden>
    SLICE_X3Y84          FDRE                                         r  <hidden>
                         clock pessimism              0.173    12.268    
                         clock uncertainty           -0.130    12.138    
    SLICE_X3Y84          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    12.182    <hidden>
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  6.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.112ns (50.609%)  route 0.109ns (49.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.864ns (routing 0.955ns, distribution 0.909ns)
  Clock Net Delay (Destination): 2.084ns (routing 1.045ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.864     2.080    <hidden>
    SLICE_X0Y92          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     2.192 r  <hidden>
                         net (fo=2, routed)           0.109     2.301    <hidden>
    SLICE_X1Y92          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.084     2.351    <hidden>
    SLICE_X1Y92          FDRE                                         r  <hidden>
                         clock pessimism             -0.173     2.178    
    SLICE_X1Y92          FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     2.280    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.115ns (53.991%)  route 0.098ns (46.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.882ns (routing 0.955ns, distribution 0.927ns)
  Clock Net Delay (Destination): 2.093ns (routing 1.045ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.882     2.098    <hidden>
    SLICE_X1Y83          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.213 r  <hidden>
                         net (fo=2, routed)           0.098     2.311    <hidden>
    SLICE_X0Y83          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.093     2.360    <hidden>
    SLICE_X0Y83          FDRE                                         r  <hidden>
                         clock pessimism             -0.173     2.187    
    SLICE_X0Y83          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     2.289    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.115ns (51.569%)  route 0.108ns (48.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.874ns (routing 0.955ns, distribution 0.919ns)
  Clock Net Delay (Destination): 2.095ns (routing 1.045ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.874     2.090    <hidden>
    SLICE_X7Y87          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     2.205 r  <hidden>
                         net (fo=1, routed)           0.108     2.313    <hidden>
    SLICE_X6Y87          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.095     2.362    <hidden>
    SLICE_X6Y87          FDRE                                         r  <hidden>
                         clock pessimism             -0.173     2.189    
    SLICE_X6Y87          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     2.290    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.112ns (43.077%)  route 0.148ns (56.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.873ns (routing 0.955ns, distribution 0.918ns)
  Clock Net Delay (Destination): 2.123ns (routing 1.045ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.873     2.089    <hidden>
    SLICE_X0Y100         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     2.201 r  <hidden>
                         net (fo=1, routed)           0.148     2.349    <hidden>
    SLICE_X2Y100         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.123     2.390    <hidden>
    SLICE_X2Y100         FDRE                                         r  <hidden>
                         clock pessimism             -0.173     2.216    
    SLICE_X2Y100         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     2.318    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.112ns (50.450%)  route 0.110ns (49.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.882ns (routing 0.955ns, distribution 0.927ns)
  Clock Net Delay (Destination): 2.087ns (routing 1.045ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.882     2.098    <hidden>
    SLICE_X1Y83          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     2.210 r  <hidden>
                         net (fo=2, routed)           0.110     2.320    <hidden>
    SLICE_X0Y83          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.087     2.354    <hidden>
    SLICE_X0Y83          FDRE                                         r  <hidden>
                         clock pessimism             -0.173     2.181    
    SLICE_X0Y83          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     2.282    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.114ns (48.193%)  route 0.123ns (51.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.882ns (routing 0.955ns, distribution 0.927ns)
  Clock Net Delay (Destination): 2.098ns (routing 1.045ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.882     2.098    <hidden>
    SLICE_X1Y83          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     2.212 r  <hidden>
                         net (fo=2, routed)           0.123     2.335    <hidden>
    SLICE_X2Y83          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.098     2.365    <hidden>
    SLICE_X2Y83          FDRE                                         r  <hidden>
                         clock pessimism             -0.173     2.192    
    SLICE_X2Y83          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     2.294    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.111ns (47.606%)  route 0.122ns (52.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.868ns (routing 0.955ns, distribution 0.913ns)
  Clock Net Delay (Destination): 2.079ns (routing 1.045ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.868     2.084    <hidden>
    SLICE_X1Y93          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.195 r  <hidden>
                         net (fo=2, routed)           0.122     2.317    <hidden>
    SLICE_X0Y94          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.079     2.346    <hidden>
    SLICE_X0Y94          FDRE                                         r  <hidden>
                         clock pessimism             -0.173     2.173    
    SLICE_X0Y94          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     2.275    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.114ns (46.990%)  route 0.129ns (53.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.864ns (routing 0.955ns, distribution 0.909ns)
  Clock Net Delay (Destination): 2.082ns (routing 1.045ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.864     2.080    <hidden>
    SLICE_X0Y92          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     2.194 r  <hidden>
                         net (fo=2, routed)           0.129     2.323    <hidden>
    SLICE_X1Y92          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.082     2.349    <hidden>
    SLICE_X1Y92          FDRE                                         r  <hidden>
                         clock pessimism             -0.173     2.176    
    SLICE_X1Y92          FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.101     2.277    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.112ns (40.143%)  route 0.167ns (59.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.873ns (routing 0.955ns, distribution 0.918ns)
  Clock Net Delay (Destination): 2.123ns (routing 1.045ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.873     2.089    <hidden>
    SLICE_X0Y100         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     2.201 r  <hidden>
                         net (fo=1, routed)           0.167     2.368    <hidden>
    SLICE_X2Y100         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.123     2.390    <hidden>
    SLICE_X2Y100         FDRE                                         r  <hidden>
                         clock pessimism             -0.173     2.216    
    SLICE_X2Y100         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     2.317    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.111ns (45.021%)  route 0.136ns (54.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.882ns (routing 0.955ns, distribution 0.927ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.045ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.882     2.098    <hidden>
    SLICE_X1Y83          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.209 r  <hidden>
                         net (fo=2, routed)           0.136     2.345    <hidden>
    SLICE_X2Y83          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.099     2.366    <hidden>
    SLICE_X2Y83          FDRE                                         r  <hidden>
                         clock pessimism             -0.173     2.193    
    SLICE_X2Y83          FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     2.294    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y102  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y105  starter_kit/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X6Y144  clk_div/counter_reg[0]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X6Y145  clk_div/counter_reg[10]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X6Y145  clk_div/counter_reg[11]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X6Y145  clk_div/counter_reg[12]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X6Y145  clk_div/counter_reg[13]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X6Y145  clk_div/counter_reg[14]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X6Y145  clk_div/counter_reg[15]/C
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y102  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y102  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y105  starter_kit/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y105  starter_kit/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X6Y144  clk_div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X6Y144  clk_div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X6Y145  clk_div/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X6Y145  clk_div/counter_reg[10]/C
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y102  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y102  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y105  starter_kit/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y105  starter_kit/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X6Y144  clk_div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X6Y144  clk_div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X6Y145  clk_div/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X6Y145  clk_div/counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            starter_kit/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.958ns  (logic 0.057ns (2.911%)  route 1.901ns (97.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.879ns (routing 0.955ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.574     1.574    starter_kit/rst_ps8_0_99M/U0/EXT_LPF/ext_reset_in
    SLICE_X5Y105         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     1.631 r  starter_kit/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.327     1.958    starter_kit/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X5Y104         FDRE                                         r  starter_kit/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.879     2.095    starter_kit/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X5Y104         FDRE                                         r  starter_kit/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            starter_kit/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.021ns (2.734%)  route 0.747ns (97.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.248ns (routing 0.623ns, distribution 0.625ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.645     0.645    starter_kit/rst_ps8_0_99M/U0/EXT_LPF/ext_reset_in
    SLICE_X5Y105         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.021     0.666 r  starter_kit/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.102     0.768    starter_kit/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X5Y104         FDRE                                         r  starter_kit/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.248     1.435    starter_kit/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X5Y104         FDRE                                         r  starter_kit/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.993ns  (logic 0.116ns (11.686%)  route 0.877ns (88.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.090ns (routing 1.045ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.955ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.090     2.357    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.473 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.877     3.349    <hidden>
    SLICE_X5Y87          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.882     2.098    <hidden>
    SLICE_X5Y87          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.993ns  (logic 0.116ns (11.686%)  route 0.877ns (88.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.090ns (routing 1.045ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.955ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.090     2.357    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.473 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.877     3.349    <hidden>
    SLICE_X5Y87          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.882     2.098    <hidden>
    SLICE_X5Y87          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.993ns  (logic 0.116ns (11.686%)  route 0.877ns (88.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.090ns (routing 1.045ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.955ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.090     2.357    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.473 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.877     3.349    <hidden>
    SLICE_X5Y87          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.882     2.098    <hidden>
    SLICE_X5Y87          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.116ns (13.157%)  route 0.766ns (86.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.090ns (routing 1.045ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.955ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.090     2.357    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.473 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.766     3.238    <hidden>
    SLICE_X3Y91          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.865     2.081    <hidden>
    SLICE_X3Y91          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.116ns (13.157%)  route 0.766ns (86.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.090ns (routing 1.045ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.955ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.090     2.357    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.473 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.766     3.238    <hidden>
    SLICE_X3Y91          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.865     2.081    <hidden>
    SLICE_X3Y91          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.116ns (13.157%)  route 0.766ns (86.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.090ns (routing 1.045ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.955ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.090     2.357    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.473 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.766     3.238    <hidden>
    SLICE_X3Y91          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.865     2.081    <hidden>
    SLICE_X3Y91          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.826ns  (logic 0.116ns (14.049%)  route 0.710ns (85.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.090ns (routing 1.045ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.955ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.090     2.357    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.473 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.710     3.183    <hidden>
    SLICE_X7Y87          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.874     2.090    <hidden>
    SLICE_X7Y87          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.826ns  (logic 0.116ns (14.049%)  route 0.710ns (85.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.090ns (routing 1.045ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.955ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.090     2.357    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.473 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.710     3.183    <hidden>
    SLICE_X7Y87          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.874     2.090    <hidden>
    SLICE_X7Y87          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.826ns  (logic 0.116ns (14.049%)  route 0.710ns (85.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.090ns (routing 1.045ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.955ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.090     2.357    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.473 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.710     3.183    <hidden>
    SLICE_X7Y87          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.874     2.090    <hidden>
    SLICE_X7Y87          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.823ns  (logic 0.116ns (14.100%)  route 0.707ns (85.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.090ns (routing 1.045ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.955ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.090     2.357    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.473 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.707     3.180    <hidden>
    SLICE_X7Y87          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.874     2.090    <hidden>
    SLICE_X7Y87          FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.083ns (39.629%)  route 0.126ns (60.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.135ns (routing 0.572ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.623ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.135     1.286    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.369 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.126     1.495    <hidden>
    SLICE_X5Y96          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.252     1.439    <hidden>
    SLICE_X5Y96          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.083ns (39.629%)  route 0.126ns (60.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.135ns (routing 0.572ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.623ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.135     1.286    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.369 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.126     1.495    <hidden>
    SLICE_X5Y96          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.252     1.439    <hidden>
    SLICE_X5Y96          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.083ns (39.629%)  route 0.126ns (60.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.135ns (routing 0.572ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.623ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.135     1.286    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.369 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.126     1.495    <hidden>
    SLICE_X5Y96          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.252     1.439    <hidden>
    SLICE_X5Y96          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.083ns (39.034%)  route 0.130ns (60.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.135ns (routing 0.572ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.623ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.135     1.286    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.369 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.130     1.498    <hidden>
    SLICE_X3Y102         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.247     1.434    <hidden>
    SLICE_X3Y102         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.083ns (39.034%)  route 0.130ns (60.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.135ns (routing 0.572ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.623ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.135     1.286    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.369 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.130     1.498    <hidden>
    SLICE_X3Y102         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.247     1.434    <hidden>
    SLICE_X3Y102         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.083ns (39.034%)  route 0.130ns (60.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.135ns (routing 0.572ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.623ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.135     1.286    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.369 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.130     1.498    <hidden>
    SLICE_X3Y102         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.247     1.434    <hidden>
    SLICE_X3Y102         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.083ns (33.740%)  route 0.163ns (66.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.135ns (routing 0.572ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.623ns, distribution 0.609ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.135     1.286    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.369 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.163     1.532    <hidden>
    SLICE_X7Y92          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.232     1.419    <hidden>
    SLICE_X7Y92          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.083ns (33.740%)  route 0.163ns (66.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.135ns (routing 0.572ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.623ns, distribution 0.609ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.135     1.286    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.369 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.163     1.532    <hidden>
    SLICE_X7Y92          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.232     1.419    <hidden>
    SLICE_X7Y92          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.083ns (33.740%)  route 0.163ns (66.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.135ns (routing 0.572ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.623ns, distribution 0.609ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.135     1.286    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y100         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.369 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.163     1.532    <hidden>
    SLICE_X7Y92          FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.232     1.419    <hidden>
    SLICE_X7Y92          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 starter_kit/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.107ns (39.271%)  route 0.165ns (60.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.133ns (routing 0.572ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.623ns, distribution 0.623ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.133     1.284    starter_kit/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X4Y102         FDRE                                         r  starter_kit/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.367 f  starter_kit/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.078     1.445    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X5Y101         LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.024     1.469 r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.087     1.556    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X5Y103         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.246     1.433    starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X5Y103         FDRE                                         r  starter_kit/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PL_CLK_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.170ns  (logic 3.228ns (52.318%)  route 2.942ns (47.682%))
  Logic Levels:           2  (BUFG_PS=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     5.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     5.267 f  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=857, routed)         2.713     7.980    PL_CLK_OUT_OBUF
    K12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.190    11.170 f  PL_CLK_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    11.170    PL_CLK_OUT
    K12                                                               f  PL_CLK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.639ns  (logic 3.727ns (66.083%)  route 1.913ns (33.917%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 1.045ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.113     2.380    clk_div/PL_CLK_OUT
    SLICE_X6Y146         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.494 r  clk_div/counter_reg[18]/Q
                         net (fo=12, routed)          0.455     2.949    clk_div/PWM_CLK
    SLICE_X6Y158         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     3.166 r  clk_div/HDIO_OUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.369     3.535    clk_div/SELECTED_DIGIT[2]
    SLICE_X6Y158         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     3.723 r  clk_div/HDIO_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.089     4.812    HDIO_OUT_OBUF[3]
    C11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.208     8.019 r  HDIO_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.019    HDIO_OUT[3]
    C11                                                               r  HDIO_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.505ns  (logic 3.748ns (68.091%)  route 1.756ns (31.909%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 1.045ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.113     2.380    clk_div/PL_CLK_OUT
    SLICE_X6Y146         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.494 r  clk_div/counter_reg[18]/Q
                         net (fo=12, routed)          0.455     2.949    clk_div/PWM_CLK
    SLICE_X6Y158         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     3.166 r  clk_div/HDIO_OUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.186     3.351    clk_div/SELECTED_DIGIT[2]
    SLICE_X6Y156         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227     3.578 r  clk_div/HDIO_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.116     4.694    HDIO_OUT_OBUF[0]
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.190     7.885 r  HDIO_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.885    HDIO_OUT[0]
    H12                                                               r  HDIO_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.474ns  (logic 3.732ns (68.170%)  route 1.742ns (31.830%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 1.045ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.113     2.380    clk_div/PL_CLK_OUT
    SLICE_X6Y146         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.494 r  clk_div/counter_reg[18]/Q
                         net (fo=12, routed)          0.455     2.949    clk_div/PWM_CLK
    SLICE_X6Y158         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     3.166 r  clk_div/HDIO_OUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.275     3.440    clk_div/SELECTED_DIGIT[2]
    SLICE_X6Y156         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.186     3.626 r  clk_div/HDIO_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.013     4.639    HDIO_OUT_OBUF[1]
    E10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.215     7.854 r  HDIO_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.854    HDIO_OUT[1]
    E10                                                               r  HDIO_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.444ns  (logic 3.690ns (67.786%)  route 1.754ns (32.214%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 1.045ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.113     2.380    clk_div/PL_CLK_OUT
    SLICE_X6Y146         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.494 r  clk_div/counter_reg[18]/Q
                         net (fo=12, routed)          0.455     2.949    clk_div/PWM_CLK
    SLICE_X6Y158         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     3.166 r  clk_div/HDIO_OUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.312     3.478    clk_div/SELECTED_DIGIT[2]
    SLICE_X6Y158         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.151     3.629 r  clk_div/HDIO_OUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.987     4.616    HDIO_OUT_OBUF[4]
    B10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.208     7.824 r  HDIO_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.824    HDIO_OUT[4]
    B10                                                               r  HDIO_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.317ns  (logic 3.770ns (70.897%)  route 1.547ns (29.103%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 1.045ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.113     2.380    clk_div/PL_CLK_OUT
    SLICE_X6Y146         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.494 r  clk_div/counter_reg[18]/Q
                         net (fo=12, routed)          0.455     2.949    clk_div/PWM_CLK
    SLICE_X6Y158         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     3.166 r  clk_div/HDIO_OUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.169     3.334    clk_div/SELECTED_DIGIT[2]
    SLICE_X6Y156         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     3.558 r  clk_div/HDIO_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.924     4.482    HDIO_OUT_OBUF[2]
    D10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.215     7.697 r  HDIO_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.697    HDIO_OUT[2]
    D10                                                               r  HDIO_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.314ns  (logic 3.749ns (70.541%)  route 1.565ns (29.459%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 1.045ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.113     2.380    clk_div/PL_CLK_OUT
    SLICE_X6Y146         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.494 r  clk_div/counter_reg[18]/Q
                         net (fo=12, routed)          0.455     2.949    clk_div/PWM_CLK
    SLICE_X6Y158         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     3.166 r  clk_div/HDIO_OUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.181     3.346    clk_div/SELECTED_DIGIT[2]
    SLICE_X6Y156         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.223     3.569 r  clk_div/HDIO_OUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.930     4.499    HDIO_OUT_OBUF[5]
    E12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.195     7.694 r  HDIO_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.694    HDIO_OUT[5]
    E12                                                               r  HDIO_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.205ns  (logic 3.582ns (68.823%)  route 1.623ns (31.177%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 1.045ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.113     2.380    clk_div/PL_CLK_OUT
    SLICE_X6Y146         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.494 r  clk_div/counter_reg[18]/Q
                         net (fo=12, routed)          0.455     2.949    clk_div/PWM_CLK
    SLICE_X6Y158         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.217     3.166 r  clk_div/HDIO_OUT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.301     3.467    clk_div/SELECTED_DIGIT[2]
    SLICE_X6Y158         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.056     3.523 r  clk_div/HDIO_OUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.867     4.390    HDIO_OUT_OBUF[6]
    D11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.195     7.585 r  HDIO_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.585    HDIO_OUT[6]
    D11                                                               r  HDIO_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.876ns  (logic 3.460ns (70.964%)  route 1.416ns (29.036%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 1.045ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         2.113     2.380    clk_div/PL_CLK_OUT
    SLICE_X6Y146         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.494 f  clk_div/counter_reg[18]/Q
                         net (fo=12, routed)          0.399     2.893    clk_div/PWM_CLK
    SLICE_X6Y158         LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     3.043 r  clk_div/HDIO_OUT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.017     4.060    HDIO_OUT_OBUF[7]
    B11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.196     7.256 r  HDIO_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.256    HDIO_OUT[7]
    B11                                                               r  HDIO_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PL_CLK_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.216ns  (logic 1.740ns (54.106%)  route 1.476ns (45.894%))
  Logic Levels:           2  (BUFG_PS=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=857, routed)         1.347     1.498    PL_CLK_OUT_OBUF
    K12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.718     3.216 r  PL_CLK_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     3.216    PL_CLK_OUT
    K12                                                               r  PL_CLK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.910ns (81.071%)  route 0.446ns (18.929%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.158ns (routing 0.572ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.158     1.309    clk_div/PL_CLK_OUT
    SLICE_X6Y146         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.393 r  clk_div/counter_reg[18]/Q
                         net (fo=12, routed)          0.151     1.544    clk_div/PWM_CLK
    SLICE_X6Y158         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.103     1.647 r  clk_div/HDIO_OUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.295     1.942    HDIO_OUT_OBUF[6]
    D11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.723     3.665 r  HDIO_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.665    HDIO_OUT[6]
    D11                                                               r  HDIO_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.916ns (80.994%)  route 0.450ns (19.006%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.158ns (routing 0.572ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.158     1.309    clk_div/PL_CLK_OUT
    SLICE_X6Y146         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.393 r  clk_div/counter_reg[18]/Q
                         net (fo=12, routed)          0.133     1.526    clk_div/PWM_CLK
    SLICE_X6Y156         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.090     1.616 r  clk_div/HDIO_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.317     1.933    HDIO_OUT_OBUF[2]
    D10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.742     3.675 r  HDIO_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.675    HDIO_OUT[2]
    D10                                                               r  HDIO_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.897ns (79.915%)  route 0.477ns (20.085%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.158ns (routing 0.572ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.158     1.309    clk_div/PL_CLK_OUT
    SLICE_X6Y146         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.393 r  clk_div/counter_reg[18]/Q
                         net (fo=12, routed)          0.132     1.525    clk_div/PWM_CLK
    SLICE_X6Y156         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     1.615 r  clk_div/HDIO_OUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.345     1.960    HDIO_OUT_OBUF[5]
    E12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.723     3.682 r  HDIO_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.682    HDIO_OUT[5]
    E12                                                               r  HDIO_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.924ns (80.394%)  route 0.469ns (19.606%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.158ns (routing 0.572ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.158     1.309    clk_div/PL_CLK_OUT
    SLICE_X6Y146         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.393 r  clk_div/counter_reg[18]/Q
                         net (fo=12, routed)          0.154     1.547    clk_div/PWM_CLK
    SLICE_X6Y158         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.104     1.651 r  clk_div/HDIO_OUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.315     1.966    HDIO_OUT_OBUF[4]
    B10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.736     3.702 r  HDIO_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.702    HDIO_OUT[4]
    B10                                                               r  HDIO_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.870ns (77.413%)  route 0.546ns (22.587%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.158ns (routing 0.572ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.158     1.309    clk_div/PL_CLK_OUT
    SLICE_X6Y146         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.393 r  clk_div/counter_reg[18]/Q
                         net (fo=12, routed)          0.152     1.545    clk_div/PWM_CLK
    SLICE_X6Y156         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.068     1.613 r  clk_div/HDIO_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.394     2.007    HDIO_OUT_OBUF[0]
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.718     3.725 r  HDIO_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.725    HDIO_OUT[0]
    H12                                                               r  HDIO_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.884ns (77.592%)  route 0.544ns (22.408%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.158ns (routing 0.572ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.158     1.309    clk_div/PL_CLK_OUT
    SLICE_X6Y146         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.393 f  clk_div/counter_reg[18]/Q
                         net (fo=12, routed)          0.146     1.539    clk_div/PWM_CLK
    SLICE_X6Y158         LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.076     1.615 r  clk_div/HDIO_OUT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.398     2.013    HDIO_OUT_OBUF[7]
    B11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.724     3.738 r  HDIO_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.738    HDIO_OUT[7]
    B11                                                               r  HDIO_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.931ns (78.313%)  route 0.535ns (21.687%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.158ns (routing 0.572ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.158     1.309    clk_div/PL_CLK_OUT
    SLICE_X6Y146         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.393 r  clk_div/counter_reg[18]/Q
                         net (fo=12, routed)          0.132     1.525    clk_div/PWM_CLK
    SLICE_X6Y156         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.104     1.629 r  clk_div/HDIO_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.032    HDIO_OUT_OBUF[1]
    E10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.743     3.774 r  HDIO_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.774    HDIO_OUT[1]
    E10                                                               r  HDIO_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.923ns (77.632%)  route 0.554ns (22.368%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.158ns (routing 0.572ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=857, routed)         1.158     1.309    clk_div/PL_CLK_OUT
    SLICE_X6Y146         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.393 r  clk_div/counter_reg[18]/Q
                         net (fo=12, routed)          0.154     1.547    clk_div/PWM_CLK
    SLICE_X6Y158         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.104     1.651 r  clk_div/HDIO_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.051    HDIO_OUT_OBUF[3]
    C11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.735     3.787 r  HDIO_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.787    HDIO_OUT[3]
    C11                                                               r  HDIO_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------





