Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "clkgen.v" in library work
Compiling verilog file "fsm_cmd_out.v" in library work
Module <clkgen> compiled
Compiling verilog file "main.v" in library work
Module <fsm_cmd_out> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <clkgen> in library <work>.

Analyzing hierarchy for module <fsm_cmd_out> in library <work> with parameters.
	DATA0 = "0011"
	DATA1 = "0100"
	DATA2 = "0101"
	DATA3 = "0110"
	DATA4 = "0111"
	DATA5 = "1000"
	DATA6 = "1001"
	DATA7 = "1010"
	HOLD_CLOCK = "0001"
	IDLE = "0000"
	PARITY = "1011"
	START_BIT = "0010"
	STOP = "1100"
	TIMEOUT = "1111"
	TX_END = "1110"
	WAIT_FOR_ACK = "1101"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
WARNING:Xst:852 - "main.v" line 52: Unconnected input port 'pushbtn' of instance 'CMDOUT' is tied to GND.
Module <main> is correct for synthesis.
 
Analyzing module <clkgen> in library <work>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_DIVIDE =  25" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  16" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  40.000000" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clkgen>.
Analyzing module <fsm_cmd_out> in library <work>.
	DATA0 = 4'b0011
	DATA1 = 4'b0100
	DATA2 = 4'b0101
	DATA3 = 4'b0110
	DATA4 = 4'b0111
	DATA5 = 4'b1000
	DATA6 = 4'b1001
	DATA7 = 4'b1010
	HOLD_CLOCK = 4'b0001
	IDLE = 4'b0000
	PARITY = 4'b1011
	START_BIT = 4'b0010
	STOP = 4'b1100
	TIMEOUT = 4'b1111
	TX_END = 4'b1110
	WAIT_FOR_ACK = 4'b1101
Module <fsm_cmd_out> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fsm_cmd_out>.
    Related source file is "fsm_cmd_out.v".
WARNING:Xst:647 - Input <pushbtn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <error_comm_timed_out> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <timeout_count_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <timeout_count_15> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <timeout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ps2data_q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ps2clk_q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <negedge_ps2_temp_q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dataframe> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <posedge_ps2_temp> equivalent to <negedge_ps2_temp> has been removed
    Found 16x1-bit ROM for signal <data_write_en>.
WARNING:Xst:737 - Found 1-bit latch for signal <dout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit tristate buffer for signal <ps2_clk>.
    Found 1-bit tristate buffer for signal <ps2_data>.
    Found 12-bit up counter for signal <hold_count>.
    Found 1-bit register for signal <negedge_ps2_temp>.
    Found 4-bit 16-to-1 multiplexer for signal <next_state>.
    Found 1-bit xor8 for signal <parity$xor0000> created at line 105.
    Found 4-bit register for signal <state>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Xor(s).
	inferred   2 Tristate(s).
Unit <fsm_cmd_out> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is "clkgen.v".
Unit <clkgen> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:1780 - Signal <send_cmd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <received_cmd_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <received_cmd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_tx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_rx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x1-bit ROM                                          : 1
# Counters                                             : 1
 12-bit up counter                                     : 1
# Registers                                            : 5
 1-bit register                                        : 5
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 1
 4-bit 16-to-1 multiplexer                             : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x1-bit ROM                                          : 1
# Counters                                             : 1
 12-bit up counter                                     : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 1
 4-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 84
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 11
#      LUT2                        : 6
#      LUT3                        : 9
#      LUT4                        : 27
#      LUT4_D                      : 1
#      MUXCY                       : 11
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 12
# FlipFlops/Latches                : 18
#      FDC                         : 1
#      FDCP                        : 4
#      FDRE                        : 12
#      LD                          : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 20
#      IBUF                        : 9
#      IBUFG                       : 1
#      IOBUF                       : 2
#      OBUF                        : 8
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                       30  out of    704     4%  
 Number of Slice Flip Flops:             17  out of   1408     1%  
 Number of 4 input LUTs:                 56  out of   1408     3%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    108    18%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------+--------------------------+-------+
Clock Signal                                           | Clock buffer(FF name)    | Load  |
-------------------------------------------------------+--------------------------+-------+
clk                                                    | ClkGen_1/DCM_SP_INST:CLK0| 17    |
CMDOUT/Mrom_data_write_en(CMDOUT/Mrom_data_write_en1:O)| NONE(*)(CMDOUT/dout)     | 1     |
-------------------------------------------------------+--------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------+------------------------------+-------+
Control Signal                                    | Buffer(FF name)              | Load  |
--------------------------------------------------+------------------------------+-------+
CMDOUT/reset_inv(CMDOUT/reset_inv1_INV_0:O)       | NONE(CMDOUT/negedge_ps2_temp)| 1     |
CMDOUT/state_0_and0000(CMDOUT/state_0_and000080:O)| NONE(CMDOUT/state_0)         | 1     |
CMDOUT/state_0_and0001(CMDOUT/state_0_and0001:O)  | NONE(CMDOUT/state_0)         | 1     |
CMDOUT/state_1_and0000(CMDOUT/state_1_and00001:O) | NONE(CMDOUT/state_1)         | 1     |
CMDOUT/state_1_and0001(CMDOUT/state_1_and00012:O) | NONE(CMDOUT/state_1)         | 1     |
CMDOUT/state_2_and0000(CMDOUT/state_2_and00002:O) | NONE(CMDOUT/state_2)         | 1     |
CMDOUT/state_2_and0001(CMDOUT/state_2_and00011:O) | NONE(CMDOUT/state_2)         | 1     |
CMDOUT/state_3_and0000(CMDOUT/state_3_and00002:O) | NONE(CMDOUT/state_3)         | 1     |
CMDOUT/state_3_and0001(CMDOUT/state_3_and00011:O) | NONE(CMDOUT/state_3)         | 1     |
--------------------------------------------------+------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.272ns (Maximum Frequency: 234.082MHz)
   Minimum input arrival time before clock: 6.189ns
   Maximum output required time after clock: 7.621ns
   Maximum combinational path delay: 6.126ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.272ns (frequency: 234.082MHz)
  Total number of paths / destination ports: 270 / 36
-------------------------------------------------------------------------
Delay:               4.272ns (Levels of Logic = 2)
  Source:            CMDOUT/hold_count_7 (FF)
  Destination:       CMDOUT/hold_count_11 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: CMDOUT/hold_count_7 to CMDOUT/hold_count_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.590  CMDOUT/hold_count_7 (CMDOUT/hold_count_7)
     LUT4:I0->O            2   0.648   0.527  CMDOUT/hold_100us19 (CMDOUT/hold_100us19)
     LUT3:I1->O           12   0.643   0.961  CMDOUT/hold_count_not00011 (CMDOUT/hold_count_not0001)
     FDRE:CE                   0.312          CMDOUT/hold_count_0
    ----------------------------------------
    Total                      4.272ns (2.194ns logic, 2.078ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CMDOUT/Mrom_data_write_en'
  Total number of paths / destination ports: 26 / 1
-------------------------------------------------------------------------
Offset:              6.189ns (Levels of Logic = 7)
  Source:            switch<2> (PAD)
  Destination:       CMDOUT/dout (LATCH)
  Destination Clock: CMDOUT/Mrom_data_write_en falling

  Data Path: switch<2> to CMDOUT/dout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.849   0.590  switch_2_IBUF (switch_2_IBUF)
     LUT4:I0->O            1   0.648   0.423  CMDOUT/dout_mux000013 (CMDOUT/dout_mux000013)
     LUT4:I3->O            1   0.648   0.452  CMDOUT/dout_mux000036_SW0 (N27)
     LUT4:I2->O            1   0.648   0.000  CMDOUT/dout_mux000076_G (N36)
     MUXF5:I1->O           2   0.276   0.479  CMDOUT/dout_mux000076 (CMDOUT/dout_mux000076)
     LUT4:I2->O            1   0.648   0.000  CMDOUT/dout_mux0000173_F (N31)
     MUXF5:I0->O           1   0.276   0.000  CMDOUT/dout_mux0000173 (CMDOUT/dout_mux0000)
     LD:D                      0.252          CMDOUT/dout
    ----------------------------------------
    Total                      6.189ns (4.245ns logic, 1.944ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.858ns (Levels of Logic = 1)
  Source:            clocklink (PAD)
  Destination:       CMDOUT/negedge_ps2_temp (FF)
  Destination Clock: clk rising

  Data Path: clocklink to CMDOUT/negedge_ps2_temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           8   0.849   0.757  clocklink_IOBUF (led_1_OBUF)
     FDC:D                     0.252          CMDOUT/negedge_ps2_temp
    ----------------------------------------
    Total                      1.858ns (1.101ns logic, 0.757ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 3
-------------------------------------------------------------------------
Offset:              7.621ns (Levels of Logic = 2)
  Source:            CMDOUT/state_0 (FF)
  Destination:       clocklink (PAD)
  Source Clock:      clk rising

  Data Path: CMDOUT/state_0 to clocklink
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q            12   0.591   1.104  CMDOUT/state_0 (CMDOUT/state_0)
     LUT4:I0->O           13   0.648   0.983  CMDOUT/clk_write_en_inv1 (CMDOUT/clk_write_en_inv)
     IOBUF:T->IO               4.295          clocklink_IOBUF (clocklink)
    ----------------------------------------
    Total                      7.621ns (5.534ns logic, 2.087ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CMDOUT/Mrom_data_write_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            CMDOUT/dout (LATCH)
  Destination:       datalink (PAD)
  Source Clock:      CMDOUT/Mrom_data_write_en falling

  Data Path: CMDOUT/dout to datalink
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.728   0.420  CMDOUT/dout (CMDOUT/dout)
     IOBUF:I->IO               4.520          datalink_IOBUF (datalink)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               6.126ns (Levels of Logic = 2)
  Source:            clocklink (PAD)
  Destination:       led<1> (PAD)

  Data Path: clocklink to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           8   0.849   0.757  clocklink_IOBUF (led_1_OBUF)
     OBUF:I->O                 4.520          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      6.126ns (5.369ns logic, 0.757ns route)
                                       (87.6% logic, 12.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.16 secs
 
--> 

Total memory usage is 4551940 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    2 (   0 filtered)

