#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Oct 24 20:15:20 2024
# Process ID: 1173728
# Current directory: /home/duncan/QCS/QCS.runs/impl_1
# Command line: vivado -log design_2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_2_wrapper.tcl -notrace
# Log file: /home/duncan/QCS/QCS.runs/impl_1/design_2_wrapper.vdi
# Journal file: /home/duncan/QCS/QCS.runs/impl_1/vivado.jou
# Running On: duncan-Ub22, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 16, Host memory: 16688 MB
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2067.730 ; gain = 122.992 ; free physical = 3863 ; free virtual = 14422
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/duncan/ip_repo/QCS_AXI_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/duncan/Data/Vivado/2023.1/data/ip'.
Command: link_design -top design_2_wrapper -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_QCS_0_0/design_2_QCS_0_0.dcp' for cell 'design_2_i/QCS_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_QCS_AXI_0_0/design_2_QCS_AXI_0_0.dcp' for cell 'design_2_i/QCS_AXI_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0.dcp' for cell 'design_2_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.dcp' for cell 'design_2_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_ila_0_0/design_2_ila_0_0.dcp' for cell 'design_2_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.dcp' for cell 'design_2_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_0/design_2_microblaze_0_0.dcp' for cell 'design_2_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_axi_intc_0/design_2_microblaze_0_axi_intc_0.dcp' for cell 'design_2_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_1_100M_0/design_2_rst_clk_wiz_1_100M_0.dcp' for cell 'design_2_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_seq_probe_wrapper_0_0/design_2_seq_probe_wrapper_0_0.dcp' for cell 'design_2_i/seq_probe_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_xbar_0/design_2_xbar_0.dcp' for cell 'design_2_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_dlmb_bram_if_cntlr_0/design_2_dlmb_bram_if_cntlr_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_dlmb_v10_0/design_2_dlmb_v10_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_ilmb_bram_if_cntlr_0/design_2_ilmb_bram_if_cntlr_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_ilmb_v10_0/design_2_ilmb_v10_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_lmb_bram_0/design_2_lmb_bram_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_c_counter_binary_0_0/seq_probe_c_counter_binary_0_0.dcp' for cell 'design_2_i/seq_probe_wrapper_0/inst/seq_probe_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_divider_0_0/seq_probe_divider_0_0.dcp' for cell 'design_2_i/seq_probe_wrapper_0/inst/seq_probe_i/divider_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_encoding_sequencer_0_0/seq_probe_encoding_sequencer_0_0.dcp' for cell 'design_2_i/seq_probe_wrapper_0/inst/seq_probe_i/encoding_sequencer_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2591.824 ; gain = 0.000 ; free physical = 3358 ; free virtual = 13913
INFO: [Netlist 29-17] Analyzing 536 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_2_i/ila_0 UUID: f2a5a0e1-5286-5171-a222-bf15acec5622 
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_0/design_2_microblaze_0_0.xdc] for cell 'design_2_i/microblaze_0/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_0/design_2_microblaze_0_0.xdc] for cell 'design_2_i/microblaze_0/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_axi_intc_0/design_2_microblaze_0_axi_intc_0.xdc] for cell 'design_2_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_axi_intc_0/design_2_microblaze_0_axi_intc_0.xdc] for cell 'design_2_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0_board.xdc] for cell 'design_2_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0_board.xdc] for cell 'design_2_i/clk_wiz_1/inst'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.xdc] for cell 'design_2_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3258.227 ; gain = 539.797 ; free physical = 2866 ; free virtual = 13424
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.xdc] for cell 'design_2_i/clk_wiz_1/inst'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_1_100M_0/design_2_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_2_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_1_100M_0/design_2_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_2_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_1_100M_0/design_2_rst_clk_wiz_1_100M_0.xdc] for cell 'design_2_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_1_100M_0/design_2_rst_clk_wiz_1_100M_0.xdc] for cell 'design_2_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0_board.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0_board.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_2_i/ila_0/inst'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_2_i/ila_0/inst'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_2_i/ila_0/inst'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_2_i/ila_0/inst'
Parsing XDC File [/home/duncan/QCS/QCS.srcs/constrs_1/new/a7-35t.xdc]
Finished Parsing XDC File [/home/duncan/QCS/QCS.srcs/constrs_1/new/a7-35t.xdc]
Parsing XDC File [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_0'. [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc]
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_axi_intc_0/design_2_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_2_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_axi_intc_0/design_2_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_2_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.xdc] for cell 'design_2_i/mdm_1/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.xdc] for cell 'design_2_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_2_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3410.301 ; gain = 0.000 ; free physical = 2718 ; free virtual = 13276
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 341 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 100 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

33 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3410.301 ; gain = 996.715 ; free physical = 2718 ; free virtual = 13276
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3410.301 ; gain = 0.000 ; free physical = 2722 ; free virtual = 13280

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17e2cbeec

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3410.301 ; gain = 0.000 ; free physical = 2721 ; free virtual = 13280

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 3773494e0cffe648.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3614.750 ; gain = 0.000 ; free physical = 2520 ; free virtual = 13088
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1c08e495b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3614.750 ; gain = 20.812 ; free physical = 2520 ; free virtual = 13088

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 68 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2254e42be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3614.750 ; gain = 20.812 ; free physical = 2519 ; free virtual = 13088
INFO: [Opt 31-389] Phase Retarget created 191 cells and removed 282 cells
INFO: [Opt 31-1021] In phase Retarget, 68 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 184a29710

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3614.750 ; gain = 20.812 ; free physical = 2519 ; free virtual = 13088
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 36 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1e4ba1258

Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 3614.750 ; gain = 20.812 ; free physical = 2519 ; free virtual = 13087
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 144 cells
INFO: [Opt 31-1021] In phase Sweep, 988 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1f6ebcbdf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3614.750 ; gain = 20.812 ; free physical = 2519 ; free virtual = 13087
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 15bfed55a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3614.750 ; gain = 20.812 ; free physical = 2519 ; free virtual = 13087
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 10eb661bb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3614.750 ; gain = 20.812 ; free physical = 2519 ; free virtual = 13087
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             191  |             282  |                                             68  |
|  Constant propagation         |               3  |              36  |                                             50  |
|  Sweep                        |               0  |             144  |                                            988  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             58  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3614.750 ; gain = 0.000 ; free physical = 2519 ; free virtual = 13087
Ending Logic Optimization Task | Checksum: 17194455e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3614.750 ; gain = 20.812 ; free physical = 2519 ; free virtual = 13087

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 44 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 88
Ending PowerOpt Patch Enables Task | Checksum: 1ce6d835c

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2341 ; free virtual = 12910
Ending Power Optimization Task | Checksum: 1ce6d835c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3893.664 ; gain = 278.914 ; free physical = 2341 ; free virtual = 12910

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ce6d835c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2341 ; free virtual = 12910

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2341 ; free virtual = 12910
Ending Netlist Obfuscation Task | Checksum: daaefdbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2341 ; free virtual = 12910
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 3893.664 ; gain = 483.363 ; free physical = 2341 ; free virtual = 12910
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
Command: report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/duncan/QCS/QCS.runs/impl_1/design_2_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2322 ; free virtual = 12891
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/impl_1/design_2_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2310 ; free virtual = 12890
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d092190e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2310 ; free virtual = 12890
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2310 ; free virtual = 12890

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: df4f2b66

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2306 ; free virtual = 12886

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: df5e2e79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2314 ; free virtual = 12895

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: df5e2e79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2314 ; free virtual = 12895
Phase 1 Placer Initialization | Checksum: df5e2e79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2314 ; free virtual = 12895

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 181645b63

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2364 ; free virtual = 12944

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d9b4b9f0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2365 ; free virtual = 12945

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d9b4b9f0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2365 ; free virtual = 12945

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 172f298d8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2356 ; free virtual = 12936

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 255 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 102 nets or LUTs. Breaked 0 LUT, combined 102 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2357 ; free virtual = 12937

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            102  |                   102  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            102  |                   102  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 18980bdd9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2356 ; free virtual = 12937
Phase 2.4 Global Placement Core | Checksum: 21688b0b9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2356 ; free virtual = 12936
Phase 2 Global Placement | Checksum: 21688b0b9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2356 ; free virtual = 12937

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1db0645a3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2356 ; free virtual = 12936

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1938f63d3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2355 ; free virtual = 12935

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 132c6ebc0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2355 ; free virtual = 12935

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14d9e5d98

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2355 ; free virtual = 12935

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d9fc9b3e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2361 ; free virtual = 12941

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: bbbb99b5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2360 ; free virtual = 12941

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14bdee39e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2360 ; free virtual = 12941
Phase 3 Detail Placement | Checksum: 14bdee39e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2360 ; free virtual = 12941

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23d6d893

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.837 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2291696b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2353 ; free virtual = 12933
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2291696b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2353 ; free virtual = 12933
Phase 4.1.1.1 BUFG Insertion | Checksum: 23d6d893

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2352 ; free virtual = 12932

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.837. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: fa6a12c0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2352 ; free virtual = 12932

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2352 ; free virtual = 12932
Phase 4.1 Post Commit Optimization | Checksum: fa6a12c0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2352 ; free virtual = 12932

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fa6a12c0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2352 ; free virtual = 12932

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: fa6a12c0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2352 ; free virtual = 12932
Phase 4.3 Placer Reporting | Checksum: fa6a12c0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2352 ; free virtual = 12932

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2352 ; free virtual = 12932

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2352 ; free virtual = 12932
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10b4ce5a9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2352 ; free virtual = 12932
Ending Placer Task | Checksum: 295757a3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2352 ; free virtual = 12932
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2352 ; free virtual = 12932
INFO: [runtcl-4] Executing : report_io -file design_2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2328 ; free virtual = 12908
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_placed.rpt -pb design_2_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2273 ; free virtual = 12853
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2267 ; free virtual = 12859
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/impl_1/design_2_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2268 ; free virtual = 12853
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2254 ; free virtual = 12851
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/impl_1/design_2_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1474defc ConstDB: 0 ShapeSum: 14e278a7 RouteDB: 0
Post Restoration Checksum: NetGraph: 9e0c440 | NumContArr: 5ad2fab5 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 7dbe14a2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2283 ; free virtual = 12855

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 7dbe14a2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2283 ; free virtual = 12855

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 7dbe14a2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2283 ; free virtual = 12855
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 176b16d72

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2280 ; free virtual = 12852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.887  | TNS=0.000  | WHS=-0.192 | THS=-132.194|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 17a5ccdde

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2261 ; free virtual = 12835
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.887  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 20c75793d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2261 ; free virtual = 12835

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00717532 %
  Global Horizontal Routing Utilization  = 0.00273295 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6896
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6895
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 19fa24f72

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2255 ; free virtual = 12829

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19fa24f72

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3893.664 ; gain = 0.000 ; free physical = 2255 ; free virtual = 12829
Phase 3 Initial Routing | Checksum: 1a92a8aaf

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 4000.684 ; gain = 107.020 ; free physical = 2101 ; free virtual = 12674

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 555
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.282  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b969dd73

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 4000.684 ; gain = 107.020 ; free physical = 2101 ; free virtual = 12675

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.282  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19c1f38a9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 4000.684 ; gain = 107.020 ; free physical = 2101 ; free virtual = 12675
Phase 4 Rip-up And Reroute | Checksum: 19c1f38a9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 4000.684 ; gain = 107.020 ; free physical = 2101 ; free virtual = 12675

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19c1f38a9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 4000.684 ; gain = 107.020 ; free physical = 2102 ; free virtual = 12676

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19c1f38a9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 4000.684 ; gain = 107.020 ; free physical = 2102 ; free virtual = 12676
Phase 5 Delay and Skew Optimization | Checksum: 19c1f38a9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 4000.684 ; gain = 107.020 ; free physical = 2102 ; free virtual = 12676

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d63e6c6a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 4000.684 ; gain = 107.020 ; free physical = 2102 ; free virtual = 12675
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.282  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1adc1b810

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 4000.684 ; gain = 107.020 ; free physical = 2102 ; free virtual = 12675
Phase 6 Post Hold Fix | Checksum: 1adc1b810

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 4000.684 ; gain = 107.020 ; free physical = 2102 ; free virtual = 12675

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.43291 %
  Global Horizontal Routing Utilization  = 2.98998 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ba4490e0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 4000.684 ; gain = 107.020 ; free physical = 2101 ; free virtual = 12675

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ba4490e0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 4000.684 ; gain = 107.020 ; free physical = 2101 ; free virtual = 12675

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a54a3d69

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 4000.684 ; gain = 107.020 ; free physical = 2102 ; free virtual = 12676

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.282  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a54a3d69

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 4000.684 ; gain = 107.020 ; free physical = 2102 ; free virtual = 12676
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: caab0d21

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 4000.684 ; gain = 107.020 ; free physical = 2102 ; free virtual = 12676

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 4000.684 ; gain = 107.020 ; free physical = 2102 ; free virtual = 12676

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 4000.684 ; gain = 107.020 ; free physical = 2102 ; free virtual = 12676
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
Command: report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/duncan/QCS/QCS.runs/impl_1/design_2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/duncan/QCS/QCS.runs/impl_1/design_2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Command: report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
141 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_2_wrapper_route_status.rpt -pb design_2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_routed.rpt -pb design_2_wrapper_bus_skew_routed.pb -rpx design_2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 4080.723 ; gain = 0.000 ; free physical = 2029 ; free virtual = 12625
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/impl_1/design_2_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RBOR-1] RAMB output registers: RAMB design_2_i/QCS_0/inst/rpmlut_data_reg_0 output DOA (2) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC RBOR-1] RAMB output registers: RAMB design_2_i/QCS_0/inst/rpmlut_data_reg_1 output DOA (2) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC RBOR-1] RAMB output registers: RAMB design_2_i/QCS_0/inst/rpmlut_data_reg_2 output DOA (2) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC RBOR-1] RAMB output registers: RAMB design_2_i/QCS_0/inst/rpmlut_data_reg_3 output DOA (2) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC RBOR-1] RAMB output registers: RAMB design_2_i/QCS_0/inst/rpmlut_data_reg_4 output DOA (2) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC RBOR-1] RAMB output registers: RAMB design_2_i/QCS_0/inst/rpmlut_data_reg_5 output DOA (2) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC RBOR-1] RAMB output registers: RAMB design_2_i/QCS_0/inst/rpmlut_data_reg_6 output DOA (2) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC RBOR-1] RAMB output registers: RAMB design_2_i/QCS_0/inst/rpmlut_data_reg_7 output DOA (2) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[10] (net: design_2_i/QCS_0/inst/ADDR[9]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[11] (net: design_2_i/QCS_0/inst/ADDR[10]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[12] (net: design_2_i/QCS_0/inst/ADDR[11]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[13] (net: design_2_i/QCS_0/inst/ADDR[12]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[14] (net: design_2_i/QCS_0/inst/ADDR[13]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[1] (net: design_2_i/QCS_0/inst/ADDR[0]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[2] (net: design_2_i/QCS_0/inst/ADDR[1]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[3] (net: design_2_i/QCS_0/inst/ADDR[2]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[4] (net: design_2_i/QCS_0/inst/ADDR[3]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[5] (net: design_2_i/QCS_0/inst/ADDR[4]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[6] (net: design_2_i/QCS_0/inst/ADDR[5]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[7] (net: design_2_i/QCS_0/inst/ADDR[6]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[8] (net: design_2_i/QCS_0/inst/ADDR[7]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_0 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_0/ADDRARDADDR[9] (net: design_2_i/QCS_0/inst/ADDR[8]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_1 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_1/ADDRARDADDR[10] (net: design_2_i/QCS_0/inst/ADDR[9]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_1 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_1/ADDRARDADDR[11] (net: design_2_i/QCS_0/inst/ADDR[10]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_1 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_1/ADDRARDADDR[12] (net: design_2_i/QCS_0/inst/ADDR[11]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_1 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_1/ADDRARDADDR[13] (net: design_2_i/QCS_0/inst/ADDR[12]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_1 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_1/ADDRARDADDR[14] (net: design_2_i/QCS_0/inst/ADDR[13]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_2_i/QCS_0/inst/rpmlut_data_reg_1 has an input control pin design_2_i/QCS_0/inst/rpmlut_data_reg_1/ADDRARDADDR[9] (net: design_2_i/QCS_0/inst/ADDR[8]) which is driven by a register (design_2_i/QCS_0/inst/rpmlut_addr_reg_rep[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 33 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 4278.207 ; gain = 197.484 ; free physical = 1810 ; free virtual = 12402
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 20:17:42 2024...
