TimeQuest Timing Analyzer report for UART
Sun Mar 20 11:43:11 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition ;
; Revision Name      ; UART                                                              ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clock                                                ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clock }                                                ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clock  ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 177.09 MHz ; 177.09 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.353 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.706 ; 0.000         ;
; clock                                                ; 9.891 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+----------------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.353 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.544      ;
; 4.353 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.544      ;
; 4.353 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.544      ;
; 4.353 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.544      ;
; 4.353 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.544      ;
; 4.353 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.544      ;
; 4.353 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.544      ;
; 4.353 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.544      ;
; 4.353 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.544      ;
; 4.353 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 5.544      ;
; 4.440 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 5.463      ;
; 4.440 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 5.463      ;
; 4.440 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 5.463      ;
; 4.704 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 5.162      ;
; 4.704 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 5.162      ;
; 4.704 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 5.162      ;
; 4.704 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 5.162      ;
; 4.704 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 5.162      ;
; 4.704 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 5.162      ;
; 4.704 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 5.162      ;
; 4.835 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.099      ;
; 4.835 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.099      ;
; 4.835 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.099      ;
; 4.835 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.099      ;
; 4.835 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.099      ;
; 4.835 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.099      ;
; 4.835 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.099      ;
; 4.835 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.099      ;
; 4.864 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.070      ;
; 4.864 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.070      ;
; 4.864 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.070      ;
; 4.864 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.070      ;
; 4.864 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.070      ;
; 4.864 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.070      ;
; 4.864 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.070      ;
; 4.864 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.070      ;
; 4.894 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 4.964      ;
; 4.894 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 4.964      ;
; 5.012 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 4.922      ;
; 5.012 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 4.922      ;
; 5.012 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 4.922      ;
; 5.012 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 4.922      ;
; 5.012 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 4.922      ;
; 5.012 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 4.922      ;
; 5.012 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 4.922      ;
; 5.012 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 4.922      ;
; 5.051 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.821      ;
; 5.051 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.821      ;
; 5.051 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.821      ;
; 5.051 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.821      ;
; 5.051 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.821      ;
; 5.051 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.821      ;
; 5.051 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.821      ;
; 5.143 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 4.791      ;
; 5.143 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 4.791      ;
; 5.143 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 4.791      ;
; 5.143 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 4.791      ;
; 5.143 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 4.791      ;
; 5.143 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 4.791      ;
; 5.143 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 4.791      ;
; 5.143 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 4.791      ;
; 5.158 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.777      ;
; 5.158 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.777      ;
; 5.158 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.777      ;
; 5.158 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.777      ;
; 5.158 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.777      ;
; 5.158 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.777      ;
; 5.158 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.777      ;
; 5.158 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.777      ;
; 5.158 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.777      ;
; 5.187 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.748      ;
; 5.187 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.748      ;
; 5.187 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.748      ;
; 5.187 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.748      ;
; 5.187 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.748      ;
; 5.187 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.748      ;
; 5.187 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.748      ;
; 5.187 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.748      ;
; 5.187 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 4.748      ;
; 5.197 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.675      ;
; 5.197 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.675      ;
; 5.197 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.675      ;
; 5.197 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.675      ;
; 5.197 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.675      ;
; 5.197 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.675      ;
; 5.197 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.675      ;
; 5.208 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.664      ;
; 5.208 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.664      ;
; 5.208 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.664      ;
; 5.208 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.664      ;
; 5.208 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.664      ;
; 5.208 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.664      ;
; 5.208 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 4.664      ;
; 5.241 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 4.623      ;
; 5.241 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 4.623      ;
; 5.373 ; UART:UART_inst|TX:uut0|counter[12]           ; UART:UART_inst|TX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 4.493      ;
; 5.373 ; UART:UART_inst|TX:uut0|counter[12]           ; UART:UART_inst|TX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 4.493      ;
; 5.373 ; UART:UART_inst|TX:uut0|counter[12]           ; UART:UART_inst|TX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 4.493      ;
; 5.373 ; UART:UART_inst|TX:uut0|counter[12]           ; UART:UART_inst|TX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 4.493      ;
; 5.373 ; UART:UART_inst|TX:uut0|counter[12]           ; UART:UART_inst|TX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 4.493      ;
+-------+----------------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; UART:UART_inst|RX:uut1|reg[7]                               ; UART:UART_inst|RX:uut1|reg[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART:UART_inst|RX:uut1|reg[6]                               ; UART:UART_inst|RX:uut1|reg[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART:UART_inst|RX:uut1|reg[5]                               ; UART:UART_inst|RX:uut1|reg[5]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART:UART_inst|RX:uut1|reg[4]                               ; UART:UART_inst|RX:uut1|reg[4]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART:UART_inst|RX:uut1|reg[3]                               ; UART:UART_inst|RX:uut1|reg[3]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART:UART_inst|RX:uut1|reg[2]                               ; UART:UART_inst|RX:uut1|reg[2]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART:UART_inst|RX:uut1|reg[1]                               ; UART:UART_inst|RX:uut1|reg[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART:UART_inst|RX:uut1|reg[0]                               ; UART:UART_inst|RX:uut1|reg[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; UART:UART_inst|RX:uut1|Rx_err                               ; UART:UART_inst|RX:uut1|Rx_err                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART:UART_inst|RX:uut1|state.start                          ; UART:UART_inst|RX:uut1|state.start                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART:UART_inst|RX:uut1|state.idle                           ; UART:UART_inst|RX:uut1|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; UART:UART_inst|TX:uut0|state.start                          ; UART:UART_inst|TX:uut0|state.start                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; UART:UART_inst|TX:uut0|state.idle                           ; UART:UART_inst|TX:uut0|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.429 ; UART:UART_inst|RX:uut1|reg[4]                               ; UART:UART_inst|RX:uut1|Rx_data[4]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; UART:UART_inst|RX:uut1|reg[2]                               ; UART:UART_inst|RX:uut1|Rx_data[2]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; UART:UART_inst|RX:uut1|reg[5]                               ; UART:UART_inst|RX:uut1|Rx_data[5]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; UART:UART_inst|RX:uut1|reg[1]                               ; UART:UART_inst|RX:uut1|Rx_data[1]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; UART:UART_inst|RX:uut1|reg[0]                               ; UART:UART_inst|RX:uut1|Rx_data[0]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; UART:UART_inst|RX:uut1|state.start                          ; UART:UART_inst|RX:uut1|state.bit0                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; UART:UART_inst|TX:uut0|state.bit7                           ; UART:UART_inst|TX:uut0|state.stop                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; button_debouncer:button_debouncer_inst|push_button_sync[0]  ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.437 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; UART:UART_inst|TX:uut0|state.bit1                           ; UART:UART_inst|TX:uut0|state.bit2                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.702      ;
; 0.438 ; UART:UART_inst|TX:uut0|state.bit3                           ; UART:UART_inst|TX:uut0|state.bit4                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; UART:UART_inst|TX:uut0|state.bit0                           ; UART:UART_inst|TX:uut0|state.bit1                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.703      ;
; 0.441 ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.708      ;
; 0.453 ; UART:UART_inst|RX:uut1|state.bit2                           ; UART:UART_inst|RX:uut1|state.bit3                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; UART:UART_inst|RX:uut1|state.bit0                           ; UART:UART_inst|RX:uut1|state.bit1                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.469 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.735      ;
; 0.581 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.847      ;
; 0.586 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.852      ;
; 0.601 ; UART:UART_inst|RX:uut1|reg[7]                               ; UART:UART_inst|RX:uut1|Rx_data[7]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; UART:UART_inst|RX:uut1|reg[3]                               ; UART:UART_inst|RX:uut1|Rx_data[3]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.868      ;
; 0.602 ; UART:UART_inst|RX:uut1|reg[6]                               ; UART:UART_inst|RX:uut1|Rx_data[6]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.869      ;
; 0.607 ; UART:UART_inst|TX:uut0|state.bit5                           ; UART:UART_inst|TX:uut0|state.bit6                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.872      ;
; 0.609 ; UART:UART_inst|TX:uut0|state.idle                           ; UART:UART_inst|TX:uut0|Txd                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.874      ;
; 0.609 ; UART:UART_inst|TX:uut0|state.bit4                           ; UART:UART_inst|TX:uut0|state.bit5                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.874      ;
; 0.610 ; UART:UART_inst|TX:uut0|state.bit2                           ; UART:UART_inst|TX:uut0|state.bit3                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.875      ;
; 0.623 ; UART:UART_inst|RX:uut1|state.bit4                           ; UART:UART_inst|RX:uut1|state.bit5                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.889      ;
; 0.623 ; UART:UART_inst|RX:uut1|state.bit3                           ; UART:UART_inst|RX:uut1|state.bit4                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.889      ;
; 0.624 ; UART:UART_inst|RX:uut1|state.bit5                           ; UART:UART_inst|RX:uut1|state.bit6                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.890      ;
; 0.625 ; UART:UART_inst|RX:uut1|state.bit7                           ; UART:UART_inst|RX:uut1|state.stop                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.891      ;
; 0.645 ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.912      ;
; 0.647 ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.915      ;
; 0.655 ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.658 ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.660 ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.666 ; UART:UART_inst|TX:uut0|state.stop                           ; UART:UART_inst|TX:uut0|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.931      ;
; 0.673 ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.675 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.941      ;
; 0.678 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.944      ;
; 0.693 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.959      ;
; 0.695 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.961      ;
; 0.699 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.965      ;
; 0.720 ; UART:UART_inst|TX:uut0|state.idle                           ; UART:UART_inst|TX:uut0|state.start                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.985      ;
; 0.731 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.997      ;
; 0.768 ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.034      ;
; 0.769 ; UART:UART_inst|RX:uut1|state.bit1                           ; UART:UART_inst|RX:uut1|state.bit2                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.035      ;
; 0.783 ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.049      ;
; 0.792 ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.803 ; UART:UART_inst|RX:uut1|state.bit1                           ; UART:UART_inst|RX:uut1|reg[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.069      ;
; 0.813 ; UART:UART_inst|RX:uut1|state.bit5                           ; UART:UART_inst|RX:uut1|reg[5]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.079      ;
; 0.820 ; UART:UART_inst|RX:uut1|state.bit3                           ; UART:UART_inst|RX:uut1|reg[3]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.086      ;
; 0.824 ; UART:UART_inst|RX:uut1|state.bit4                           ; UART:UART_inst|RX:uut1|reg[4]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.090      ;
; 0.839 ; UART:UART_inst|RX:uut1|state.bit6                           ; UART:UART_inst|RX:uut1|state.bit7                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.105      ;
; 0.842 ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.108      ;
; 0.858 ; UART:UART_inst|RX:uut1|state.bit0                           ; UART:UART_inst|RX:uut1|reg[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.124      ;
; 0.861 ; UART:UART_inst|RX:uut1|state.bit2                           ; UART:UART_inst|RX:uut1|reg[2]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.127      ;
; 0.888 ; UART:UART_inst|RX:uut1|state.stop                           ; UART:UART_inst|RX:uut1|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.154      ;
; 0.892 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.158      ;
; 0.906 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.172      ;
; 0.915 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.181      ;
; 0.925 ; UART:UART_inst|TX:uut0|counter[12]                          ; UART:UART_inst|TX:uut0|counter[12]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.192      ;
; 0.933 ; UART:UART_inst|TX:uut0|state.bit6                           ; UART:UART_inst|TX:uut0|state.bit7                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.190      ;
; 0.962 ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.229      ;
; 0.973 ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.242      ;
; 0.979 ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.246      ;
; 0.980 ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.247      ;
; 0.985 ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.252      ;
; 0.986 ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.253      ;
; 0.987 ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.254      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------+
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[0]                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[1]                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[2]                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[3]                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[4]                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[5]                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[6]                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[7]                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit0                           ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit1                           ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit2                           ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit3                           ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit4                           ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit5                           ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit6                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|Txd                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit7                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.idle                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.start                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.stop                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[0]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[10]                          ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[11]                          ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[12]                          ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[1]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[2]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[3]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[4]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[5]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[6]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[7]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[8]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[9]                           ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse                ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|push_button_sync[0]  ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[10] ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[11] ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[12] ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[13] ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[14] ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[15] ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ;
; 4.710 ; 4.930        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[0]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[1]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[2]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[3]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[4]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[5]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[6]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[7]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_err                               ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[0]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[10]                          ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[11]                          ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[12]                          ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[1]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[2]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[3]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[4]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[5]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[6]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[7]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[8]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[9]                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[0]                               ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[1]                               ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[2]                               ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[3]                               ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[4]                               ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[5]                               ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[6]                               ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[7]                               ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit0                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit1                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit2                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit3                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit4                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit5                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit6                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit7                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.idle                           ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.start                          ;
; 4.711 ; 4.931        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.stop                           ;
; 4.880 ; 5.068        ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_err                               ;
; 4.880 ; 5.068        ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit0                           ;
; 4.880 ; 5.068        ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit1                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.087 ; 10.087       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Rxd         ; clock      ; 6.874 ; 7.362 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_data[*]  ; clock      ; 4.914 ; 5.248 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[0] ; clock      ; 4.559 ; 4.905 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[1] ; clock      ; 4.457 ; 4.795 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[2] ; clock      ; 4.439 ; 4.763 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[3] ; clock      ; 4.426 ; 4.755 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[4] ; clock      ; 4.663 ; 5.022 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[5] ; clock      ; 4.555 ; 4.887 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[6] ; clock      ; 4.914 ; 5.248 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[7] ; clock      ; 4.317 ; 4.624 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; send        ; clock      ; 4.749 ; 5.087 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Rxd         ; clock      ; -4.410 ; -4.806 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_data[*]  ; clock      ; -3.507 ; -3.793 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[0] ; clock      ; -3.754 ; -4.087 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[1] ; clock      ; -3.641 ; -3.958 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[2] ; clock      ; -3.639 ; -3.950 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[3] ; clock      ; -3.612 ; -3.919 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[4] ; clock      ; -3.854 ; -4.199 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[5] ; clock      ; -3.750 ; -4.069 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[6] ; clock      ; -4.095 ; -4.416 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[7] ; clock      ; -3.507 ; -3.793 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; send        ; clock      ; -3.907 ; -4.242 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Rx_busy     ; clock      ; 6.132  ; 5.958  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_data[*]  ; clock      ; 6.041  ; 5.871  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[0] ; clock      ; 4.630  ; 4.555  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[1] ; clock      ; 5.285  ; 5.153  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[2] ; clock      ; 5.313  ; 5.169  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[3] ; clock      ; 6.041  ; 5.871  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[4] ; clock      ; 4.827  ; 4.734  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[5] ; clock      ; 5.043  ; 5.012  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[6] ; clock      ; 4.292  ; 4.240  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[7] ; clock      ; 4.301  ; 4.247  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_err      ; clock      ; 4.747  ; 4.733  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_busy     ; clock      ; 8.164  ; 8.205  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Txd         ; clock      ; 13.528 ; 13.326 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Rx_busy     ; clock      ; 5.451  ; 5.283  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_data[*]  ; clock      ; 3.685  ; 3.633  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[0] ; clock      ; 4.011  ; 3.936  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[1] ; clock      ; 4.637  ; 4.509  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[2] ; clock      ; 4.663  ; 4.524  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[3] ; clock      ; 5.362  ; 5.198  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[4] ; clock      ; 4.197  ; 4.106  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[5] ; clock      ; 4.405  ; 4.373  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[6] ; clock      ; 3.685  ; 3.633  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[7] ; clock      ; 3.693  ; 3.639  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_err      ; clock      ; 4.121  ; 4.106  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_busy     ; clock      ; 7.403  ; 7.442  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Txd         ; clock      ; 12.606 ; 12.410 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 189.75 MHz ; 189.75 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.730 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.709 ; 0.000         ;
; clock                                                ; 9.887 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+-------+----------------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.730 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.180      ;
; 4.730 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.180      ;
; 4.730 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.180      ;
; 4.730 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.180      ;
; 4.730 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.180      ;
; 4.730 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.180      ;
; 4.730 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.180      ;
; 4.730 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.180      ;
; 4.730 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.180      ;
; 4.730 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 5.180      ;
; 4.811 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.105      ;
; 4.811 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.105      ;
; 4.811 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.105      ;
; 5.146 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.726      ;
; 5.146 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.726      ;
; 5.146 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.726      ;
; 5.146 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.726      ;
; 5.146 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.726      ;
; 5.146 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.726      ;
; 5.146 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.127     ; 4.726      ;
; 5.263 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.683      ;
; 5.263 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.683      ;
; 5.263 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.683      ;
; 5.263 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.683      ;
; 5.263 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.683      ;
; 5.263 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.683      ;
; 5.263 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.683      ;
; 5.263 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.683      ;
; 5.292 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.654      ;
; 5.292 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.654      ;
; 5.292 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.654      ;
; 5.292 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.654      ;
; 5.292 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.654      ;
; 5.292 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.654      ;
; 5.292 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.654      ;
; 5.292 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.654      ;
; 5.332 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 4.533      ;
; 5.332 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 4.533      ;
; 5.445 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.501      ;
; 5.445 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.501      ;
; 5.445 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.501      ;
; 5.445 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.501      ;
; 5.445 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.501      ;
; 5.445 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.501      ;
; 5.445 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.501      ;
; 5.445 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.501      ;
; 5.452 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.426      ;
; 5.452 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.426      ;
; 5.452 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.426      ;
; 5.452 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.426      ;
; 5.452 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.426      ;
; 5.452 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.426      ;
; 5.452 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.426      ;
; 5.544 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.402      ;
; 5.544 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.402      ;
; 5.544 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.402      ;
; 5.544 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.402      ;
; 5.544 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.402      ;
; 5.544 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.402      ;
; 5.544 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.402      ;
; 5.544 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 4.402      ;
; 5.551 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.396      ;
; 5.551 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.396      ;
; 5.551 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.396      ;
; 5.551 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.396      ;
; 5.551 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.396      ;
; 5.551 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.396      ;
; 5.551 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.396      ;
; 5.551 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.396      ;
; 5.551 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.396      ;
; 5.580 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.367      ;
; 5.580 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.367      ;
; 5.580 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.367      ;
; 5.580 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.367      ;
; 5.580 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.367      ;
; 5.580 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.367      ;
; 5.580 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.367      ;
; 5.580 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.367      ;
; 5.580 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.367      ;
; 5.621 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.257      ;
; 5.621 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.257      ;
; 5.621 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.257      ;
; 5.621 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.257      ;
; 5.621 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.257      ;
; 5.621 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.257      ;
; 5.621 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.257      ;
; 5.631 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.247      ;
; 5.631 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.247      ;
; 5.631 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.247      ;
; 5.631 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.247      ;
; 5.631 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.247      ;
; 5.631 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.247      ;
; 5.631 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.247      ;
; 5.638 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 4.233      ;
; 5.638 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 4.233      ;
; 5.733 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.214      ;
; 5.733 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.214      ;
; 5.733 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.214      ;
; 5.733 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.214      ;
; 5.733 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 4.214      ;
+-------+----------------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.354 ; UART:UART_inst|RX:uut1|Rx_err                               ; UART:UART_inst|RX:uut1|Rx_err                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART:UART_inst|RX:uut1|reg[7]                               ; UART:UART_inst|RX:uut1|reg[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART:UART_inst|RX:uut1|reg[6]                               ; UART:UART_inst|RX:uut1|reg[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART:UART_inst|RX:uut1|reg[5]                               ; UART:UART_inst|RX:uut1|reg[5]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART:UART_inst|RX:uut1|reg[4]                               ; UART:UART_inst|RX:uut1|reg[4]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART:UART_inst|RX:uut1|reg[3]                               ; UART:UART_inst|RX:uut1|reg[3]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART:UART_inst|RX:uut1|reg[2]                               ; UART:UART_inst|RX:uut1|reg[2]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART:UART_inst|RX:uut1|reg[1]                               ; UART:UART_inst|RX:uut1|reg[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART:UART_inst|RX:uut1|reg[0]                               ; UART:UART_inst|RX:uut1|reg[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART:UART_inst|RX:uut1|state.start                          ; UART:UART_inst|RX:uut1|state.start                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART:UART_inst|RX:uut1|state.idle                           ; UART:UART_inst|RX:uut1|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.356 ; UART:UART_inst|TX:uut0|state.start                          ; UART:UART_inst|TX:uut0|state.start                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; UART:UART_inst|TX:uut0|state.idle                           ; UART:UART_inst|TX:uut0|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.365 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.394 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.397 ; UART:UART_inst|RX:uut1|reg[4]                               ; UART:UART_inst|RX:uut1|Rx_data[4]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; UART:UART_inst|RX:uut1|reg[2]                               ; UART:UART_inst|RX:uut1|Rx_data[2]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; UART:UART_inst|RX:uut1|reg[5]                               ; UART:UART_inst|RX:uut1|Rx_data[5]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; UART:UART_inst|RX:uut1|reg[1]                               ; UART:UART_inst|RX:uut1|Rx_data[1]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; UART:UART_inst|RX:uut1|reg[0]                               ; UART:UART_inst|RX:uut1|Rx_data[0]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; button_debouncer:button_debouncer_inst|push_button_sync[0]  ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; UART:UART_inst|RX:uut1|state.start                          ; UART:UART_inst|RX:uut1|state.bit0                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; UART:UART_inst|TX:uut0|state.bit7                           ; UART:UART_inst|TX:uut0|state.stop                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.404 ; UART:UART_inst|TX:uut0|state.bit1                           ; UART:UART_inst|TX:uut0|state.bit2                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.645      ;
; 0.404 ; UART:UART_inst|TX:uut0|state.bit0                           ; UART:UART_inst|TX:uut0|state.bit1                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.645      ;
; 0.406 ; UART:UART_inst|TX:uut0|state.bit3                           ; UART:UART_inst|TX:uut0|state.bit4                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.647      ;
; 0.417 ; UART:UART_inst|RX:uut1|state.bit2                           ; UART:UART_inst|RX:uut1|state.bit3                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; UART:UART_inst|RX:uut1|state.bit0                           ; UART:UART_inst|RX:uut1|state.bit1                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.436 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.679      ;
; 0.531 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.774      ;
; 0.536 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.779      ;
; 0.549 ; UART:UART_inst|RX:uut1|reg[3]                               ; UART:UART_inst|RX:uut1|Rx_data[3]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; UART:UART_inst|RX:uut1|reg[7]                               ; UART:UART_inst|RX:uut1|Rx_data[7]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
; 0.551 ; UART:UART_inst|RX:uut1|reg[6]                               ; UART:UART_inst|RX:uut1|Rx_data[6]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.794      ;
; 0.554 ; UART:UART_inst|TX:uut0|state.idle                           ; UART:UART_inst|TX:uut0|Txd                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.795      ;
; 0.555 ; UART:UART_inst|TX:uut0|state.bit5                           ; UART:UART_inst|TX:uut0|state.bit6                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.796      ;
; 0.557 ; UART:UART_inst|TX:uut0|state.bit4                           ; UART:UART_inst|TX:uut0|state.bit5                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.798      ;
; 0.559 ; UART:UART_inst|TX:uut0|state.bit2                           ; UART:UART_inst|TX:uut0|state.bit3                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.800      ;
; 0.568 ; UART:UART_inst|RX:uut1|state.bit4                           ; UART:UART_inst|RX:uut1|state.bit5                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.811      ;
; 0.569 ; UART:UART_inst|RX:uut1|state.bit3                           ; UART:UART_inst|RX:uut1|state.bit4                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.812      ;
; 0.570 ; UART:UART_inst|RX:uut1|state.bit5                           ; UART:UART_inst|RX:uut1|state.bit6                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.813      ;
; 0.571 ; UART:UART_inst|RX:uut1|state.bit7                           ; UART:UART_inst|RX:uut1|state.stop                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.814      ;
; 0.590 ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.592 ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.593 ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.836      ;
; 0.599 ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.603 ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.610 ; UART:UART_inst|TX:uut0|state.stop                           ; UART:UART_inst|TX:uut0|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.851      ;
; 0.617 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.860      ;
; 0.618 ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.861      ;
; 0.621 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.864      ;
; 0.634 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.877      ;
; 0.636 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.879      ;
; 0.644 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.887      ;
; 0.659 ; UART:UART_inst|TX:uut0|state.idle                           ; UART:UART_inst|TX:uut0|state.start                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.900      ;
; 0.665 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.908      ;
; 0.691 ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.715 ; UART:UART_inst|RX:uut1|state.bit1                           ; UART:UART_inst|RX:uut1|state.bit2                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.716 ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.732 ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.746 ; UART:UART_inst|RX:uut1|state.bit1                           ; UART:UART_inst|RX:uut1|reg[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.988      ;
; 0.749 ; UART:UART_inst|RX:uut1|state.bit6                           ; UART:UART_inst|RX:uut1|state.bit7                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.992      ;
; 0.754 ; UART:UART_inst|RX:uut1|state.bit5                           ; UART:UART_inst|RX:uut1|reg[5]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.996      ;
; 0.761 ; UART:UART_inst|RX:uut1|state.bit3                           ; UART:UART_inst|RX:uut1|reg[3]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.003      ;
; 0.765 ; UART:UART_inst|RX:uut1|state.bit4                           ; UART:UART_inst|RX:uut1|reg[4]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.007      ;
; 0.781 ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.023      ;
; 0.798 ; UART:UART_inst|RX:uut1|state.bit0                           ; UART:UART_inst|RX:uut1|reg[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.040      ;
; 0.801 ; UART:UART_inst|RX:uut1|state.bit2                           ; UART:UART_inst|RX:uut1|reg[2]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.043      ;
; 0.804 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.047      ;
; 0.825 ; UART:UART_inst|RX:uut1|state.stop                           ; UART:UART_inst|RX:uut1|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.068      ;
; 0.826 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.069      ;
; 0.842 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.085      ;
; 0.851 ; UART:UART_inst|TX:uut0|counter[12]                          ; UART:UART_inst|TX:uut0|counter[12]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.094      ;
; 0.851 ; UART:UART_inst|TX:uut0|state.bit6                           ; UART:UART_inst|TX:uut0|state.bit7                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.085      ;
; 0.877 ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.120      ;
; 0.880 ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.123      ;
; 0.881 ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.124      ;
; 0.885 ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.129      ;
; 0.886 ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.129      ;
; 0.888 ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------+
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|Txd                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit7                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.idle                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.start                          ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.stop                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[0]                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[10]                          ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[11]                          ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[12]                          ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[1]                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[2]                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[3]                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[4]                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[5]                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[6]                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[7]                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[8]                           ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[9]                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[0]                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[1]                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[2]                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[3]                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[4]                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[5]                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[6]                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[7]                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_err                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[0]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[1]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[2]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[3]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[4]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[5]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[6]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[7]                               ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit0                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit1                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit2                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit3                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit4                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit5                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit6                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit7                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.idle                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.start                          ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.stop                           ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse                ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|push_button_sync[0]  ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[0]                               ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[1]                               ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[2]                               ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[3]                               ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[4]                               ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[5]                               ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[6]                               ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[7]                               ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit0                           ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit1                           ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit2                           ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit3                           ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit4                           ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit5                           ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit6                           ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[10] ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[11] ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[12] ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[13] ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[14] ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[15] ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ;
; 4.712 ; 4.930        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ;
; 4.713 ; 4.931        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[0]                           ;
; 4.713 ; 4.931        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[10]                          ;
; 4.713 ; 4.931        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[11]                          ;
; 4.713 ; 4.931        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[12]                          ;
; 4.713 ; 4.931        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[1]                           ;
; 4.713 ; 4.931        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[2]                           ;
; 4.713 ; 4.931        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[3]                           ;
; 4.713 ; 4.931        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[4]                           ;
; 4.713 ; 4.931        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[5]                           ;
; 4.713 ; 4.931        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[6]                           ;
; 4.713 ; 4.931        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[7]                           ;
; 4.713 ; 4.931        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[8]                           ;
; 4.713 ; 4.931        ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[9]                           ;
; 4.880 ; 5.066        ; 0.186          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[0]                           ;
; 4.880 ; 5.066        ; 0.186          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[10]                          ;
; 4.880 ; 5.066        ; 0.186          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[11]                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.916  ; 9.916        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 9.931  ; 9.931        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.068 ; 10.068       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.084 ; 10.084       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Rxd         ; clock      ; 6.076 ; 6.444 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_data[*]  ; clock      ; 4.305 ; 4.517 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[0] ; clock      ; 3.971 ; 4.209 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[1] ; clock      ; 3.879 ; 4.100 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[2] ; clock      ; 3.875 ; 4.079 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[3] ; clock      ; 3.854 ; 4.059 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[4] ; clock      ; 4.063 ; 4.324 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[5] ; clock      ; 3.966 ; 4.193 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[6] ; clock      ; 4.305 ; 4.517 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[7] ; clock      ; 3.763 ; 3.939 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; send        ; clock      ; 4.135 ; 4.360 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Rxd         ; clock      ; -3.852 ; -4.103 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_data[*]  ; clock      ; -3.044 ; -3.204 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[0] ; clock      ; -3.258 ; -3.485 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[1] ; clock      ; -3.156 ; -3.358 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[2] ; clock      ; -3.166 ; -3.360 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[3] ; clock      ; -3.132 ; -3.319 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[4] ; clock      ; -3.346 ; -3.594 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[5] ; clock      ; -3.253 ; -3.469 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[6] ; clock      ; -3.579 ; -3.781 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[7] ; clock      ; -3.044 ; -3.204 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; send        ; clock      ; -3.388 ; -3.610 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Rx_busy     ; clock      ; 5.676  ; 5.417  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_data[*]  ; clock      ; 5.585  ; 5.333  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[0] ; clock      ; 4.277  ; 4.164  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[1] ; clock      ; 4.874  ; 4.696  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[2] ; clock      ; 4.907  ; 4.709  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[3] ; clock      ; 5.585  ; 5.333  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[4] ; clock      ; 4.448  ; 4.322  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[5] ; clock      ; 4.643  ; 4.568  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[6] ; clock      ; 3.956  ; 3.877  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[7] ; clock      ; 3.965  ; 3.883  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_err      ; clock      ; 4.378  ; 4.322  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_busy     ; clock      ; 7.573  ; 7.447  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Txd         ; clock      ; 12.163 ; 12.337 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Rx_busy     ; clock      ; 5.049  ; 4.799  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_data[*]  ; clock      ; 3.398  ; 3.322  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[0] ; clock      ; 3.708  ; 3.598  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[1] ; clock      ; 4.279  ; 4.107  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[2] ; clock      ; 4.311  ; 4.119  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[3] ; clock      ; 4.961  ; 4.718  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[4] ; clock      ; 3.870  ; 3.747  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[5] ; clock      ; 4.057  ; 3.984  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[6] ; clock      ; 3.398  ; 3.322  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[7] ; clock      ; 3.407  ; 3.327  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_err      ; clock      ; 3.802  ; 3.748  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_busy     ; clock      ; 6.872  ; 6.750  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Txd         ; clock      ; 11.325 ; 11.491 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.938 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.181 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.780 ; 0.000         ;
; clock                                                ; 9.574 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+-------+----------------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.938 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.995      ;
; 6.938 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.995      ;
; 6.938 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.995      ;
; 6.938 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.995      ;
; 6.938 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.995      ;
; 6.938 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.995      ;
; 6.938 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.995      ;
; 6.938 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.995      ;
; 6.938 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.995      ;
; 6.938 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.995      ;
; 7.012 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.927      ;
; 7.012 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.927      ;
; 7.012 ; button_debouncer:button_debouncer_inst|pulse ; UART:UART_inst|TX:uut0|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.927      ;
; 7.348 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.543      ;
; 7.348 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.543      ;
; 7.348 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.543      ;
; 7.348 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.543      ;
; 7.348 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.543      ;
; 7.348 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.543      ;
; 7.348 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.543      ;
; 7.422 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 2.461      ;
; 7.422 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 2.461      ;
; 7.475 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.488      ;
; 7.475 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.488      ;
; 7.475 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.488      ;
; 7.475 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.488      ;
; 7.475 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.488      ;
; 7.475 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.488      ;
; 7.475 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.488      ;
; 7.475 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.488      ;
; 7.490 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.473      ;
; 7.490 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.473      ;
; 7.490 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.473      ;
; 7.490 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.473      ;
; 7.490 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.473      ;
; 7.490 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.473      ;
; 7.490 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.473      ;
; 7.490 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.473      ;
; 7.507 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.456      ;
; 7.507 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.456      ;
; 7.507 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.456      ;
; 7.507 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.456      ;
; 7.507 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.456      ;
; 7.507 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.456      ;
; 7.507 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.456      ;
; 7.507 ; UART:UART_inst|RX:uut1|counter[8]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.456      ;
; 7.529 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.368      ;
; 7.529 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.368      ;
; 7.563 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.400      ;
; 7.563 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.400      ;
; 7.563 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.400      ;
; 7.563 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.400      ;
; 7.563 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.400      ;
; 7.563 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.400      ;
; 7.563 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.400      ;
; 7.563 ; UART:UART_inst|RX:uut1|counter[7]            ; UART:UART_inst|RX:uut1|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 2.400      ;
; 7.575 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.322      ;
; 7.575 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.322      ;
; 7.575 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.322      ;
; 7.575 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.322      ;
; 7.575 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.322      ;
; 7.575 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.322      ;
; 7.575 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.322      ;
; 7.581 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.316      ;
; 7.581 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.316      ;
; 7.581 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.316      ;
; 7.581 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.316      ;
; 7.581 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.316      ;
; 7.581 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.316      ;
; 7.581 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.316      ;
; 7.603 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 2.286      ;
; 7.603 ; UART:UART_inst|TX:uut0|counter[2]            ; UART:UART_inst|TX:uut0|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 2.286      ;
; 7.644 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.320      ;
; 7.644 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.320      ;
; 7.644 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.320      ;
; 7.644 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.320      ;
; 7.644 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.320      ;
; 7.644 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.320      ;
; 7.644 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.320      ;
; 7.644 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.320      ;
; 7.644 ; UART:UART_inst|RX:uut1|counter[1]            ; UART:UART_inst|RX:uut1|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.320      ;
; 7.645 ; UART:UART_inst|TX:uut0|counter[9]            ; UART:UART_inst|TX:uut0|Txd         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 2.238      ;
; 7.649 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 2.240      ;
; 7.649 ; UART:UART_inst|TX:uut0|counter[6]            ; UART:UART_inst|TX:uut0|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 2.240      ;
; 7.655 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 2.234      ;
; 7.655 ; UART:UART_inst|TX:uut0|counter[11]           ; UART:UART_inst|TX:uut0|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 2.234      ;
; 7.658 ; UART:UART_inst|TX:uut0|counter[12]           ; UART:UART_inst|TX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.233      ;
; 7.658 ; UART:UART_inst|TX:uut0|counter[12]           ; UART:UART_inst|TX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.233      ;
; 7.658 ; UART:UART_inst|TX:uut0|counter[12]           ; UART:UART_inst|TX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.233      ;
; 7.658 ; UART:UART_inst|TX:uut0|counter[12]           ; UART:UART_inst|TX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.233      ;
; 7.658 ; UART:UART_inst|TX:uut0|counter[12]           ; UART:UART_inst|TX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.233      ;
; 7.658 ; UART:UART_inst|TX:uut0|counter[12]           ; UART:UART_inst|TX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.233      ;
; 7.658 ; UART:UART_inst|TX:uut0|counter[12]           ; UART:UART_inst|TX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.233      ;
; 7.659 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.305      ;
; 7.659 ; UART:UART_inst|RX:uut1|counter[12]           ; UART:UART_inst|RX:uut1|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 2.305      ;
+-------+----------------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.181 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|Rx_err                               ; UART:UART_inst|RX:uut1|Rx_err                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|reg[7]                               ; UART:UART_inst|RX:uut1|reg[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|reg[6]                               ; UART:UART_inst|RX:uut1|reg[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|reg[5]                               ; UART:UART_inst|RX:uut1|reg[5]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|reg[4]                               ; UART:UART_inst|RX:uut1|reg[4]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|reg[3]                               ; UART:UART_inst|RX:uut1|reg[3]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|reg[2]                               ; UART:UART_inst|RX:uut1|reg[2]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|reg[1]                               ; UART:UART_inst|RX:uut1|reg[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|reg[0]                               ; UART:UART_inst|RX:uut1|reg[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|state.start                          ; UART:UART_inst|RX:uut1|state.start                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART:UART_inst|RX:uut1|state.idle                           ; UART:UART_inst|RX:uut1|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; UART:UART_inst|TX:uut0|state.start                          ; UART:UART_inst|TX:uut0|state.start                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; UART:UART_inst|TX:uut0|state.idle                           ; UART:UART_inst|TX:uut0|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; UART:UART_inst|RX:uut1|reg[4]                               ; UART:UART_inst|RX:uut1|Rx_data[4]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; UART:UART_inst|RX:uut1|reg[2]                               ; UART:UART_inst|RX:uut1|Rx_data[2]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; UART:UART_inst|RX:uut1|reg[5]                               ; UART:UART_inst|RX:uut1|Rx_data[5]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; UART:UART_inst|RX:uut1|reg[1]                               ; UART:UART_inst|RX:uut1|Rx_data[1]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; button_debouncer:button_debouncer_inst|push_button_sync[0]  ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; UART:UART_inst|RX:uut1|state.start                          ; UART:UART_inst|RX:uut1|state.bit0                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; UART:UART_inst|TX:uut0|state.bit7                           ; UART:UART_inst|TX:uut0|state.stop                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; UART:UART_inst|RX:uut1|reg[0]                               ; UART:UART_inst|RX:uut1|Rx_data[0]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.194 ; UART:UART_inst|TX:uut0|state.bit1                           ; UART:UART_inst|TX:uut0|state.bit2                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.317      ;
; 0.195 ; UART:UART_inst|TX:uut0|state.bit3                           ; UART:UART_inst|TX:uut0|state.bit4                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.318      ;
; 0.196 ; UART:UART_inst|TX:uut0|state.bit0                           ; UART:UART_inst|TX:uut0|state.bit1                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.319      ;
; 0.198 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.324      ;
; 0.201 ; UART:UART_inst|RX:uut1|state.bit2                           ; UART:UART_inst|RX:uut1|state.bit3                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; UART:UART_inst|RX:uut1|state.bit0                           ; UART:UART_inst|RX:uut1|state.bit1                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.212 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.338      ;
; 0.262 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.264 ; UART:UART_inst|RX:uut1|reg[7]                               ; UART:UART_inst|RX:uut1|Rx_data[7]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; UART:UART_inst|RX:uut1|reg[3]                               ; UART:UART_inst|RX:uut1|Rx_data[3]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; UART:UART_inst|RX:uut1|reg[6]                               ; UART:UART_inst|RX:uut1|Rx_data[6]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.267 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; UART:UART_inst|TX:uut0|state.bit5                           ; UART:UART_inst|TX:uut0|state.bit6                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.391      ;
; 0.269 ; UART:UART_inst|TX:uut0|state.bit4                           ; UART:UART_inst|TX:uut0|state.bit5                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.392      ;
; 0.271 ; UART:UART_inst|TX:uut0|state.bit2                           ; UART:UART_inst|TX:uut0|state.bit3                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.394      ;
; 0.273 ; UART:UART_inst|RX:uut1|state.bit4                           ; UART:UART_inst|RX:uut1|state.bit5                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.398      ;
; 0.274 ; UART:UART_inst|RX:uut1|state.bit3                           ; UART:UART_inst|RX:uut1|state.bit4                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.399      ;
; 0.275 ; UART:UART_inst|RX:uut1|state.bit5                           ; UART:UART_inst|RX:uut1|state.bit6                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.400      ;
; 0.276 ; UART:UART_inst|RX:uut1|state.bit7                           ; UART:UART_inst|RX:uut1|state.stop                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.401      ;
; 0.287 ; UART:UART_inst|TX:uut0|state.idle                           ; UART:UART_inst|TX:uut0|Txd                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.411      ;
; 0.294 ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.421      ;
; 0.300 ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; UART:UART_inst|TX:uut0|state.stop                           ; UART:UART_inst|TX:uut0|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.306 ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.309 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.435      ;
; 0.313 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.439      ;
; 0.319 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.445      ;
; 0.319 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.445      ;
; 0.322 ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.448      ;
; 0.333 ; UART:UART_inst|RX:uut1|state.bit1                           ; UART:UART_inst|RX:uut1|state.bit2                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.458      ;
; 0.336 ; UART:UART_inst|TX:uut0|state.idle                           ; UART:UART_inst|TX:uut0|state.start                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.460      ;
; 0.340 ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.466      ;
; 0.344 ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.470      ;
; 0.349 ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.475      ;
; 0.350 ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.476      ;
; 0.361 ; UART:UART_inst|RX:uut1|state.bit1                           ; UART:UART_inst|RX:uut1|reg[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.485      ;
; 0.366 ; UART:UART_inst|RX:uut1|state.bit6                           ; UART:UART_inst|RX:uut1|state.bit7                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.491      ;
; 0.366 ; UART:UART_inst|RX:uut1|state.bit5                           ; UART:UART_inst|RX:uut1|reg[5]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.490      ;
; 0.369 ; UART:UART_inst|RX:uut1|state.bit4                           ; UART:UART_inst|RX:uut1|reg[4]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.493      ;
; 0.369 ; UART:UART_inst|RX:uut1|state.bit3                           ; UART:UART_inst|RX:uut1|reg[3]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.493      ;
; 0.376 ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.501      ;
; 0.381 ; UART:UART_inst|RX:uut1|state.bit0                           ; UART:UART_inst|RX:uut1|reg[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.505      ;
; 0.384 ; UART:UART_inst|RX:uut1|state.bit2                           ; UART:UART_inst|RX:uut1|reg[2]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.508      ;
; 0.402 ; UART:UART_inst|RX:uut1|state.stop                           ; UART:UART_inst|RX:uut1|state.idle                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.527      ;
; 0.403 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.529      ;
; 0.409 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.535      ;
; 0.410 ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.536      ;
; 0.416 ; UART:UART_inst|TX:uut0|counter[12]                          ; UART:UART_inst|TX:uut0|counter[12]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.542      ;
; 0.425 ; UART:UART_inst|TX:uut0|state.bit6                           ; UART:UART_inst|TX:uut0|state.bit7                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.541      ;
; 0.443 ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.568      ;
; 0.449 ; button_debouncer:button_debouncer_inst|sampling_counter[14] ; button_debouncer:button_debouncer_inst|sampling_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.453 ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; button_debouncer:button_debouncer_inst|sampling_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.578      ;
; 0.454 ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; button_debouncer:button_debouncer_inst|sampling_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.579      ;
; 0.456 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.582      ;
; 0.456 ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.581      ;
; 0.457 ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ; button_debouncer:button_debouncer_inst|pulse                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; button_debouncer:button_debouncer_inst|sampling_counter[11] ; button_debouncer:button_debouncer_inst|sampling_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.582      ;
; 0.459 ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.584      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------+
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[0]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[10]                          ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[11]                          ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[12]                          ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[1]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[2]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[3]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[4]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[5]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[6]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[7]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[8]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|counter[9]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[0]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[10]                          ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[11]                          ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[12]                          ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[1]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[2]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[3]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[4]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[5]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[6]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[7]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[8]                           ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|counter[9]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[0]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[1]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[2]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[3]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[4]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[5]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[6]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_data[7]                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|Rx_err                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[0]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[1]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[2]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[3]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[4]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[5]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[6]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|reg[7]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit0                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit1                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit2                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit3                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit4                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit5                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit6                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.bit7                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.idle                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.start                          ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|RX:uut1|state.stop                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|Txd                                  ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[0]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[1]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[2]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[3]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[4]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[5]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[6]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|reg[7]                               ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit0                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit1                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit2                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit3                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit4                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit5                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit6                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.bit7                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.idle                           ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.start                          ;
; 4.781 ; 4.997        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; UART:UART_inst|TX:uut0|state.stop                           ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[10] ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[11] ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[12] ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[13] ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[14] ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[15] ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[1]  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[2]  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[3]  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[4]  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[5]  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[6]  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[7]  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[8]  ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[9]  ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse                ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[0]     ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[1]     ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[2]     ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|pulse_counter[3]     ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|push_button_sync[0]  ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|push_button_sync[1]  ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[0]  ;
; 4.814 ; 4.998        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[10] ;
; 4.814 ; 4.998        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[11] ;
; 4.814 ; 4.998        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; button_debouncer:button_debouncer_inst|sampling_counter[12] ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Rxd         ; clock      ; 3.545 ; 4.182 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_data[*]  ; clock      ; 2.561 ; 3.158 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[0] ; clock      ; 2.390 ; 2.964 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[1] ; clock      ; 2.348 ; 2.936 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[2] ; clock      ; 2.319 ; 2.877 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[3] ; clock      ; 2.330 ; 2.914 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[4] ; clock      ; 2.450 ; 3.036 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[5] ; clock      ; 2.384 ; 2.953 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[6] ; clock      ; 2.561 ; 3.158 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[7] ; clock      ; 2.256 ; 2.829 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; send        ; clock      ; 2.458 ; 3.060 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Rxd         ; clock      ; -2.275 ; -2.927 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_data[*]  ; clock      ; -1.843 ; -2.403 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[0] ; clock      ; -1.977 ; -2.545 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[1] ; clock      ; -1.932 ; -2.507 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[2] ; clock      ; -1.909 ; -2.462 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[3] ; clock      ; -1.915 ; -2.485 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[4] ; clock      ; -2.034 ; -2.613 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[5] ; clock      ; -1.971 ; -2.534 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[6] ; clock      ; -2.142 ; -2.731 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[7] ; clock      ; -1.843 ; -2.403 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; send        ; clock      ; -2.024 ; -2.625 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Rx_busy     ; clock      ; 3.071 ; 3.207 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_data[*]  ; clock      ; 3.024 ; 3.152 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[0] ; clock      ; 2.378 ; 2.449 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[1] ; clock      ; 2.670 ; 2.763 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[2] ; clock      ; 2.673 ; 2.766 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[3] ; clock      ; 3.024 ; 3.152 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[4] ; clock      ; 2.454 ; 2.530 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[5] ; clock      ; 2.573 ; 2.685 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[6] ; clock      ; 2.208 ; 2.262 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[7] ; clock      ; 2.206 ; 2.261 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_err      ; clock      ; 2.423 ; 2.533 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_busy     ; clock      ; 4.158 ; 4.515 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Txd         ; clock      ; 7.659 ; 6.991 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Rx_busy     ; clock      ; 2.719 ; 2.850 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_data[*]  ; clock      ; 1.889 ; 1.942 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[0] ; clock      ; 2.055 ; 2.124 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[1] ; clock      ; 2.333 ; 2.423 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[2] ; clock      ; 2.337 ; 2.426 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[3] ; clock      ; 2.673 ; 2.797 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[4] ; clock      ; 2.126 ; 2.199 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[5] ; clock      ; 2.241 ; 2.349 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[6] ; clock      ; 1.891 ; 1.943 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[7] ; clock      ; 1.889 ; 1.942 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_err      ; clock      ; 2.097 ; 2.202 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_busy     ; clock      ; 3.764 ; 4.107 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Txd         ; clock      ; 7.161 ; 6.518 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 4.353 ; 0.181 ; N/A      ; N/A     ; 4.706               ;
;  clock                                                ; N/A   ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.353 ; 0.181 ; N/A      ; N/A     ; 4.706               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock                                                ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Rxd         ; clock      ; 6.874 ; 7.362 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_data[*]  ; clock      ; 4.914 ; 5.248 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[0] ; clock      ; 4.559 ; 4.905 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[1] ; clock      ; 4.457 ; 4.795 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[2] ; clock      ; 4.439 ; 4.763 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[3] ; clock      ; 4.426 ; 4.755 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[4] ; clock      ; 4.663 ; 5.022 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[5] ; clock      ; 4.555 ; 4.887 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[6] ; clock      ; 4.914 ; 5.248 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[7] ; clock      ; 4.317 ; 4.624 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; send        ; clock      ; 4.749 ; 5.087 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Rxd         ; clock      ; -2.275 ; -2.927 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_data[*]  ; clock      ; -1.843 ; -2.403 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[0] ; clock      ; -1.977 ; -2.545 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[1] ; clock      ; -1.932 ; -2.507 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[2] ; clock      ; -1.909 ; -2.462 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[3] ; clock      ; -1.915 ; -2.485 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[4] ; clock      ; -2.034 ; -2.613 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[5] ; clock      ; -1.971 ; -2.534 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[6] ; clock      ; -2.142 ; -2.731 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Tx_data[7] ; clock      ; -1.843 ; -2.403 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; send        ; clock      ; -2.024 ; -2.625 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+
; Rx_busy     ; clock      ; 6.132  ; 5.958  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_data[*]  ; clock      ; 6.041  ; 5.871  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[0] ; clock      ; 4.630  ; 4.555  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[1] ; clock      ; 5.285  ; 5.153  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[2] ; clock      ; 5.313  ; 5.169  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[3] ; clock      ; 6.041  ; 5.871  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[4] ; clock      ; 4.827  ; 4.734  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[5] ; clock      ; 5.043  ; 5.012  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[6] ; clock      ; 4.292  ; 4.240  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[7] ; clock      ; 4.301  ; 4.247  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_err      ; clock      ; 4.747  ; 4.733  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_busy     ; clock      ; 8.164  ; 8.205  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Txd         ; clock      ; 13.528 ; 13.326 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+
; Rx_busy     ; clock      ; 2.719 ; 2.850 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_data[*]  ; clock      ; 1.889 ; 1.942 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[0] ; clock      ; 2.055 ; 2.124 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[1] ; clock      ; 2.333 ; 2.423 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[2] ; clock      ; 2.337 ; 2.426 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[3] ; clock      ; 2.673 ; 2.797 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[4] ; clock      ; 2.126 ; 2.199 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[5] ; clock      ; 2.241 ; 2.349 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[6] ; clock      ; 1.891 ; 1.943 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  Rx_data[7] ; clock      ; 1.889 ; 1.942 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Rx_err      ; clock      ; 2.097 ; 2.202 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Tx_busy     ; clock      ; 3.764 ; 4.107 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Txd         ; clock      ; 7.161 ; 6.518 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Txd           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_data[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_data[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_data[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_data[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_data[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_data[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_data[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_data[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_err        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rxd                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Tx_data[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Tx_data[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Tx_data[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Tx_data[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Tx_data[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Tx_data[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Tx_data[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Tx_data[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; send                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_err        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_err        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_err        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1519     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1519     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 128   ; 128  ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition
    Info: Processing started: Sun Mar 20 11:42:52 2016
Info: Command: quartus_sta UART -c UART
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clock clock
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.353               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.706
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.706               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.891               0.000 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.730
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.730               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.709               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.887               0.000 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.938
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.938               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.780
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.780               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.574               0.000 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 749 megabytes
    Info: Processing ended: Sun Mar 20 11:43:11 2016
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:02


