 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s386
Version: M-2016.12-SP1
Date   : Mon Mar  6 16:00:42 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: DFF_0/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v0 (in)                                  0.00       2.00 r
  U95/Y (AND4X1_RVT)                       0.83       2.83 r
  U75/Y (AND2X1_RVT)                       0.24       3.07 r
  U101/Y (NAND3X0_RVT)                     0.78       3.85 f
  U102/Y (NAND2X0_RVT)                     0.07       3.92 r
  DFF_0/q_reg/D (DFFX1_RVT)                0.01       3.93 r
  data arrival time                                   3.93

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_0/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.06      10.29
  data required time                                 10.29
  -----------------------------------------------------------
  data required time                                 10.29
  data arrival time                                  -3.93
  -----------------------------------------------------------
  slack (MET)                                         6.36


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: DFF_1/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v0 (in)                                  0.00       2.00 r
  U95/Y (AND4X1_RVT)                       0.83       2.83 r
  U75/Y (AND2X1_RVT)                       0.24       3.07 r
  U105/Y (AO22X1_RVT)                      0.82       3.88 r
  DFF_1/q_reg/D (DFFX1_RVT)                0.01       3.90 r
  data arrival time                                   3.90

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -3.90
  -----------------------------------------------------------
  slack (MET)                                         6.40


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: DFF_5/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v0 (in)                                  0.00       2.00 r
  U95/Y (AND4X1_RVT)                       0.83       2.83 r
  U75/Y (AND2X1_RVT)                       0.24       3.07 r
  U98/Y (OA221X1_RVT)                      0.81       3.88 r
  DFF_5/q_reg/D (DFFX1_RVT)                0.01       3.89 r
  data arrival time                                   3.89

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_5/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -3.89
  -----------------------------------------------------------
  slack (MET)                                         6.41


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: DFF_4/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v0 (in)                                  0.00       2.00 r
  U95/Y (AND4X1_RVT)                       0.83       2.83 r
  U75/Y (AND2X1_RVT)                       0.24       3.07 r
  U112/Y (AO22X1_RVT)                      0.80       3.87 r
  DFF_4/q_reg/D (DFFX1_RVT)                0.01       3.88 r
  data arrival time                                   3.88

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_4/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -3.88
  -----------------------------------------------------------
  slack (MET)                                         6.42


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: DFF_3/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  v0 (in)                                  0.00       2.00 f
  U80/Y (INVX0_RVT)                        0.74       2.74 r
  U88/Y (NAND3X0_RVT)                      0.14       2.87 f
  U69/Y (OR2X1_RVT)                        0.15       3.02 f
  U122/Y (OA22X1_RVT)                      0.14       3.17 f
  U123/Y (NAND2X0_RVT)                     0.06       3.22 r
  DFF_3/q_reg/D (DFFX1_RVT)                0.01       3.24 r
  data arrival time                                   3.24

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_3/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -3.24
  -----------------------------------------------------------
  slack (MET)                                         7.06


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: DFF_2/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v0 (in)                                  0.00       2.00 r
  U116/Y (AND2X1_RVT)                      0.77       2.77 r
  U117/Y (OR2X1_RVT)                       0.07       2.83 r
  U118/Y (AO21X1_RVT)                      0.07       2.91 r
  U121/Y (NAND3X0_RVT)                     0.20       3.11 f
  DFF_2/q_reg/D (DFFX1_RVT)                0.01       3.12 f
  data arrival time                                   3.12

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.04      10.31
  data required time                                 10.31
  -----------------------------------------------------------
  data required time                                 10.31
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (MET)                                         7.19


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s386
Version: M-2016.12-SP1
Date   : Mon Mar  6 16:00:42 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_3/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/QN (DFFX1_RVT)               0.21       0.61 r
  U85/Y (AND3X1_RVT)                       2.00       2.61 r
  U88/Y (NAND3X0_RVT)                      0.36       2.98 f
  U69/Y (OR2X1_RVT)                        0.15       3.13 f
  U122/Y (OA22X1_RVT)                      0.14       3.27 f
  U123/Y (NAND2X0_RVT)                     0.06       3.33 r
  DFF_3/q_reg/D (DFFX1_RVT)                0.01       3.34 r
  data arrival time                                   3.34

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_3/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -3.34
  -----------------------------------------------------------
  slack (MET)                                         6.96


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_2/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/QN (DFFX1_RVT)               0.21       0.61 r
  U85/Y (AND3X1_RVT)                       2.00       2.61 r
  U119/Y (NAND3X0_RVT)                     0.37       2.99 f
  U120/Y (AO221X1_RVT)                     0.15       3.13 f
  U121/Y (NAND3X0_RVT)                     0.06       3.19 r
  DFF_2/q_reg/D (DFFX1_RVT)                0.01       3.20 r
  data arrival time                                   3.20

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.06      10.29
  data required time                                 10.29
  -----------------------------------------------------------
  data required time                                 10.29
  data arrival time                                  -3.20
  -----------------------------------------------------------
  slack (MET)                                         7.09


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_4/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/QN (DFFX1_RVT)               0.21       0.61 r
  U85/Y (AND3X1_RVT)                       2.00       2.61 r
  U72/Y (OA221X1_RVT)                      0.37       2.99 r
  U112/Y (AO22X1_RVT)                      0.10       3.09 r
  DFF_4/q_reg/D (DFFX1_RVT)                0.01       3.10 r
  data arrival time                                   3.10

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_4/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (MET)                                         7.20


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_0/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/QN (DFFX1_RVT)               0.21       0.61 r
  U76/Y (AND3X1_RVT)                       1.98       2.60 r
  U100/Y (AO22X1_RVT)                      0.09       2.68 r
  U101/Y (NAND3X0_RVT)                     0.07       2.75 f
  U102/Y (NAND2X0_RVT)                     0.07       2.82 r
  DFF_0/q_reg/D (DFFX1_RVT)                0.01       2.83 r
  data arrival time                                   2.83

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_0/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.06      10.29
  data required time                                 10.29
  -----------------------------------------------------------
  data required time                                 10.29
  data arrival time                                  -2.83
  -----------------------------------------------------------
  slack (MET)                                         7.46


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/QN (DFFX1_RVT)               0.21       0.61 r
  U103/Y (NAND3X0_RVT)                     1.96       2.57 f
  U104/Y (NAND3X0_RVT)                     0.07       2.64 r
  U105/Y (AO22X1_RVT)                      0.10       2.75 r
  DFF_1/q_reg/D (DFFX1_RVT)                0.01       2.76 r
  data arrival time                                   2.76

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -2.76
  -----------------------------------------------------------
  slack (MET)                                         7.54


  Startpoint: DFF_0/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_5/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_0/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_0/q_reg/QN (DFFX1_RVT)               0.20       0.60 r
  U75/Y (AND2X1_RVT)                       0.83       1.43 r
  U98/Y (OA221X1_RVT)                      0.81       2.24 r
  DFF_5/q_reg/D (DFFX1_RVT)                0.01       2.25 r
  data arrival time                                   2.25

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_5/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                         8.05


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s386
Version: M-2016.12-SP1
Date   : Mon Mar  6 16:00:42 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: v13_D_9 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/QN (DFFX1_RVT)               0.21       0.61 r
  U85/Y (AND3X1_RVT)                       2.00       2.61 r
  U86/Y (AND2X1_RVT)                       0.36       2.97 r
  U87/Y (NAND4X0_RVT)                      0.17       3.14 f
  U68/Y (OAI21X1_RVT)                      0.30       3.44 r
  v13_D_9 (out)                            0.01       3.45 r
  data arrival time                                   3.45

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -3.45
  -----------------------------------------------------------
  slack (MET)                                         4.50


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: v13_D_8 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/QN (DFFX1_RVT)               0.21       0.61 r
  U85/Y (AND3X1_RVT)                       2.00       2.61 r
  U86/Y (AND2X1_RVT)                       0.36       2.97 r
  U87/Y (NAND4X0_RVT)                      0.17       3.14 f
  U90/Y (NOR2X0_RVT)                       0.26       3.40 r
  v13_D_8 (out)                            0.01       3.41 r
  data arrival time                                   3.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -3.41
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: v13_D_11 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/QN (DFFX1_RVT)               0.21       0.61 r
  U85/Y (AND3X1_RVT)                       2.00       2.61 r
  U86/Y (AND2X1_RVT)                       0.36       2.97 r
  U87/Y (NAND4X0_RVT)                      0.17       3.14 f
  U125/Y (NAND3X0_RVT)                     0.23       3.37 r
  v13_D_11 (out)                           0.01       3.38 r
  data arrival time                                   3.38

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -3.38
  -----------------------------------------------------------
  slack (MET)                                         4.57


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: v13_D_12 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/QN (DFFX1_RVT)               0.21       0.61 r
  U85/Y (AND3X1_RVT)                       2.00       2.61 r
  U88/Y (NAND3X0_RVT)                      0.36       2.98 f
  U69/Y (OR2X1_RVT)                        0.15       3.13 f
  U89/Y (NOR3X0_RVT)                       0.15       3.28 r
  v13_D_12 (out)                           0.01       3.29 r
  data arrival time                                   3.29

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -3.29
  -----------------------------------------------------------
  slack (MET)                                         4.66


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: v13_D_10 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/QN (DFFX1_RVT)               0.21       0.61 r
  U85/Y (AND3X1_RVT)                       2.00       2.61 r
  U86/Y (AND2X1_RVT)                       0.36       2.97 r
  U92/Y (AND4X1_RVT)                       0.16       3.13 r
  v13_D_10 (out)                           0.01       3.14 r
  data arrival time                                   3.14

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -3.14
  -----------------------------------------------------------
  slack (MET)                                         4.81


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: v13_D_6 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/QN (DFFX1_RVT)               0.21       0.61 r
  U108/Y (AO22X1_RVT)                      1.98       2.59 r
  v13_D_6 (out)                            0.01       2.60 r
  data arrival time                                   2.60

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -2.60
  -----------------------------------------------------------
  slack (MET)                                         5.35


  Startpoint: DFF_0/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: v13_D_7 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_0/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_0/q_reg/QN (DFFX1_RVT)               0.20       0.60 r
  U75/Y (AND2X1_RVT)                       0.83       1.43 r
  U96/Y (OA221X1_RVT)                      0.81       2.23 r
  v13_D_7 (out)                            0.01       2.24 r
  data arrival time                                   2.24

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (MET)                                         5.71


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s386
Version: M-2016.12-SP1
Date   : Mon Mar  6 16:00:42 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_6 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v0 (in)                                  0.00       2.00 r
  U95/Y (AND4X1_RVT)                       0.83       2.83 r
  U75/Y (AND2X1_RVT)                       0.24       3.07 r
  U107/Y (AND2X1_RVT)                      0.79       3.86 r
  U108/Y (AO22X1_RVT)                      0.08       3.93 r
  v13_D_6 (out)                            0.01       3.94 r
  data arrival time                                   3.94

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -3.94
  -----------------------------------------------------------
  slack (MET)                                         4.01


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_7 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v0 (in)                                  0.00       2.00 r
  U95/Y (AND4X1_RVT)                       0.83       2.83 r
  U75/Y (AND2X1_RVT)                       0.24       3.07 r
  U96/Y (OA221X1_RVT)                      0.81       3.87 r
  v13_D_7 (out)                            0.01       3.88 r
  data arrival time                                   3.88

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -3.88
  -----------------------------------------------------------
  slack (MET)                                         4.07


  Startpoint: v4 (input port clocked by ideal_clock1)
  Endpoint: v13_D_11 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  v4 (in)                                  0.00       2.00 f
  U93/Y (NOR4X1_RVT)                       0.62       2.62 r
  U73/Y (INVX0_RVT)                        0.52       3.14 f
  U124/Y (AO221X1_RVT)                     0.27       3.41 f
  U125/Y (NAND3X0_RVT)                     0.05       3.46 r
  v13_D_11 (out)                           0.01       3.47 r
  data arrival time                                   3.47

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -3.47
  -----------------------------------------------------------
  slack (MET)                                         4.48


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_12 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  v0 (in)                                  0.00       2.00 f
  U80/Y (INVX0_RVT)                        0.74       2.74 r
  U88/Y (NAND3X0_RVT)                      0.14       2.87 f
  U69/Y (OR2X1_RVT)                        0.15       3.02 f
  U89/Y (NOR3X0_RVT)                       0.15       3.17 r
  v13_D_12 (out)                           0.01       3.18 r
  data arrival time                                   3.18

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -3.18
  -----------------------------------------------------------
  slack (MET)                                         4.77


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_9 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v0 (in)                                  0.00       2.00 r
  U87/Y (NAND4X0_RVT)                      0.81       2.81 f
  U68/Y (OAI21X1_RVT)                      0.30       3.11 r
  v13_D_9 (out)                            0.01       3.12 r
  data arrival time                                   3.12

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (MET)                                         4.83


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_8 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v0 (in)                                  0.00       2.00 r
  U87/Y (NAND4X0_RVT)                      0.81       2.81 f
  U90/Y (NOR2X0_RVT)                       0.26       3.07 r
  v13_D_8 (out)                            0.01       3.08 r
  data arrival time                                   3.08

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -3.08
  -----------------------------------------------------------
  slack (MET)                                         4.87


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_10 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v0 (in)                                  0.00       2.00 r
  U91/Y (AO21X1_RVT)                       0.79       2.79 r
  U92/Y (AND4X1_RVT)                       0.11       2.90 r
  v13_D_10 (out)                           0.01       2.91 r
  data arrival time                                   2.91

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -2.91
  -----------------------------------------------------------
  slack (MET)                                         5.04


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : s386
Version: M-2016.12-SP1
Date   : Mon Mar  6 16:00:42 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_3/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/QN (DFFX1_RVT)               0.21       0.61 r
  U85/Y (AND3X1_RVT)                       2.00       2.61 r
  U88/Y (NAND3X0_RVT)                      0.36       2.98 f
  U69/Y (OR2X1_RVT)                        0.15       3.13 f
  U122/Y (OA22X1_RVT)                      0.14       3.27 f
  U123/Y (NAND2X0_RVT)                     0.06       3.33 r
  DFF_3/q_reg/D (DFFX1_RVT)                0.01       3.34 r
  data arrival time                                   3.34

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_3/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -3.34
  -----------------------------------------------------------
  slack (MET)                                         6.96


1
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : s386
Version: M-2016.12-SP1
Date   : Mon Mar  6 16:00:42 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_0/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_0/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_0/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_0/q_reg/Q (DFFX1_RVT)                0.20       0.60 f
  U99/Y (NAND4X0_RVT)                      0.18       0.78 r
  U102/Y (NAND2X0_RVT)                     0.10       0.88 f
  DFF_0/q_reg/D (DFFX1_RVT)                0.01       0.89 f
  data arrival time                                   0.89

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  clock uncertainty                        0.05       0.45
  DFF_0/q_reg/CLK (DFFX1_RVT)              0.00       0.45 r
  library hold time                        0.00       0.45
  data required time                                  0.45
  -----------------------------------------------------------
  data required time                                  0.45
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.44


1
