---
layout:      project  # Must be set to project
date:        1 Jun 2016
title:       RISC-V CPU
caption:     Implementing a 3-stage RISC-V processor and peripheral circuits on the Xilinx Virtex-5 LXT ML505 FPGA.
image:
  path:      /assets/thumb/eecs151.webp
  srcset:
    755w:    /assets/thumb/eecs151.webp
    480w:    /assets/thumb/eecs151@480w.webp
    240w:    /assets/thumb/eecs151@240w.webp
description: >
  Implementing a 3-stage RISC-V processor and peripheral circuits on the Xilinx Virtex-5 LXT ML505 FPGA.
links:
  - title:   PDF
    url:     /assets/pdf/berkeley/AllenZeng-EECS151-Project-Report.pdf
featured:    false
sitemap:     true
keywords:
  - Implement 3-stage RISC-V processor
  - Xilinx Virtex-5 LXT ML505 FPGA
  - Processor runs at more than 50MHz
  - Capable of running BIOS
  - loading and executing programs
  - RISC pipeline
  - Memory hierarchy
  - BMEM
  - IMEM
  - DMEM
  - Pipelining locations
  - CPU modules
  - Register File
  - Arithmetic Logic Unit (ALU)
  - Block RAM
  - Memory-mapped IO for UART
  - Tone Generator
  - AC97 Audio, I2C
  - DVI Controller
  - UART communication
  - FIFOs for GPIO buttons and AC97 Controller
  - clock domains
  - VGA output
  - framebuffer for video data
---

RISC-V CPU
: [PDF](/assets/pdf/berkeley/AllenZeng-EECS151-Project-Report.pdf){:.no-push-state}

<object data="/assets/pdf/berkeley/AllenZeng-EECS151-Project-Report.pdf" width="100%" height="1000" type="application/pdf"></object>
