!SESSION 2023-10-13 01:27:41.124 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2023-10-13 01:28:10.607
!MESSAGE Referenced part does not exist yet: org.eclipse.ui.views.TaskList.

!ENTRY org.eclipse.ui 4 4 2023-10-13 01:28:11.304
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:28:18.839
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:28:18.839
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:28:18.839
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:28:18.841
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:28:18.841
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:28:18.853
!MESSAGE XSCT Command: [setws D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:28:19.329
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:28:19.330
!MESSAGE XSCT command with result: [setws D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk], Result: [null, ]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:28:19.330
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:28:19.330
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/Vitis/2020.1/data]. Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 1 0 2023-10-13 01:28:51.715
!MESSAGE Opening file dialog using preferences. Current path: C:\Xilinx\Vitis\2020.1\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:29:02.736
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:29:04.215
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:29:04.239
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:29:04.247
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa], Result: [null, {"adcDecodeLVDS_0": {"hier_name": "adcDecodeLVDS_0",
"type": "adcDecodeLVDS",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_200M": {"hier_name": "rst_ps7_0_200M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:29:04.329
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:29:04.340
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:29:04.361
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:29:04.362
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Fri Oct 13 01:21:48 2023",
"vivado_version": "2020.1",
"part": "xc7z010clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:29:12.276
!MESSAGE XSCT Command: [platform create -name {ltc2264_plat} -hw {D:\fpga_work\ltc2264_adc_test\design_1_wrapper.xsa} -proc {ps7_cortexa9_0} -os {standalone} -out {D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk};platform write], Thread: ModalContext

!ENTRY org.eclipse.cdt.core 1 0 2023-10-13 01:29:12.448
!MESSAGE Indexed 'ltc2264_plat' (0 sources, 0 headers) in 0.002 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:29:24.354
!MESSAGE XSCT command with result: [platform create -name {ltc2264_plat} -hw {D:\fpga_work\ltc2264_adc_test\design_1_wrapper.xsa} -proc {ps7_cortexa9_0} -os {standalone} -out {D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk};platform write], Result: [null, Successfully saved  the platform at "D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:29:25.645
!MESSAGE XSCT Command: [platform read {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\platform.spr}], Thread: Worker-3: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:29:25.656
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-2: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:29:27.737
!MESSAGE XSCT command with result: [platform read {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\platform.spr}], Result: [null, ]. Thread: Worker-3: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:29:27.737
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-2: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:29:27.738
!MESSAGE XSCT Command: [platform active {ltc2264_plat}], Thread: Worker-3: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:29:27.739
!MESSAGE XSCT command with result: [platform active {ltc2264_plat}], Result: [null, ]. Thread: Worker-3: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:23.437
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:23.470
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:23.479
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/chano/AppData/Local/Temp/hwspec_design_1_wrapper1845301634223191773/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:25.197
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/chano/AppData/Local/Temp/hwspec_design_1_wrapper1845301634223191773/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:25.197
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/chano/AppData/Local/Temp/hwspec_design_1_wrapper1845301634223191773/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:25.205
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/chano/AppData/Local/Temp/hwspec_design_1_wrapper1845301634223191773/design_1_wrapper.xsa], Result: [null, {"adcDecodeLVDS_0": {"hier_name": "adcDecodeLVDS_0",
"type": "adcDecodeLVDS",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_200M": {"hier_name": "rst_ps7_0_200M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:25.380
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:27.084
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:27.085
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:27.092
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"adcDecodeLVDS_0": {"hier_name": "adcDecodeLVDS_0",
"type": "adcDecodeLVDS",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_200M": {"hier_name": "rst_ps7_0_200M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:27.093
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/chano/AppData/Local/Temp/hwspec_design_1_wrapper1845301634223191773/design_1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:27.107
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/chano/AppData/Local/Temp/hwspec_design_1_wrapper1845301634223191773/design_1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:27.108
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/chano/AppData/Local/Temp/hwspec_design_1_wrapper1845301634223191773/design_1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:27.114
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/chano/AppData/Local/Temp/hwspec_design_1_wrapper1845301634223191773/design_1_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:36.104
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:36.107
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:36.108
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:36.110
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:37.868
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:37.887
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:37.888
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:37.890
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:37.891
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:37.902
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:37.904
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:37.906
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_quad_spi_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_globaltimer_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_slcr_0 ps7_uart_0 ps7_xadc_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:37.906
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:37.916
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.6",
},
"axi_quad_spi_0": {"name": "spi",
"ver": "4.6",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.7",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.1",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.6",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.6",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.6",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.1",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.1",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.2",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.2",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.2",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.9",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.4",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.9",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:37.918
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:38.032
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"adcDecodeLVDS_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"gpio_v4_6": {"name": "gpio",
"version": "4.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_quad_spi_0": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"spi_v4_6": {"name": "spi",
"version": "4.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/spi_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ila_0": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"rst_ps7_0_200M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"rst_ps7_0_50M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_uart_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"uartps_v3_9": {"name": "uartps",
"version": "3.9",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_cortexa9_v2_9": {"name": "cpu_cortexa9",
"version": "2.9",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_cortexa9_v2_9": {"name": "cpu_cortexa9",
"version": "2.9",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ddrps_v1_1": {"name": "ddrps",
"version": "1.1",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"devcfg_v3_6": {"name": "devcfg",
"version": "3.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"xadcps_v2_4": {"name": "xadcps",
"version": "2.4",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"coresightps_dcc_v1_7": {"name": "coresightps_dcc",
"version": "1.7",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"dmaps_v2_6": {"name": "dmaps",
"version": "2.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scugic_v4_2": {"name": "scugic",
"version": "4.2",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scutimer_v2_2": {"name": "scutimer",
"version": "2.2",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scuwdt_v2_2": {"name": "scuwdt",
"version": "2.2",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"dmaps_v2_6": {"name": "dmaps",
"version": "2.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:38.034
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:38.036
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:38.037
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:38.055
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:38.106
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:38.108
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:38.108
!MESSAGE XSCT Command: [::hsi::utils::opensw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:38.119
!MESSAGE XSCT command with result: [::hsi::utils::opensw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:38.120
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss -app hello_world -processor ps7_cortexa9_0 -os standalone -dir D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:38.192
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss -app hello_world -processor ps7_cortexa9_0 -os standalone -dir D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:38.279
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:38.311
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:38.312
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:38.313
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Fri Oct 13 01:21:48 2023",
"vivado_version": "2020.1",
"part": "xc7z010clg400-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:38.315
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:42.598
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:42.827
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:42.828
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2023-10-13 01:35:42.875
!MESSAGE Generating MD5 hash for file: D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\export\ltc2264_plat\sw\ltc2264_plat\standalone_domain\system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2023-10-13 01:35:43.406
!MESSAGE Indexed 'ltc2264_app' (2 sources, 50 headers) in 0.199 sec: 1,443 declarations; 2,160 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2023-10-13 01:35:43.410
!MESSAGE Indexed 'ltc2264_app_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:43.825
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/chano/AppData/Local/Temp/hwspec_design_1_wrapper1845301634223191773/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:35:43.854
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/chano/AppData/Local/Temp/hwspec_design_1_wrapper1845301634223191773/design_1_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:08.776
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss ], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:08.779
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:08.780
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:08.785
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-10-13 01:36:08.786
!MESSAGE Generating MD5 hash for file: D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\export\ltc2264_plat\sw\ltc2264_plat\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:08.788
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:08.791
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-0: Build Project

!ENTRY org.eclipse.launchbar.core 2 0 2023-10-13 01:36:33.087
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-10-13 01:36:33.088
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2023-10-13 01:36:33.088
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.841
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.845
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "666.666666",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "200",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
}]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.846
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.874
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_quad_spi_0": {"SRR": {"description": "Software Reset Register",
"address_offset": "0x40",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Reset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199168,
},
"SPICR": {"description": "SPI Control Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"LOOP": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Local loopback mode
Enables local loopback operation and is functional only in standard SPI master mode.
When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "SPI system enable
When set to:
  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.
  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master (SPI master mode)
Setting this bit configures the SPI device as a master or a slave.
When set to:
  0 - Slave configuration.
  1 - Master configuration.
In dual/quad SPI mode only the master mode of the core is allowed.
Standard Slave mode is not supported for SCK ratio = 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Clock polarity
Setting this bit defines clock polarity.
When set to:
  0 - Active-High clock; SCK idles Low.
  1 - Active-Low clock; SCK idles High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPHA": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Clock phase
Setting this bit selects one of two fundamentally different transfer formats.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO reset
When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Reset": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO reset
When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Manual_Slave_Select_Assertion_Enable": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Manual slave select assertion enable
This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).
This bit has no effect on slave operation.
When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Transaction_Inhibit": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Master transaction inhibit
This bit inhibits master transactions.
This bit has no effect on slave operation.
When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LSB_First": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "LSB first
This bit selects LSB first data transfer format.
The default transfer format is MSB first.
When set to:
  0 - MSB first transfer format.
  1 - LSB first transfer format.
In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199200,
},
"SPISR": {"description": "SPI Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Empty.
When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.
Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receive full.
When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.
Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit empty.
When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.
The occupancy of the FIFO is decremented with the completion of each SPI transfer.
Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit full.
When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.
Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MODF": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. 
A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Select": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Mode_Select flag.
This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.
1 - Default in standard mode.
0 - Asserted when core configured in slave mode and selected by external SPI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA_Error flag.
When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.
These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_mode_error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode error flag.
When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error flag.
When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error flag.
When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Command error flag.
When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199204,
},
"SPI_SSR": {"description": "SPI Slave Select Register",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Selected_Slave": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Active-Low, one-hot encoded slave select
The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199216,
},
"SPI_TXFIFO_OR": {"description": "SPI Transmit FIFO Occupancy Register",
"address_offset": "0x74",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy.
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199220,
},
"SPI_RXFIFO_OR": {"description": "SPI Receive FIFO Occupancy Register",
"address_offset": "0x78",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy. 
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199224,
},
"DGIER": {"description": "Device Global Interrupt Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable.
Allows passing all individually enabled interrupts to the interrupt controller.
When set to:   0 - Disabled.   1 - Enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199208,
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199212,
},
"IPISR": {"description": "IP Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.
This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
It is set when the last byte of data has been transferred out to the external flash memory.
In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.
In master mode if this bit is set to 1, no more SPI transfers are permitted
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO underrun.
This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.
This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).
With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO overrun.
This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.
This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXFIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.
In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. 
In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.
Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave select mode.
The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. 
This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.
Note: This bit is applicable only in standard SPI slave mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR not empty.
The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.
This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.
Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The CPOL - CPHA control register bits are set to 01 or 10.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The core is configured in master = 0 in control register (SPICR(2)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The LSB First bit in the control register (SPICR) is set to 1.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error.
This flag is asserted when:
  The core is configured in dual or quad SPI transfer mode and
  The LOOP bit is set in control register (SPICR(0)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command error.
This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.
In standard SPI mode this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199136,
},
"IPIER": {"description": "IP Interrupt Enable Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit FIFO underrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO overrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.
In master mode, setting this bit has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.
If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.
This bit has no significance in dual or quad mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.880
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.893
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.894
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.897
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.897
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.899
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.899
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.910
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.910
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.912
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.912
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.913
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.914
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.914
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.916
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.926
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.927
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.958
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_quad_spi_0": {"SRR": {"description": "Software Reset Register",
"address_offset": "0x40",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Reset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199168,
},
"SPICR": {"description": "SPI Control Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"LOOP": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Local loopback mode
Enables local loopback operation and is functional only in standard SPI master mode.
When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "SPI system enable
When set to:
  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.
  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master (SPI master mode)
Setting this bit configures the SPI device as a master or a slave.
When set to:
  0 - Slave configuration.
  1 - Master configuration.
In dual/quad SPI mode only the master mode of the core is allowed.
Standard Slave mode is not supported for SCK ratio = 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Clock polarity
Setting this bit defines clock polarity.
When set to:
  0 - Active-High clock; SCK idles Low.
  1 - Active-Low clock; SCK idles High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPHA": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Clock phase
Setting this bit selects one of two fundamentally different transfer formats.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO reset
When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Reset": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO reset
When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Manual_Slave_Select_Assertion_Enable": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Manual slave select assertion enable
This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).
This bit has no effect on slave operation.
When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Transaction_Inhibit": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Master transaction inhibit
This bit inhibits master transactions.
This bit has no effect on slave operation.
When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LSB_First": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "LSB first
This bit selects LSB first data transfer format.
The default transfer format is MSB first.
When set to:
  0 - MSB first transfer format.
  1 - LSB first transfer format.
In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199200,
},
"SPISR": {"description": "SPI Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Empty.
When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.
Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receive full.
When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.
Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit empty.
When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.
The occupancy of the FIFO is decremented with the completion of each SPI transfer.
Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit full.
When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.
Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MODF": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. 
A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Select": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Mode_Select flag.
This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.
1 - Default in standard mode.
0 - Asserted when core configured in slave mode and selected by external SPI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA_Error flag.
When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.
These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_mode_error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode error flag.
When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error flag.
When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error flag.
When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Command error flag.
When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199204,
},
"SPI_SSR": {"description": "SPI Slave Select Register",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Selected_Slave": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Active-Low, one-hot encoded slave select
The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199216,
},
"SPI_TXFIFO_OR": {"description": "SPI Transmit FIFO Occupancy Register",
"address_offset": "0x74",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy.
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199220,
},
"SPI_RXFIFO_OR": {"description": "SPI Receive FIFO Occupancy Register",
"address_offset": "0x78",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy. 
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199224,
},
"DGIER": {"description": "Device Global Interrupt Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable.
Allows passing all individually enabled interrupts to the interrupt controller.
When set to:   0 - Disabled.   1 - Enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199208,
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199212,
},
"IPISR": {"description": "IP Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.
This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
It is set when the last byte of data has been transferred out to the external flash memory.
In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.
In master mode if this bit is set to 1, no more SPI transfers are permitted
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO underrun.
This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.
This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).
With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO overrun.
This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.
This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXFIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.
In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. 
In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.
Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave select mode.
The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. 
This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.
Note: This bit is applicable only in standard SPI slave mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR not empty.
The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.
This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.
Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The CPOL - CPHA control register bits are set to 01 or 10.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The core is configured in master = 0 in control register (SPICR(2)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The LSB First bit in the control register (SPICR) is set to 1.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error.
This flag is asserted when:
  The core is configured in dual or quad SPI transfer mode and
  The LOOP bit is set in control register (SPICR(0)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command error.
This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.
In standard SPI mode this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199136,
},
"IPIER": {"description": "IP Interrupt Enable Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit FIFO underrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO overrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.
In master mode, setting this bit has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.
If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.
This bit has no significance in dual or quad mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.960
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.970
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.972
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.973
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.973
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.974
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.975
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.976
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.987
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.989
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.989
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.990
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.990
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.991
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.994
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa bit], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.995
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa bit], Result: [null, design_1_wrapper.bit]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:33.995
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY org.eclipse.tcf 4 0 2023-10-13 01:36:40.346
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:40.394
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:40.397
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:40.549
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-HS1 210512180081 (error DR shift through all zeroes)]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:40.552
!MESSAGE XSCT Command: [version -server], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:40.553
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:40.555
!MESSAGE XSCT Command: [version], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:40.555
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:40.573
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:40.579
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-HS1 210512180081 (error DR shift through all zeroes)]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:40.580
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081 (error DR shift through all zeroes)" && level==1}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:43.601
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081 (error DR shift through all zeroes)" && level==1}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:46.603
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081 (error DR shift through all zeroes)" && level==1}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:36:49.622
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081 (error DR shift through all zeroes)" && level==1}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY org.eclipse.tcf 4 0 2023-10-13 01:37:10.712
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2023-10-13 01:44:21.382
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:42.918
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:42.919
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:42.919
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:42.937
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3  Platform Cable USB 00001a2b007501]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:42.937
!MESSAGE XSCT Command: [version -server], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:42.938
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:42.938
!MESSAGE XSCT Command: [version], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:42.939
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:42.939
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:42.952
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3  Platform Cable USB 00001a2b007501]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:42.953
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:42.969
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:42.970
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:42.977
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3  Platform Cable USB 00001a2b007501]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:42.977
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:42.992
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:42.993
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.001
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3  Platform Cable USB 00001a2b007501]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.001
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.016
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.020
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.025
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3  Platform Cable USB 00001a2b007501]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.025
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.044
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.047
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.053
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3  Platform Cable USB 00001a2b007501]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.055
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.071
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.073
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.077
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3  Platform Cable USB 00001a2b007501]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.079
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.098
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.099
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.116
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.117
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.131
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 6000000]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.132
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.142
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.142
!MESSAGE XSCT Command: [rst -system], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.252
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:43.254
!MESSAGE XSCT Command: [after 3000], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.258
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.290
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.301
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.301
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.316
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.321
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.322
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.322
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.336
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.337
!MESSAGE XSCT Command: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.337
!MESSAGE XSCT command with result: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.337
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.351
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.352
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.368
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.369
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 4], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.370
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 4], Result: [null, jsn-DLC9LP-00001a2b007501-4ba00477-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.371
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 5], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.383
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 5], Result: [null, jsn-DLC9LP-00001a2b007501-13722093-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.387
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.416
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:46.416
!MESSAGE XSCT Command: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:51.011
!MESSAGE XSCT command with result: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:51.047
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:51.059
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:51.059
!MESSAGE XSCT Command: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:51.200
!MESSAGE XSCT command with result: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_3]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:51.200
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:51.202
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:51.203
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:51.210
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:51.211
!MESSAGE XSCT Command: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:51.215
!MESSAGE XSCT command with result: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:51.216
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:51.763
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:51.765
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:51.780
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:51.780
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:51.804
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:51.804
!MESSAGE XSCT Command: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:52.400
!MESSAGE XSCT command with result: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:52.401
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:52.514
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:52.643
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:52.660
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:52.661
!MESSAGE XSCT Command: [con], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:44:52.694
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:49:58.722
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss ], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:49:58.727
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:49:58.728
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:49:58.731
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-10-13 01:49:58.732
!MESSAGE Generating MD5 hash for file: D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\export\ltc2264_plat\sw\ltc2264_plat\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:49:58.733
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:49:58.734
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-11: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:05.232
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-189

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:05.252
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-189

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.260
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.264
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.266
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.276
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.277
!MESSAGE XSCT Command: [version -server], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.278
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.278
!MESSAGE XSCT Command: [version], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.279
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.279
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.290
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.290
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.305
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.306
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.313
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.313
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.329
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.329
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.334
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.334
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.348
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.348
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.352
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.353
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.366
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.367
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.372
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.372
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.387
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.387
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.391
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.391
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.406
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.407
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.422
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Result: [null, ]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.422
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.436
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 6000000]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.436
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.446
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.447
!MESSAGE XSCT Command: [rst -system], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.555
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:06.555
!MESSAGE XSCT Command: [after 3000], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:09.563
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:09.586
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:09.604
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:09.604
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:09.621
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:09.622
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:09.651
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:09.651
!MESSAGE XSCT Command: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:14.266
!MESSAGE XSCT command with result: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:14.300
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:14.310
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:14.311
!MESSAGE XSCT Command: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:14.324
!MESSAGE XSCT command with result: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_3]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:14.325
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:14.326
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:14.326
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:14.341
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:14.341
!MESSAGE XSCT Command: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:14.344
!MESSAGE XSCT command with result: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:14.344
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:14.902
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:14.903
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:14.928
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:14.929
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:14.937
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:14.938
!MESSAGE XSCT Command: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:15.507
!MESSAGE XSCT command with result: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Result: [null, ]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:15.508
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:15.624
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:15.684
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:15.711
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:15.712
!MESSAGE XSCT Command: [con], Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:15.749
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-16: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:59.940
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-238

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:50:59.960
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-238

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:00.968
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:00.975
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:00.975
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:00.988
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:00.988
!MESSAGE XSCT Command: [version -server], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:00.989
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:00.989
!MESSAGE XSCT Command: [version], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:00.989
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:00.990
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.000
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.000
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.018
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.018
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.024
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.024
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.043
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.044
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.049
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.049
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.066
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.066
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.072
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.072
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.087
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.087
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.092
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.092
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.112
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.112
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.117
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.117
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.132
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.133
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.147
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Result: [null, ]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.148
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.148
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 6000000]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.151
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.163
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.163
!MESSAGE XSCT Command: [rst -system], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.279
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:01.279
!MESSAGE XSCT Command: [after 3000], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:04.287
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:04.312
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:04.329
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:04.330
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:04.343
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:04.344
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:04.371
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:04.371
!MESSAGE XSCT Command: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:08.965
!MESSAGE XSCT command with result: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:08.991
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:09.004
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:09.005
!MESSAGE XSCT Command: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:09.022
!MESSAGE XSCT command with result: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_3]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:09.023
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:09.025
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:09.029
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:09.037
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:09.037
!MESSAGE XSCT Command: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:09.039
!MESSAGE XSCT command with result: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:09.039
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:09.479
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:09.480
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:09.506
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:09.507
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:09.514
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:09.515
!MESSAGE XSCT Command: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:10.077
!MESSAGE XSCT command with result: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Result: [null, ]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:10.077
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:10.202
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:10.284
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:10.292
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:10.292
!MESSAGE XSCT Command: [con], Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:51:10.331
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-18: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:29.408
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-345

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:29.427
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-345

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.442
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.458
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.460
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.471
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.471
!MESSAGE XSCT Command: [version -server], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.472
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.472
!MESSAGE XSCT Command: [version], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.473
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.473
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.483
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.484
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.497
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.498
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.504
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.504
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.518
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.519
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.523
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.524
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.541
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.541
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.548
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.548
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.563
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.563
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.568
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.568
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.582
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.583
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.589
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.589
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.603
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.604
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.619
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Result: [null, ]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.620
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.620
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 6000000]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.622
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.632
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.632
!MESSAGE XSCT Command: [rst -system], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.743
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:30.743
!MESSAGE XSCT Command: [after 3000], Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:33.372
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss ], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:33.755
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-15: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:33.759
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:33.759
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:33.764
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-10-13 01:56:33.764
!MESSAGE Generating MD5 hash for file: D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\export\ltc2264_plat\sw\ltc2264_plat\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:33.764
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:33.766
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:33.778
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:33.795
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:33.795
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:33.808
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:33.810
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:33.837
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:33.839
!MESSAGE XSCT Command: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:38.431
!MESSAGE XSCT command with result: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:45.641
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss ], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:45.643
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:45.645
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:45.647
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-10-13 01:56:45.647
!MESSAGE Generating MD5 hash for file: D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\export\ltc2264_plat\sw\ltc2264_plat\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:45.648
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:45.649
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.136
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.136
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.137
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.143
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.144
!MESSAGE XSCT Command: [version -server], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.145
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.145
!MESSAGE XSCT Command: [version], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.145
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.145
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.158
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.158
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.174
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.174
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.179
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.179
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.194
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.194
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.200
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.200
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.214
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.214
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.220
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.220
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.235
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.235
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.241
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.241
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.256
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.258
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.263
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.263
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.277
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.278
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.291
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Result: [null, ]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.293
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.297
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 6000000]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.299
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.312
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.313
!MESSAGE XSCT Command: [rst -system], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.433
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:50.433
!MESSAGE XSCT Command: [after 3000], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:53.443
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:53.464
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:53.488
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:53.488
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:53.502
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:53.503
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:53.530
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:53.530
!MESSAGE XSCT Command: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:58.119
!MESSAGE XSCT command with result: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:58.146
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:58.175
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:58.176
!MESSAGE XSCT Command: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:58.212
!MESSAGE XSCT command with result: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_3]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:58.213
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:58.214
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:58.214
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:58.221
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:58.222
!MESSAGE XSCT Command: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:58.223
!MESSAGE XSCT command with result: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:58.223
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:58.683
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:58.683
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:58.689
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:58.691
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:58.699
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:58.699
!MESSAGE XSCT Command: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:59.283
!MESSAGE XSCT command with result: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Result: [null, ]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:59.283
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:59.405
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:59.506
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:59.514
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:59.514
!MESSAGE XSCT Command: [con], Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 01:56:59.557
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-17: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:05:34.507
!MESSAGE XSCT Command: [platform config -updatehw {D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa}], Thread: Worker-13: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:05:38.399
!MESSAGE XSCT command with result: [platform config -updatehw {D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-13: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:05:39.529
!MESSAGE XSCT Command: [platform read {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\platform.spr}], Thread: Worker-21: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:05:39.529
!MESSAGE XSCT Command: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-20: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:05:41.330
!MESSAGE XSCT command with result: [platform read {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\platform.spr}], Result: [null, ]. Thread: Worker-21: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:05:41.360
!MESSAGE XSCT command with result: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-20: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:05:41.360
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-20: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:05:42.786
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-20: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:05:59.932
!MESSAGE XSCT Command: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:00.070
!MESSAGE XSCT command with result: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:00.070
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:01.741
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:01.741
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:01.743
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Fri Oct 13 01:59:56 2023",
"vivado_version": "2020.1",
"part": "xc7z010clg400-1",
}]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:03.332
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-450

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:03.351
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-450

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:04.416
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:04.418
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:04.420
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:04.448
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:04.452
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.717
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.778
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.793
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"adcDecodeLVDS_0": {"hier_name": "adcDecodeLVDS_0",
"type": "adcDecodeLVDS",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_200M": {"hier_name": "rst_ps7_0_200M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.794
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.801
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "666.666666",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "200",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
}]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.802
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.845
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_quad_spi_0": {"SRR": {"description": "Software Reset Register",
"address_offset": "0x40",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Reset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199168,
},
"SPICR": {"description": "SPI Control Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"LOOP": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Local loopback mode
Enables local loopback operation and is functional only in standard SPI master mode.
When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "SPI system enable
When set to:
  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.
  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master (SPI master mode)
Setting this bit configures the SPI device as a master or a slave.
When set to:
  0 - Slave configuration.
  1 - Master configuration.
In dual/quad SPI mode only the master mode of the core is allowed.
Standard Slave mode is not supported for SCK ratio = 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Clock polarity
Setting this bit defines clock polarity.
When set to:
  0 - Active-High clock; SCK idles Low.
  1 - Active-Low clock; SCK idles High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPHA": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Clock phase
Setting this bit selects one of two fundamentally different transfer formats.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO reset
When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Reset": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO reset
When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Manual_Slave_Select_Assertion_Enable": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Manual slave select assertion enable
This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).
This bit has no effect on slave operation.
When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Transaction_Inhibit": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Master transaction inhibit
This bit inhibits master transactions.
This bit has no effect on slave operation.
When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LSB_First": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "LSB first
This bit selects LSB first data transfer format.
The default transfer format is MSB first.
When set to:
  0 - MSB first transfer format.
  1 - LSB first transfer format.
In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199200,
},
"SPISR": {"description": "SPI Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Empty.
When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.
Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receive full.
When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.
Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit empty.
When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.
The occupancy of the FIFO is decremented with the completion of each SPI transfer.
Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit full.
When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.
Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MODF": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. 
A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Select": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Mode_Select flag.
This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.
1 - Default in standard mode.
0 - Asserted when core configured in slave mode and selected by external SPI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA_Error flag.
When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.
These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_mode_error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode error flag.
When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error flag.
When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error flag.
When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Command error flag.
When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199204,
},
"SPI_SSR": {"description": "SPI Slave Select Register",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Selected_Slave": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Active-Low, one-hot encoded slave select
The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199216,
},
"SPI_TXFIFO_OR": {"description": "SPI Transmit FIFO Occupancy Register",
"address_offset": "0x74",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy.
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199220,
},
"SPI_RXFIFO_OR": {"description": "SPI Receive FIFO Occupancy Register",
"address_offset": "0x78",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy. 
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199224,
},
"DGIER": {"description": "Device Global Interrupt Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable.
Allows passing all individually enabled interrupts to the interrupt controller.
When set to:   0 - Disabled.   1 - Enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199208,
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199212,
},
"IPISR": {"description": "IP Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.
This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
It is set when the last byte of data has been transferred out to the external flash memory.
In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.
In master mode if this bit is set to 1, no more SPI transfers are permitted
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO underrun.
This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.
This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).
With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO overrun.
This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.
This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXFIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.
In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. 
In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.
Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave select mode.
The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. 
This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.
Note: This bit is applicable only in standard SPI slave mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR not empty.
The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.
This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.
Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The CPOL - CPHA control register bits are set to 01 or 10.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The core is configured in master = 0 in control register (SPICR(2)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The LSB First bit in the control register (SPICR) is set to 1.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error.
This flag is asserted when:
  The core is configured in dual or quad SPI transfer mode and
  The LOOP bit is set in control register (SPICR(0)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command error.
This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.
In standard SPI mode this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199136,
},
"IPIER": {"description": "IP Interrupt Enable Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit FIFO underrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO overrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.
In master mode, setting this bit has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.
If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.
This bit has no significance in dual or quad mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.847
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.864
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.865
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.866
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.867
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.868
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.868
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.870
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.870
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.874
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.874
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.875
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.875
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.876
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.876
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.878
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.878
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.903
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_quad_spi_0": {"SRR": {"description": "Software Reset Register",
"address_offset": "0x40",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Reset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199168,
},
"SPICR": {"description": "SPI Control Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"LOOP": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Local loopback mode
Enables local loopback operation and is functional only in standard SPI master mode.
When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "SPI system enable
When set to:
  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.
  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master (SPI master mode)
Setting this bit configures the SPI device as a master or a slave.
When set to:
  0 - Slave configuration.
  1 - Master configuration.
In dual/quad SPI mode only the master mode of the core is allowed.
Standard Slave mode is not supported for SCK ratio = 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Clock polarity
Setting this bit defines clock polarity.
When set to:
  0 - Active-High clock; SCK idles Low.
  1 - Active-Low clock; SCK idles High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPHA": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Clock phase
Setting this bit selects one of two fundamentally different transfer formats.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO reset
When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Reset": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO reset
When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Manual_Slave_Select_Assertion_Enable": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Manual slave select assertion enable
This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).
This bit has no effect on slave operation.
When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Transaction_Inhibit": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Master transaction inhibit
This bit inhibits master transactions.
This bit has no effect on slave operation.
When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LSB_First": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "LSB first
This bit selects LSB first data transfer format.
The default transfer format is MSB first.
When set to:
  0 - MSB first transfer format.
  1 - LSB first transfer format.
In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199200,
},
"SPISR": {"description": "SPI Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Empty.
When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.
Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receive full.
When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.
Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit empty.
When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.
The occupancy of the FIFO is decremented with the completion of each SPI transfer.
Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit full.
When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.
Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MODF": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. 
A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Select": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Mode_Select flag.
This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.
1 - Default in standard mode.
0 - Asserted when core configured in slave mode and selected by external SPI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA_Error flag.
When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.
These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_mode_error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode error flag.
When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error flag.
When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error flag.
When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Command error flag.
When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199204,
},
"SPI_SSR": {"description": "SPI Slave Select Register",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Selected_Slave": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Active-Low, one-hot encoded slave select
The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199216,
},
"SPI_TXFIFO_OR": {"description": "SPI Transmit FIFO Occupancy Register",
"address_offset": "0x74",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy.
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199220,
},
"SPI_RXFIFO_OR": {"description": "SPI Receive FIFO Occupancy Register",
"address_offset": "0x78",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy. 
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199224,
},
"DGIER": {"description": "Device Global Interrupt Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable.
Allows passing all individually enabled interrupts to the interrupt controller.
When set to:   0 - Disabled.   1 - Enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199208,
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199212,
},
"IPISR": {"description": "IP Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.
This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
It is set when the last byte of data has been transferred out to the external flash memory.
In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.
In master mode if this bit is set to 1, no more SPI transfers are permitted
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO underrun.
This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.
This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).
With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO overrun.
This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.
This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXFIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.
In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. 
In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.
Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave select mode.
The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. 
This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.
Note: This bit is applicable only in standard SPI slave mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR not empty.
The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.
This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.
Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The CPOL - CPHA control register bits are set to 01 or 10.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The core is configured in master = 0 in control register (SPICR(2)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The LSB First bit in the control register (SPICR) is set to 1.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error.
This flag is asserted when:
  The core is configured in dual or quad SPI transfer mode and
  The LOOP bit is set in control register (SPICR(0)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command error.
This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.
In standard SPI mode this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199136,
},
"IPIER": {"description": "IP Interrupt Enable Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit FIFO underrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO overrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.
In master mode, setting this bit has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.
If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.
This bit has no significance in dual or quad mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.905
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.915
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.916
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.917
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.917
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.918
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.918
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.919
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.919
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.920
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.920
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.921
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.921
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.922
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.922
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.923
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_quad_spi_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_globaltimer_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_slcr_0 ps7_uart_0 ps7_xadc_0]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.924
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa bit], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.924
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa bit], Result: [null, design_1_wrapper.bit]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.925
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.945
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.946
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.958
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.959
!MESSAGE XSCT Command: [version -server], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.959
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.960
!MESSAGE XSCT Command: [version], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.960
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.961
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.966
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.966
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.981
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.982
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.987
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:08.987
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.003
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.004
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.010
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.010
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.028
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.029
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.034
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.035
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.052
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.052
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.059
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.059
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.081
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.081
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.088
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.089
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.105
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.105
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.121
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.121
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.122
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 6000000]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.124
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.135
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.135
!MESSAGE XSCT Command: [rst -system], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.242
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:09.242
!MESSAGE XSCT Command: [after 3000], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:12.258
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:12.280
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:12.284
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:12.284
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:12.298
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:12.299
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:12.347
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:12.348
!MESSAGE XSCT Command: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:16.917
!MESSAGE XSCT command with result: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:16.949
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:16.960
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:16.961
!MESSAGE XSCT Command: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:17.060
!MESSAGE XSCT command with result: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_8]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:17.060
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:17.061
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:17.078
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:17.104
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:17.105
!MESSAGE XSCT Command: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:17.107
!MESSAGE XSCT command with result: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:17.107
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:17.550
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:17.551
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:17.559
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:17.560
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:17.588
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:17.588
!MESSAGE XSCT Command: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:18.174
!MESSAGE XSCT command with result: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:18.174
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:18.282
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:18.387
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:18.401
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:18.402
!MESSAGE XSCT Command: [con], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:18.439
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:47.798
!MESSAGE XSCT Command: [disconnect tcfchan#7], Thread: Thread-523

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:47.816
!MESSAGE XSCT command with result: [disconnect tcfchan#7], Result: [null, ]. Thread: Thread-523

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.827
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.831
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.831
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.850
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.850
!MESSAGE XSCT Command: [version -server], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.851
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.851
!MESSAGE XSCT Command: [version], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.852
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.852
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.858
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.858
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.876
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.876
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.885
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.885
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.909
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.910
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.915
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.915
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.932
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.933
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.942
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.942
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.960
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.961
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.966
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.966
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.987
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.988
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.995
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:48.995
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:49.018
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:49.018
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:49.044
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:49.045
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:49.081
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 6000000]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:49.082
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:49.098
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:49.098
!MESSAGE XSCT Command: [rst -system], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:49.212
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:49.213
!MESSAGE XSCT Command: [after 3000], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:52.222
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:52.247
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:52.256
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:52.256
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:52.274
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:52.275
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:52.304
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:52.305
!MESSAGE XSCT Command: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:56.877
!MESSAGE XSCT command with result: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:56.901
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:56.912
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:56.913
!MESSAGE XSCT Command: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:56.926
!MESSAGE XSCT command with result: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_8]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:56.926
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:56.927
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:56.927
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:56.935
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:56.936
!MESSAGE XSCT Command: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:56.939
!MESSAGE XSCT command with result: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:56.940
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:57.395
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:57.396
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:57.404
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:57.404
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:57.432
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:57.432
!MESSAGE XSCT Command: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:58.035
!MESSAGE XSCT command with result: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:58.037
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:58.150
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:58.226
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:58.234
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:58.234
!MESSAGE XSCT Command: [con], Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:06:58.279
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-8: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:22:57.647
!MESSAGE XSCT Command: [platform config -updatehw {D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa}], Thread: Worker-25: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:23:01.188
!MESSAGE XSCT command with result: [platform config -updatehw {D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-25: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:23:02.324
!MESSAGE XSCT Command: [platform read {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\platform.spr}], Thread: Worker-28: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:23:02.324
!MESSAGE XSCT Command: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-23: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:23:04.062
!MESSAGE XSCT command with result: [platform read {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\platform.spr}], Result: [null, ]. Thread: Worker-28: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:23:04.099
!MESSAGE XSCT command with result: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-23: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:23:04.100
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-23: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:23:05.862
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-23: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:23:51.904
!MESSAGE XSCT Command: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:23:52.068
!MESSAGE XSCT command with result: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:23:52.068
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:23:53.801
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:23:53.802
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:23:53.803
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Fri Oct 13 02:16:09 2023",
"vivado_version": "2020.1",
"part": "xc7z010clg400-1",
}]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:23:59.017
!MESSAGE XSCT Command: [disconnect tcfchan#8], Thread: Thread-599

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:23:59.037
!MESSAGE XSCT command with result: [disconnect tcfchan#8], Result: [null, ]. Thread: Thread-599

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:00.215
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:00.216
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:00.218
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:00.253
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:00.258
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.418
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.462
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.473
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"adcDecodeLVDS_0": {"hier_name": "adcDecodeLVDS_0",
"type": "adcDecodeLVDS",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_200M": {"hier_name": "rst_ps7_0_200M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.473
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.489
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "666.666666",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "200",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
}]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.489
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.517
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_quad_spi_0": {"SRR": {"description": "Software Reset Register",
"address_offset": "0x40",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Reset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199168,
},
"SPICR": {"description": "SPI Control Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"LOOP": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Local loopback mode
Enables local loopback operation and is functional only in standard SPI master mode.
When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "SPI system enable
When set to:
  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.
  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master (SPI master mode)
Setting this bit configures the SPI device as a master or a slave.
When set to:
  0 - Slave configuration.
  1 - Master configuration.
In dual/quad SPI mode only the master mode of the core is allowed.
Standard Slave mode is not supported for SCK ratio = 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Clock polarity
Setting this bit defines clock polarity.
When set to:
  0 - Active-High clock; SCK idles Low.
  1 - Active-Low clock; SCK idles High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPHA": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Clock phase
Setting this bit selects one of two fundamentally different transfer formats.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO reset
When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Reset": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO reset
When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Manual_Slave_Select_Assertion_Enable": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Manual slave select assertion enable
This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).
This bit has no effect on slave operation.
When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Transaction_Inhibit": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Master transaction inhibit
This bit inhibits master transactions.
This bit has no effect on slave operation.
When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LSB_First": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "LSB first
This bit selects LSB first data transfer format.
The default transfer format is MSB first.
When set to:
  0 - MSB first transfer format.
  1 - LSB first transfer format.
In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199200,
},
"SPISR": {"description": "SPI Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Empty.
When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.
Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receive full.
When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.
Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit empty.
When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.
The occupancy of the FIFO is decremented with the completion of each SPI transfer.
Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit full.
When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.
Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MODF": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. 
A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Select": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Mode_Select flag.
This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.
1 - Default in standard mode.
0 - Asserted when core configured in slave mode and selected by external SPI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA_Error flag.
When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.
These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_mode_error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode error flag.
When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error flag.
When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error flag.
When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Command error flag.
When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199204,
},
"SPI_SSR": {"description": "SPI Slave Select Register",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Selected_Slave": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Active-Low, one-hot encoded slave select
The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199216,
},
"SPI_TXFIFO_OR": {"description": "SPI Transmit FIFO Occupancy Register",
"address_offset": "0x74",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy.
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199220,
},
"SPI_RXFIFO_OR": {"description": "SPI Receive FIFO Occupancy Register",
"address_offset": "0x78",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy. 
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199224,
},
"DGIER": {"description": "Device Global Interrupt Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable.
Allows passing all individually enabled interrupts to the interrupt controller.
When set to:   0 - Disabled.   1 - Enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199208,
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199212,
},
"IPISR": {"description": "IP Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.
This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
It is set when the last byte of data has been transferred out to the external flash memory.
In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.
In master mode if this bit is set to 1, no more SPI transfers are permitted
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO underrun.
This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.
This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).
With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO overrun.
This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.
This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXFIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.
In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. 
In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.
Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave select mode.
The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. 
This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.
Note: This bit is applicable only in standard SPI slave mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR not empty.
The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.
This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.
Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The CPOL - CPHA control register bits are set to 01 or 10.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The core is configured in master = 0 in control register (SPICR(2)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The LSB First bit in the control register (SPICR) is set to 1.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error.
This flag is asserted when:
  The core is configured in dual or quad SPI transfer mode and
  The LOOP bit is set in control register (SPICR(0)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command error.
This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.
In standard SPI mode this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199136,
},
"IPIER": {"description": "IP Interrupt Enable Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit FIFO underrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO overrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.
In master mode, setting this bit has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.
If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.
This bit has no significance in dual or quad mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.518
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.528
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.529
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.530
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.530
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.531
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.532
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.532
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.533
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.533
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.534
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.534
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.534
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.535
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.536
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.537
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.537
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.562
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_quad_spi_0": {"SRR": {"description": "Software Reset Register",
"address_offset": "0x40",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Reset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199168,
},
"SPICR": {"description": "SPI Control Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"LOOP": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Local loopback mode
Enables local loopback operation and is functional only in standard SPI master mode.
When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "SPI system enable
When set to:
  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.
  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master (SPI master mode)
Setting this bit configures the SPI device as a master or a slave.
When set to:
  0 - Slave configuration.
  1 - Master configuration.
In dual/quad SPI mode only the master mode of the core is allowed.
Standard Slave mode is not supported for SCK ratio = 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Clock polarity
Setting this bit defines clock polarity.
When set to:
  0 - Active-High clock; SCK idles Low.
  1 - Active-Low clock; SCK idles High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPHA": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Clock phase
Setting this bit selects one of two fundamentally different transfer formats.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO reset
When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Reset": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO reset
When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Manual_Slave_Select_Assertion_Enable": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Manual slave select assertion enable
This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).
This bit has no effect on slave operation.
When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Transaction_Inhibit": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Master transaction inhibit
This bit inhibits master transactions.
This bit has no effect on slave operation.
When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LSB_First": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "LSB first
This bit selects LSB first data transfer format.
The default transfer format is MSB first.
When set to:
  0 - MSB first transfer format.
  1 - LSB first transfer format.
In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199200,
},
"SPISR": {"description": "SPI Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Empty.
When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.
Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receive full.
When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.
Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit empty.
When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.
The occupancy of the FIFO is decremented with the completion of each SPI transfer.
Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit full.
When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.
Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MODF": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. 
A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Select": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Mode_Select flag.
This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.
1 - Default in standard mode.
0 - Asserted when core configured in slave mode and selected by external SPI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA_Error flag.
When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.
These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_mode_error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode error flag.
When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error flag.
When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error flag.
When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Command error flag.
When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199204,
},
"SPI_SSR": {"description": "SPI Slave Select Register",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Selected_Slave": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Active-Low, one-hot encoded slave select
The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199216,
},
"SPI_TXFIFO_OR": {"description": "SPI Transmit FIFO Occupancy Register",
"address_offset": "0x74",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy.
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199220,
},
"SPI_RXFIFO_OR": {"description": "SPI Receive FIFO Occupancy Register",
"address_offset": "0x78",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy. 
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199224,
},
"DGIER": {"description": "Device Global Interrupt Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable.
Allows passing all individually enabled interrupts to the interrupt controller.
When set to:   0 - Disabled.   1 - Enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199208,
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199212,
},
"IPISR": {"description": "IP Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.
This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
It is set when the last byte of data has been transferred out to the external flash memory.
In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.
In master mode if this bit is set to 1, no more SPI transfers are permitted
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO underrun.
This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.
This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).
With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO overrun.
This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.
This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXFIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.
In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. 
In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.
Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave select mode.
The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. 
This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.
Note: This bit is applicable only in standard SPI slave mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR not empty.
The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.
This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.
Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The CPOL - CPHA control register bits are set to 01 or 10.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The core is configured in master = 0 in control register (SPICR(2)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The LSB First bit in the control register (SPICR) is set to 1.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error.
This flag is asserted when:
  The core is configured in dual or quad SPI transfer mode and
  The LOOP bit is set in control register (SPICR(0)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command error.
This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.
In standard SPI mode this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199136,
},
"IPIER": {"description": "IP Interrupt Enable Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit FIFO underrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO overrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.
In master mode, setting this bit has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.
If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.
This bit has no significance in dual or quad mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.563
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.573
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.573
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.574
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.574
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.575
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.575
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.576
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.576
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.577
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.577
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.579
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.579
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.580
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.581
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.582
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_quad_spi_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_globaltimer_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_slcr_0 ps7_uart_0 ps7_xadc_0]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.582
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa bit], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.583
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa bit], Result: [null, design_1_wrapper.bit]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.583
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.605
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.605
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.616
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.616
!MESSAGE XSCT Command: [version -server], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.617
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.617
!MESSAGE XSCT Command: [version], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.618
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.618
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.622
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.622
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.637
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.637
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.642
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.642
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.660
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.661
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.668
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.668
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.681
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.682
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.686
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.686
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.700
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.700
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.705
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.705
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.720
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.720
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.727
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.728
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.741
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.741
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.756
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.756
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.758
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 6000000]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.759
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.771
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.771
!MESSAGE XSCT Command: [rst -system], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.868
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:04.868
!MESSAGE XSCT Command: [after 3000], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:07.883
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:07.912
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:07.918
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:07.918
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:07.938
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:07.939
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:07.970
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:07.971
!MESSAGE XSCT Command: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:12.534
!MESSAGE XSCT command with result: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:12.558
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:12.570
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:12.570
!MESSAGE XSCT Command: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:12.657
!MESSAGE XSCT command with result: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_13]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:12.658
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:12.659
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:12.664
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:12.671
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:12.671
!MESSAGE XSCT Command: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:12.673
!MESSAGE XSCT command with result: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:12.674
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:13.089
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:13.089
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:13.102
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:13.102
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:13.110
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:13.110
!MESSAGE XSCT Command: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:13.671
!MESSAGE XSCT command with result: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:13.671
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:13.789
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:13.867
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:13.875
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:13.876
!MESSAGE XSCT Command: [con], Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:13.900
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-29: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:58.489
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:58.492
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:58.492
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:58.502
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"adcDecodeLVDS_0": {"hier_name": "adcDecodeLVDS_0",
"type": "adcDecodeLVDS",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_200M": {"hier_name": "rst_ps7_0_200M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:58.503
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:24:58.505
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Fri Oct 13 02:16:09 2023",
"vivado_version": "2020.1",
"part": "xc7z010clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:02.141
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss ], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:02.144
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:02.145
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:02.148
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-10-13 02:26:02.149
!MESSAGE Generating MD5 hash for file: D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\export\ltc2264_plat\sw\ltc2264_plat\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:02.149
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:02.152
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-19: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:38.570
!MESSAGE XSCT Command: [disconnect tcfchan#10], Thread: Thread-690

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:38.588
!MESSAGE XSCT command with result: [disconnect tcfchan#10], Result: [null, ]. Thread: Thread-690

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.598
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.601
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.601
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.613
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.613
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.618
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.619
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.637
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.638
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.694
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Result: [null, ]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.694
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.705
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.705
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.706
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.707
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.714
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.714
!MESSAGE XSCT Command: [version -server], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.714
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.714
!MESSAGE XSCT Command: [version], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.715
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.715
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.719
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.721
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.734
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.735
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.740
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.740
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.754
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.755
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.759
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.760
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.775
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.775
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.782
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.782
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.795
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.797
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.804
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.804
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.818
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.818
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.822
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.822
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.837
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.837
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.853
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Result: [null, ]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.853
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.854
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 6000000]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.855
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.863
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.864
!MESSAGE XSCT Command: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.894
!MESSAGE XSCT command with result: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_13]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.894
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.895
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.896
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.903
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:39.904
!MESSAGE XSCT Command: [stop], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:40.101
!MESSAGE XSCT command with result: [stop], Result: [null, ]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:40.101
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:40.107
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:40.107
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:40.128
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:40.128
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:40.153
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:40.155
!MESSAGE XSCT Command: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:40.686
!MESSAGE XSCT command with result: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Result: [null, ]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:40.686
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:40.694
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:40.768
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:40.778
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:40.779
!MESSAGE XSCT Command: [con], Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:26:40.816
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-23: Launching sw_only

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:47.988
!MESSAGE XSCT Command: [disconnect tcfchan#11], Thread: Thread-738

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:48.007
!MESSAGE XSCT command with result: [disconnect tcfchan#11], Result: [null, ]. Thread: Thread-738

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.012
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.033
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.034
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.044
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.044
!MESSAGE XSCT Command: [version -server], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.046
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.046
!MESSAGE XSCT Command: [version], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.046
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.046
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.052
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.052
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.067
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.068
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.072
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.072
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.089
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.089
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.105
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.105
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.125
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.126
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.131
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.132
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.147
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.148
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.154
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.156
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.175
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.175
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.183
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.184
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.200
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.201
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.218
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.219
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.219
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 6000000]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.221
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.232
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.233
!MESSAGE XSCT Command: [rst -system], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.336
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:49.337
!MESSAGE XSCT Command: [after 3000], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:52.349
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:52.372
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:52.381
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:52.381
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:52.398
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:52.398
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:52.424
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:52.424
!MESSAGE XSCT Command: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:57.010
!MESSAGE XSCT command with result: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:57.036
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:57.051
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:57.052
!MESSAGE XSCT Command: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:57.068
!MESSAGE XSCT command with result: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_13]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:57.068
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:57.069
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:57.070
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:57.104
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:57.104
!MESSAGE XSCT Command: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:57.106
!MESSAGE XSCT command with result: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:57.107
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:57.579
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:57.579
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:57.587
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:57.589
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:57.598
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:57.598
!MESSAGE XSCT Command: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:58.210
!MESSAGE XSCT command with result: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:58.212
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:58.329
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:58.386
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:58.393
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:58.394
!MESSAGE XSCT Command: [con], Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:32:58.417
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-22: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:57:28.879
!MESSAGE XSCT Command: [platform config -updatehw {D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa}], Thread: Worker-32: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:57:32.839
!MESSAGE XSCT command with result: [platform config -updatehw {D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-32: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:57:33.976
!MESSAGE XSCT Command: [platform read {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\platform.spr}], Thread: Worker-37: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:57:33.976
!MESSAGE XSCT Command: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-36: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:57:35.831
!MESSAGE XSCT command with result: [platform read {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\platform.spr}], Result: [null, ]. Thread: Worker-37: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:57:35.859
!MESSAGE XSCT command with result: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-36: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:57:35.860
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-36: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:57:37.343
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-36: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:36.619
!MESSAGE XSCT Command: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-36: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:36.718
!MESSAGE XSCT command with result: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-36: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:36.719
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-36: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:38.454
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-36: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:38.455
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-36: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:38.457
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Fri Oct 13 02:52:44 2023",
"vivado_version": "2020.1",
"part": "xc7z010clg400-1",
}]. Thread: Worker-36: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:43.339
!MESSAGE XSCT Command: [disconnect tcfchan#12], Thread: Thread-800

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:43.361
!MESSAGE XSCT command with result: [disconnect tcfchan#12], Result: [null, ]. Thread: Thread-800

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:44.422
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:44.424
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:44.426
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:44.455
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:44.461
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.305
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.389
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.407
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"adcDecodeLVDS_0": {"hier_name": "adcDecodeLVDS_0",
"type": "adcDecodeLVDS",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_200M": {"hier_name": "rst_ps7_0_200M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.409
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.418
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "666.666666",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "200",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
}]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.418
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.465
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_quad_spi_0": {"SRR": {"description": "Software Reset Register",
"address_offset": "0x40",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Reset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199168,
},
"SPICR": {"description": "SPI Control Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"LOOP": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Local loopback mode
Enables local loopback operation and is functional only in standard SPI master mode.
When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "SPI system enable
When set to:
  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.
  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master (SPI master mode)
Setting this bit configures the SPI device as a master or a slave.
When set to:
  0 - Slave configuration.
  1 - Master configuration.
In dual/quad SPI mode only the master mode of the core is allowed.
Standard Slave mode is not supported for SCK ratio = 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Clock polarity
Setting this bit defines clock polarity.
When set to:
  0 - Active-High clock; SCK idles Low.
  1 - Active-Low clock; SCK idles High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPHA": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Clock phase
Setting this bit selects one of two fundamentally different transfer formats.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO reset
When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Reset": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO reset
When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Manual_Slave_Select_Assertion_Enable": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Manual slave select assertion enable
This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).
This bit has no effect on slave operation.
When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Transaction_Inhibit": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Master transaction inhibit
This bit inhibits master transactions.
This bit has no effect on slave operation.
When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LSB_First": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "LSB first
This bit selects LSB first data transfer format.
The default transfer format is MSB first.
When set to:
  0 - MSB first transfer format.
  1 - LSB first transfer format.
In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199200,
},
"SPISR": {"description": "SPI Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Empty.
When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.
Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receive full.
When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.
Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit empty.
When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.
The occupancy of the FIFO is decremented with the completion of each SPI transfer.
Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit full.
When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.
Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MODF": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. 
A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Select": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Mode_Select flag.
This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.
1 - Default in standard mode.
0 - Asserted when core configured in slave mode and selected by external SPI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA_Error flag.
When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.
These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_mode_error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode error flag.
When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error flag.
When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error flag.
When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Command error flag.
When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199204,
},
"SPI_SSR": {"description": "SPI Slave Select Register",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Selected_Slave": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Active-Low, one-hot encoded slave select
The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199216,
},
"SPI_TXFIFO_OR": {"description": "SPI Transmit FIFO Occupancy Register",
"address_offset": "0x74",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy.
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199220,
},
"SPI_RXFIFO_OR": {"description": "SPI Receive FIFO Occupancy Register",
"address_offset": "0x78",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy. 
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199224,
},
"DGIER": {"description": "Device Global Interrupt Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable.
Allows passing all individually enabled interrupts to the interrupt controller.
When set to:   0 - Disabled.   1 - Enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199208,
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199212,
},
"IPISR": {"description": "IP Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.
This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
It is set when the last byte of data has been transferred out to the external flash memory.
In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.
In master mode if this bit is set to 1, no more SPI transfers are permitted
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO underrun.
This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.
This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).
With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO overrun.
This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.
This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXFIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.
In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. 
In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.
Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave select mode.
The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. 
This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.
Note: This bit is applicable only in standard SPI slave mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR not empty.
The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.
This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.
Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The CPOL - CPHA control register bits are set to 01 or 10.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The core is configured in master = 0 in control register (SPICR(2)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The LSB First bit in the control register (SPICR) is set to 1.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error.
This flag is asserted when:
  The core is configured in dual or quad SPI transfer mode and
  The LOOP bit is set in control register (SPICR(0)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command error.
This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.
In standard SPI mode this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199136,
},
"IPIER": {"description": "IP Interrupt Enable Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit FIFO underrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO overrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.
In master mode, setting this bit has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.
If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.
This bit has no significance in dual or quad mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.468
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.482
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.484
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.488
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.489
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.492
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.494
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.499
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.500
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.505
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.505
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.508
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.509
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.511
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.513
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.520
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.521
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.567
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_quad_spi_0": {"SRR": {"description": "Software Reset Register",
"address_offset": "0x40",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Reset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199168,
},
"SPICR": {"description": "SPI Control Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"LOOP": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Local loopback mode
Enables local loopback operation and is functional only in standard SPI master mode.
When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "SPI system enable
When set to:
  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.
  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master (SPI master mode)
Setting this bit configures the SPI device as a master or a slave.
When set to:
  0 - Slave configuration.
  1 - Master configuration.
In dual/quad SPI mode only the master mode of the core is allowed.
Standard Slave mode is not supported for SCK ratio = 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Clock polarity
Setting this bit defines clock polarity.
When set to:
  0 - Active-High clock; SCK idles Low.
  1 - Active-Low clock; SCK idles High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPHA": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Clock phase
Setting this bit selects one of two fundamentally different transfer formats.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO reset
When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Reset": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO reset
When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Manual_Slave_Select_Assertion_Enable": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Manual slave select assertion enable
This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).
This bit has no effect on slave operation.
When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Transaction_Inhibit": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Master transaction inhibit
This bit inhibits master transactions.
This bit has no effect on slave operation.
When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LSB_First": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "LSB first
This bit selects LSB first data transfer format.
The default transfer format is MSB first.
When set to:
  0 - MSB first transfer format.
  1 - LSB first transfer format.
In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199200,
},
"SPISR": {"description": "SPI Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Empty.
When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.
Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receive full.
When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.
Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit empty.
When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.
The occupancy of the FIFO is decremented with the completion of each SPI transfer.
Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit full.
When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.
Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MODF": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. 
A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Select": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Mode_Select flag.
This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.
1 - Default in standard mode.
0 - Asserted when core configured in slave mode and selected by external SPI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA_Error flag.
When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.
These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_mode_error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode error flag.
When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error flag.
When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error flag.
When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Command error flag.
When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199204,
},
"SPI_SSR": {"description": "SPI Slave Select Register",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Selected_Slave": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Active-Low, one-hot encoded slave select
The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199216,
},
"SPI_TXFIFO_OR": {"description": "SPI Transmit FIFO Occupancy Register",
"address_offset": "0x74",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy.
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199220,
},
"SPI_RXFIFO_OR": {"description": "SPI Receive FIFO Occupancy Register",
"address_offset": "0x78",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy. 
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199224,
},
"DGIER": {"description": "Device Global Interrupt Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable.
Allows passing all individually enabled interrupts to the interrupt controller.
When set to:   0 - Disabled.   1 - Enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199208,
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199212,
},
"IPISR": {"description": "IP Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.
This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
It is set when the last byte of data has been transferred out to the external flash memory.
In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.
In master mode if this bit is set to 1, no more SPI transfers are permitted
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO underrun.
This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.
This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).
With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO overrun.
This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.
This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXFIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.
In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. 
In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.
Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave select mode.
The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. 
This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.
Note: This bit is applicable only in standard SPI slave mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR not empty.
The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.
This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.
Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The CPOL - CPHA control register bits are set to 01 or 10.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The core is configured in master = 0 in control register (SPICR(2)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The LSB First bit in the control register (SPICR) is set to 1.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error.
This flag is asserted when:
  The core is configured in dual or quad SPI transfer mode and
  The LOOP bit is set in control register (SPICR(0)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command error.
This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.
In standard SPI mode this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199136,
},
"IPIER": {"description": "IP Interrupt Enable Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit FIFO underrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO overrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.
In master mode, setting this bit has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.
If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.
This bit has no significance in dual or quad mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.570
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.588
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.589
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.591
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.591
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.594
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.594
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.598
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.599
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.599
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.600
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.601
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.602
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.603
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.603
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.605
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_quad_spi_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_globaltimer_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_slcr_0 ps7_uart_0 ps7_xadc_0]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.606
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa bit], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.607
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa bit], Result: [null, design_1_wrapper.bit]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.608
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.638
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#14]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.639
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.667
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.668
!MESSAGE XSCT Command: [version -server], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.669
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.669
!MESSAGE XSCT Command: [version], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.670
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.670
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.678
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.679
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.700
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.701
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.719
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.720
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.738
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.738
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.745
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.746
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.765
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.766
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.773
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.774
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.792
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.792
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.800
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.801
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.821
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.821
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.826
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.826
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.844
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.844
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.865
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.866
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.883
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 6000000]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.884
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.898
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:49.899
!MESSAGE XSCT Command: [rst -system], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:50.014
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:50.015
!MESSAGE XSCT Command: [after 3000], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:53.030
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:53.049
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:53.057
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:53.057
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:53.071
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:53.071
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:53.101
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:53.101
!MESSAGE XSCT Command: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:57.675
!MESSAGE XSCT command with result: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:57.700
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:57.709
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:57.710
!MESSAGE XSCT Command: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:57.795
!MESSAGE XSCT command with result: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_18]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:57.795
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:57.798
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:57.808
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:57.817
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:57.817
!MESSAGE XSCT Command: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:57.819
!MESSAGE XSCT command with result: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:57.820
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:58.202
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:58.202
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:58.210
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:58.211
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:58.218
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:58.219
!MESSAGE XSCT Command: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:58.787
!MESSAGE XSCT command with result: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:58.788
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:58.906
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:58.964
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:58.973
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:58.973
!MESSAGE XSCT Command: [con], Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 02:58:58.995
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-38: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:27:20.345
!MESSAGE XSCT Command: [platform config -updatehw {D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa}], Thread: Worker-39: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:27:24.183
!MESSAGE XSCT command with result: [platform config -updatehw {D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-39: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:27:25.316
!MESSAGE XSCT Command: [platform read {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\platform.spr}], Thread: Worker-41: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:27:25.316
!MESSAGE XSCT Command: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-39: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:27:27.147
!MESSAGE XSCT command with result: [platform read {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\platform.spr}], Result: [null, ]. Thread: Worker-41: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:27:27.178
!MESSAGE XSCT command with result: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-39: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:27:27.178
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-39: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:27:28.691
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-39: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:00.178
!MESSAGE XSCT Command: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-39: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:00.263
!MESSAGE XSCT command with result: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-39: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:00.264
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-39: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:01.971
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-39: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:01.971
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss ], Thread: Worker-39: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:01.973
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-39: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:01.973
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Thread: Worker-39: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:01.976
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-39: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-10-13 03:28:01.976
!MESSAGE Generating MD5 hash for file: D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\export\ltc2264_plat\sw\ltc2264_plat\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:01.976
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Thread: Worker-39: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:01.977
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-39: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:04.020
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:04.021
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Fri Oct 13 03:16:41 2023",
"vivado_version": "2020.1",
"part": "xc7z010clg400-1",
}]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:08.291
!MESSAGE XSCT Command: [disconnect tcfchan#14], Thread: Thread-891

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:08.310
!MESSAGE XSCT command with result: [disconnect tcfchan#14], Result: [null, ]. Thread: Thread-891

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:09.362
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:09.364
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:09.367
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:09.394
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:09.398
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.287
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.333
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.344
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"adcDecodeLVDS_0": {"hier_name": "adcDecodeLVDS_0",
"type": "adcDecodeLVDS",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_200M": {"hier_name": "rst_ps7_0_200M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.344
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.351
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "666.666666",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "200",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
}]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.352
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.381
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_quad_spi_0": {"SRR": {"description": "Software Reset Register",
"address_offset": "0x40",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Reset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199168,
},
"SPICR": {"description": "SPI Control Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"LOOP": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Local loopback mode
Enables local loopback operation and is functional only in standard SPI master mode.
When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "SPI system enable
When set to:
  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.
  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master (SPI master mode)
Setting this bit configures the SPI device as a master or a slave.
When set to:
  0 - Slave configuration.
  1 - Master configuration.
In dual/quad SPI mode only the master mode of the core is allowed.
Standard Slave mode is not supported for SCK ratio = 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Clock polarity
Setting this bit defines clock polarity.
When set to:
  0 - Active-High clock; SCK idles Low.
  1 - Active-Low clock; SCK idles High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPHA": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Clock phase
Setting this bit selects one of two fundamentally different transfer formats.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO reset
When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Reset": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO reset
When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Manual_Slave_Select_Assertion_Enable": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Manual slave select assertion enable
This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).
This bit has no effect on slave operation.
When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Transaction_Inhibit": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Master transaction inhibit
This bit inhibits master transactions.
This bit has no effect on slave operation.
When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LSB_First": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "LSB first
This bit selects LSB first data transfer format.
The default transfer format is MSB first.
When set to:
  0 - MSB first transfer format.
  1 - LSB first transfer format.
In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199200,
},
"SPISR": {"description": "SPI Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Empty.
When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.
Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receive full.
When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.
Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit empty.
When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.
The occupancy of the FIFO is decremented with the completion of each SPI transfer.
Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit full.
When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.
Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MODF": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. 
A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Select": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Mode_Select flag.
This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.
1 - Default in standard mode.
0 - Asserted when core configured in slave mode and selected by external SPI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA_Error flag.
When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.
These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_mode_error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode error flag.
When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error flag.
When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error flag.
When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Command error flag.
When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199204,
},
"SPI_SSR": {"description": "SPI Slave Select Register",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Selected_Slave": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Active-Low, one-hot encoded slave select
The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199216,
},
"SPI_TXFIFO_OR": {"description": "SPI Transmit FIFO Occupancy Register",
"address_offset": "0x74",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy.
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199220,
},
"SPI_RXFIFO_OR": {"description": "SPI Receive FIFO Occupancy Register",
"address_offset": "0x78",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy. 
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199224,
},
"DGIER": {"description": "Device Global Interrupt Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable.
Allows passing all individually enabled interrupts to the interrupt controller.
When set to:   0 - Disabled.   1 - Enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199208,
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199212,
},
"IPISR": {"description": "IP Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.
This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
It is set when the last byte of data has been transferred out to the external flash memory.
In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.
In master mode if this bit is set to 1, no more SPI transfers are permitted
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO underrun.
This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.
This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).
With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO overrun.
This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.
This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXFIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.
In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. 
In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.
Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave select mode.
The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. 
This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.
Note: This bit is applicable only in standard SPI slave mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR not empty.
The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.
This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.
Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The CPOL - CPHA control register bits are set to 01 or 10.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The core is configured in master = 0 in control register (SPICR(2)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The LSB First bit in the control register (SPICR) is set to 1.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error.
This flag is asserted when:
  The core is configured in dual or quad SPI transfer mode and
  The LOOP bit is set in control register (SPICR(0)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command error.
This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.
In standard SPI mode this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199136,
},
"IPIER": {"description": "IP Interrupt Enable Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit FIFO underrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO overrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.
In master mode, setting this bit has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.
If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.
This bit has no significance in dual or quad mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.384
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.393
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.393
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.395
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.395
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.396
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.396
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.398
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.399
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.399
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.399
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.401
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.401
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.402
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.402
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.404
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.404
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.431
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_quad_spi_0": {"SRR": {"description": "Software Reset Register",
"address_offset": "0x40",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Reset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199168,
},
"SPICR": {"description": "SPI Control Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"LOOP": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Local loopback mode
Enables local loopback operation and is functional only in standard SPI master mode.
When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "SPI system enable
When set to:
  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.
  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master (SPI master mode)
Setting this bit configures the SPI device as a master or a slave.
When set to:
  0 - Slave configuration.
  1 - Master configuration.
In dual/quad SPI mode only the master mode of the core is allowed.
Standard Slave mode is not supported for SCK ratio = 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Clock polarity
Setting this bit defines clock polarity.
When set to:
  0 - Active-High clock; SCK idles Low.
  1 - Active-Low clock; SCK idles High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPHA": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Clock phase
Setting this bit selects one of two fundamentally different transfer formats.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO reset
When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Reset": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO reset
When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Manual_Slave_Select_Assertion_Enable": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Manual slave select assertion enable
This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).
This bit has no effect on slave operation.
When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Transaction_Inhibit": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Master transaction inhibit
This bit inhibits master transactions.
This bit has no effect on slave operation.
When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LSB_First": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "LSB first
This bit selects LSB first data transfer format.
The default transfer format is MSB first.
When set to:
  0 - MSB first transfer format.
  1 - LSB first transfer format.
In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199200,
},
"SPISR": {"description": "SPI Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Empty.
When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.
Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receive full.
When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.
Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit empty.
When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.
The occupancy of the FIFO is decremented with the completion of each SPI transfer.
Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit full.
When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.
Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MODF": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. 
A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Select": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Mode_Select flag.
This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.
1 - Default in standard mode.
0 - Asserted when core configured in slave mode and selected by external SPI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA_Error flag.
When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.
These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_mode_error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode error flag.
When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error flag.
When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error flag.
When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Command error flag.
When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199204,
},
"SPI_SSR": {"description": "SPI Slave Select Register",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Selected_Slave": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Active-Low, one-hot encoded slave select
The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199216,
},
"SPI_TXFIFO_OR": {"description": "SPI Transmit FIFO Occupancy Register",
"address_offset": "0x74",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy.
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199220,
},
"SPI_RXFIFO_OR": {"description": "SPI Receive FIFO Occupancy Register",
"address_offset": "0x78",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy. 
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199224,
},
"DGIER": {"description": "Device Global Interrupt Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable.
Allows passing all individually enabled interrupts to the interrupt controller.
When set to:   0 - Disabled.   1 - Enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199208,
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199212,
},
"IPISR": {"description": "IP Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.
This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
It is set when the last byte of data has been transferred out to the external flash memory.
In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.
In master mode if this bit is set to 1, no more SPI transfers are permitted
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO underrun.
This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.
This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).
With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO overrun.
This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.
This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXFIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.
In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. 
In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.
Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave select mode.
The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. 
This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.
Note: This bit is applicable only in standard SPI slave mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR not empty.
The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.
This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.
Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The CPOL - CPHA control register bits are set to 01 or 10.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The core is configured in master = 0 in control register (SPICR(2)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The LSB First bit in the control register (SPICR) is set to 1.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error.
This flag is asserted when:
  The core is configured in dual or quad SPI transfer mode and
  The LOOP bit is set in control register (SPICR(0)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command error.
This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.
In standard SPI mode this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199136,
},
"IPIER": {"description": "IP Interrupt Enable Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit FIFO underrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO overrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.
In master mode, setting this bit has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.
If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.
This bit has no significance in dual or quad mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.433
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.442
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.443
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.443
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.445
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.446
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.446
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.447
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.447
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.448
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.448
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.449
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.449
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.450
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.450
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.451
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_quad_spi_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_globaltimer_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_slcr_0 ps7_uart_0 ps7_xadc_0]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.452
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa bit], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.453
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa bit], Result: [null, design_1_wrapper.bit]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.453
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.458
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#16]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.458
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.472
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.473
!MESSAGE XSCT Command: [version -server], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.473
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.474
!MESSAGE XSCT Command: [version], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.474
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.474
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.480
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.481
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.500
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.501
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.506
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.506
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.525
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.525
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.529
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.530
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.544
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.544
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.551
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.551
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.564
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.565
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.571
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.571
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.586
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.586
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.592
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.593
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.607
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.607
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.622
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.623
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.623
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 6000000]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.625
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.636
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.637
!MESSAGE XSCT Command: [rst -system], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.738
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:13.738
!MESSAGE XSCT Command: [after 3000], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:16.747
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:16.774
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:16.790
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:16.790
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:16.806
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:16.807
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:16.852
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:16.853
!MESSAGE XSCT Command: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:21.429
!MESSAGE XSCT command with result: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:21.465
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:21.477
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:21.477
!MESSAGE XSCT Command: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:21.565
!MESSAGE XSCT command with result: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_23]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:21.567
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:21.568
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:21.581
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:21.607
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:21.607
!MESSAGE XSCT Command: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:21.608
!MESSAGE XSCT command with result: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:21.609
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:22.017
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:22.017
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:22.025
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:22.026
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:22.035
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:22.035
!MESSAGE XSCT Command: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:22.623
!MESSAGE XSCT command with result: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:22.623
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:22.728
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:22.832
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:22.844
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:22.844
!MESSAGE XSCT Command: [con], Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:28:22.872
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-41: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:59:31.956
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss ], Thread: Worker-53: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:59:32.017
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-53: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:59:32.017
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Thread: Worker-53: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:59:32.027
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-53: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-10-13 03:59:32.028
!MESSAGE Generating MD5 hash for file: D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\export\ltc2264_plat\sw\ltc2264_plat\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:59:32.028
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Thread: Worker-53: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:59:32.031
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-53: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:59:46.977
!MESSAGE XSCT Command: [platform config -updatehw {D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa}], Thread: Worker-55: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:59:50.631
!MESSAGE XSCT command with result: [platform config -updatehw {D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-55: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:59:51.780
!MESSAGE XSCT Command: [platform read {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\platform.spr}], Thread: Worker-53: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:59:51.780
!MESSAGE XSCT Command: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-55: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:59:53.606
!MESSAGE XSCT command with result: [platform read {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\platform.spr}], Result: [null, ]. Thread: Worker-53: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:59:53.635
!MESSAGE XSCT command with result: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-55: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:59:53.635
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-55: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 03:59:55.186
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-55: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:16.946
!MESSAGE XSCT Command: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:17.021
!MESSAGE XSCT command with result: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:17.021
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:18.510
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:18.511
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss ], Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:18.513
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:18.513
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:18.514
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-10-13 04:01:18.514
!MESSAGE Generating MD5 hash for file: D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\export\ltc2264_plat\sw\ltc2264_plat\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:18.515
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:18.517
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-55: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:21.107
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:21.110
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Fri Oct 13 03:50:18 2023",
"vivado_version": "2020.1",
"part": "xc7z010clg400-1",
}]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:22.778
!MESSAGE XSCT Command: [disconnect tcfchan#16], Thread: Thread-996

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:22.797
!MESSAGE XSCT command with result: [disconnect tcfchan#16], Result: [null, ]. Thread: Thread-996

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:23.846
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:23.847
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:23.857
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:23.885
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:23.889
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.014
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.047
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.057
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"adcDecodeLVDS_0": {"hier_name": "adcDecodeLVDS_0",
"type": "adcDecodeLVDS",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_200M": {"hier_name": "rst_ps7_0_200M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.059
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.063
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "666.666666",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "200",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
}]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.063
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.092
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_quad_spi_0": {"SRR": {"description": "Software Reset Register",
"address_offset": "0x40",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Reset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199168,
},
"SPICR": {"description": "SPI Control Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"LOOP": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Local loopback mode
Enables local loopback operation and is functional only in standard SPI master mode.
When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "SPI system enable
When set to:
  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.
  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master (SPI master mode)
Setting this bit configures the SPI device as a master or a slave.
When set to:
  0 - Slave configuration.
  1 - Master configuration.
In dual/quad SPI mode only the master mode of the core is allowed.
Standard Slave mode is not supported for SCK ratio = 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Clock polarity
Setting this bit defines clock polarity.
When set to:
  0 - Active-High clock; SCK idles Low.
  1 - Active-Low clock; SCK idles High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPHA": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Clock phase
Setting this bit selects one of two fundamentally different transfer formats.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO reset
When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Reset": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO reset
When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Manual_Slave_Select_Assertion_Enable": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Manual slave select assertion enable
This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).
This bit has no effect on slave operation.
When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Transaction_Inhibit": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Master transaction inhibit
This bit inhibits master transactions.
This bit has no effect on slave operation.
When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LSB_First": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "LSB first
This bit selects LSB first data transfer format.
The default transfer format is MSB first.
When set to:
  0 - MSB first transfer format.
  1 - LSB first transfer format.
In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199200,
},
"SPISR": {"description": "SPI Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Empty.
When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.
Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receive full.
When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.
Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit empty.
When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.
The occupancy of the FIFO is decremented with the completion of each SPI transfer.
Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit full.
When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.
Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MODF": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. 
A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Select": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Mode_Select flag.
This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.
1 - Default in standard mode.
0 - Asserted when core configured in slave mode and selected by external SPI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA_Error flag.
When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.
These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_mode_error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode error flag.
When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error flag.
When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error flag.
When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Command error flag.
When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199204,
},
"SPI_SSR": {"description": "SPI Slave Select Register",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Selected_Slave": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Active-Low, one-hot encoded slave select
The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199216,
},
"SPI_TXFIFO_OR": {"description": "SPI Transmit FIFO Occupancy Register",
"address_offset": "0x74",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy.
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199220,
},
"SPI_RXFIFO_OR": {"description": "SPI Receive FIFO Occupancy Register",
"address_offset": "0x78",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy. 
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199224,
},
"DGIER": {"description": "Device Global Interrupt Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable.
Allows passing all individually enabled interrupts to the interrupt controller.
When set to:   0 - Disabled.   1 - Enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199208,
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199212,
},
"IPISR": {"description": "IP Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.
This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
It is set when the last byte of data has been transferred out to the external flash memory.
In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.
In master mode if this bit is set to 1, no more SPI transfers are permitted
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO underrun.
This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.
This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).
With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO overrun.
This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.
This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXFIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.
In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. 
In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.
Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave select mode.
The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. 
This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.
Note: This bit is applicable only in standard SPI slave mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR not empty.
The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.
This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.
Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The CPOL - CPHA control register bits are set to 01 or 10.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The core is configured in master = 0 in control register (SPICR(2)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The LSB First bit in the control register (SPICR) is set to 1.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error.
This flag is asserted when:
  The core is configured in dual or quad SPI transfer mode and
  The LOOP bit is set in control register (SPICR(0)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command error.
This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.
In standard SPI mode this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199136,
},
"IPIER": {"description": "IP Interrupt Enable Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit FIFO underrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO overrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.
In master mode, setting this bit has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.
If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.
This bit has no significance in dual or quad mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.093
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.103
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.104
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.105
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.105
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.106
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.106
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.108
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.108
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.109
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.109
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.110
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.111
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.112
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.112
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.114
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.114
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.146
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_quad_spi_0": {"SRR": {"description": "Software Reset Register",
"address_offset": "0x40",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Reset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199168,
},
"SPICR": {"description": "SPI Control Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"LOOP": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Local loopback mode
Enables local loopback operation and is functional only in standard SPI master mode.
When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "SPI system enable
When set to:
  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.
  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master (SPI master mode)
Setting this bit configures the SPI device as a master or a slave.
When set to:
  0 - Slave configuration.
  1 - Master configuration.
In dual/quad SPI mode only the master mode of the core is allowed.
Standard Slave mode is not supported for SCK ratio = 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Clock polarity
Setting this bit defines clock polarity.
When set to:
  0 - Active-High clock; SCK idles Low.
  1 - Active-Low clock; SCK idles High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPHA": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Clock phase
Setting this bit selects one of two fundamentally different transfer formats.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO reset
When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Reset": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO reset
When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Manual_Slave_Select_Assertion_Enable": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Manual slave select assertion enable
This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).
This bit has no effect on slave operation.
When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Transaction_Inhibit": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Master transaction inhibit
This bit inhibits master transactions.
This bit has no effect on slave operation.
When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LSB_First": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "LSB first
This bit selects LSB first data transfer format.
The default transfer format is MSB first.
When set to:
  0 - MSB first transfer format.
  1 - LSB first transfer format.
In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199200,
},
"SPISR": {"description": "SPI Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Empty.
When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.
Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receive full.
When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.
Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit empty.
When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.
The occupancy of the FIFO is decremented with the completion of each SPI transfer.
Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit full.
When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.
Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MODF": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. 
A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Select": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Mode_Select flag.
This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.
1 - Default in standard mode.
0 - Asserted when core configured in slave mode and selected by external SPI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA_Error flag.
When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.
These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_mode_error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode error flag.
When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error flag.
When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error flag.
When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Command error flag.
When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199204,
},
"SPI_SSR": {"description": "SPI Slave Select Register",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Selected_Slave": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Active-Low, one-hot encoded slave select
The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199216,
},
"SPI_TXFIFO_OR": {"description": "SPI Transmit FIFO Occupancy Register",
"address_offset": "0x74",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy.
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199220,
},
"SPI_RXFIFO_OR": {"description": "SPI Receive FIFO Occupancy Register",
"address_offset": "0x78",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy. 
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199224,
},
"DGIER": {"description": "Device Global Interrupt Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable.
Allows passing all individually enabled interrupts to the interrupt controller.
When set to:   0 - Disabled.   1 - Enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199208,
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199212,
},
"IPISR": {"description": "IP Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.
This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
It is set when the last byte of data has been transferred out to the external flash memory.
In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.
In master mode if this bit is set to 1, no more SPI transfers are permitted
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO underrun.
This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.
This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).
With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO overrun.
This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.
This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXFIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.
In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. 
In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.
Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave select mode.
The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. 
This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.
Note: This bit is applicable only in standard SPI slave mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR not empty.
The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.
This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.
Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The CPOL - CPHA control register bits are set to 01 or 10.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The core is configured in master = 0 in control register (SPICR(2)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The LSB First bit in the control register (SPICR) is set to 1.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error.
This flag is asserted when:
  The core is configured in dual or quad SPI transfer mode and
  The LOOP bit is set in control register (SPICR(0)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command error.
This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.
In standard SPI mode this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199136,
},
"IPIER": {"description": "IP Interrupt Enable Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit FIFO underrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO overrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.
In master mode, setting this bit has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.
If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.
This bit has no significance in dual or quad mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.147
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.159
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.159
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.161
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.161
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.162
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.162
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.163
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.163
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.164
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.165
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.165
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.165
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.167
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.167
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.168
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_quad_spi_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_globaltimer_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_slcr_0 ps7_uart_0 ps7_xadc_0]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.168
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa bit], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.169
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa bit], Result: [null, design_1_wrapper.bit]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.169
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.174
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#18]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.174
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.187
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.187
!MESSAGE XSCT Command: [version -server], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.188
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.188
!MESSAGE XSCT Command: [version], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.188
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.189
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.195
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.195
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.215
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.215
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.221
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.221
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.239
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.239
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.244
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.244
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.260
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.260
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.265
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.266
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.280
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.281
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.285
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.286
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.298
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.299
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.305
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.305
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.318
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.319
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.332
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.333
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.334
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 6000000]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.335
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.346
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.346
!MESSAGE XSCT Command: [rst -system], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.438
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:28.438
!MESSAGE XSCT Command: [after 3000], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:31.455
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:31.476
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:31.480
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:31.480
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:31.494
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:31.495
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:31.520
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:31.521
!MESSAGE XSCT Command: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:36.085
!MESSAGE XSCT command with result: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:36.105
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:36.114
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:36.114
!MESSAGE XSCT Command: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:36.200
!MESSAGE XSCT command with result: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_28]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:36.200
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:36.201
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:36.217
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:36.224
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:36.225
!MESSAGE XSCT Command: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:36.227
!MESSAGE XSCT command with result: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:36.227
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:36.573
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:36.574
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:36.587
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:36.587
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:36.595
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:36.595
!MESSAGE XSCT Command: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:37.168
!MESSAGE XSCT command with result: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:37.168
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:37.281
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:37.360
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:37.369
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:37.369
!MESSAGE XSCT Command: [con], Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:01:37.408
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-53: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:23.816
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss ], Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:23.819
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:23.821
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:23.824
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-10-13 04:08:23.825
!MESSAGE Generating MD5 hash for file: D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\export\ltc2264_plat\sw\ltc2264_plat\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:23.825
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:23.827
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/sw/ltc2264_plat/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-59: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:30.958
!MESSAGE XSCT Command: [disconnect tcfchan#18], Thread: Thread-1077

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:30.977
!MESSAGE XSCT command with result: [disconnect tcfchan#18], Result: [null, ]. Thread: Thread-1077

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:31.987
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:31.997
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#19]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:31.997
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.008
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.008
!MESSAGE XSCT Command: [version -server], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.010
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.010
!MESSAGE XSCT Command: [version], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.010
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.010
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.015
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.015
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.029
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.030
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.034
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.034
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.048
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.048
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.065
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.065
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.079
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.079
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.086
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.086
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.102
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.103
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.107
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.109
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.126
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.126
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.131
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.132
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.150
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.150
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.166
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Platform Cable USB 00001a2b007501" && level == 0}], Result: [null, ]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.166
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.167
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 6000000]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.169
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.201
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.201
!MESSAGE XSCT Command: [rst -system], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.310
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:32.310
!MESSAGE XSCT Command: [after 3000], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:35.317
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:35.341
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:35.371
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   3* Platform Cable USB 00001a2b007501]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:35.371
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:35.384
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==1}], Result: [null,      4  arm_dap (idcode 4ba00477 irlen 4)
     5  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:35.384
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:35.411
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00001a2b007501" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00001a2b007501-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:35.411
!MESSAGE XSCT Command: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:39.966
!MESSAGE XSCT command with result: [fpga -file D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:39.992
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:40.001
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:40.003
!MESSAGE XSCT Command: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:40.017
!MESSAGE XSCT command with result: [loadhw -hw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_28]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:40.017
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:40.018
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:40.019
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:40.028
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:40.028
!MESSAGE XSCT Command: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:40.030
!MESSAGE XSCT command with result: [source D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:40.030
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:40.458
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:40.459
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:40.467
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:40.467
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:40.501
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:40.501
!MESSAGE XSCT Command: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:41.072
!MESSAGE XSCT command with result: [dow D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_app/Debug/ltc2264_app.elf], Result: [null, ]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:41.072
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:41.191
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:41.270
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:41.278
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:41.279
!MESSAGE XSCT Command: [con], Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:08:41.303
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-55: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:41:50.583
!MESSAGE XSCT Command: [platform config -updatehw {D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa}], Thread: Worker-63: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:41:54.714
!MESSAGE XSCT command with result: [platform config -updatehw {D:/fpga_work/ltc2264_adc_test/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-63: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:41:55.884
!MESSAGE XSCT Command: [platform read {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\platform.spr}], Thread: Worker-62: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:41:55.884
!MESSAGE XSCT Command: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-69: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:41:57.818
!MESSAGE XSCT command with result: [platform read {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_plat\platform.spr}], Result: [null, ]. Thread: Worker-62: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:41:57.850
!MESSAGE XSCT command with result: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-69: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:41:57.850
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-69: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:41:59.468
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-69: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:43:54.463
!MESSAGE XSCT Command: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:43:54.598
!MESSAGE XSCT command with result: [::hsi::utils::closehw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:43:54.599
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:43:56.462
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:43:56.462
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:43:56.464
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Fri Oct 13 04:36:36 2023",
"vivado_version": "2020.1",
"part": "xc7z010clg400-1",
}]. Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:43:57.920
!MESSAGE XSCT Command: [disconnect tcfchan#19], Thread: Thread-1139

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:43:57.948
!MESSAGE XSCT command with result: [disconnect tcfchan#19], Result: [null, ]. Thread: Thread-1139

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:43:59.006
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:43:59.007
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:43:59.010
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:43:59.033
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:43:59.038
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.443
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {D:\fpga_work\ltc2264_adc_test\ltc2264_adc_test.sdk\ltc2264_app\_ide\psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.497
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.512
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"adcDecodeLVDS_0": {"hier_name": "adcDecodeLVDS_0",
"type": "adcDecodeLVDS",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_200M": {"hier_name": "rst_ps7_0_200M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ps7_0_50M": {"hier_name": "rst_ps7_0_50M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.513
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.519
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "666.666666",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "200",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
}]. Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.519
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.554
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_quad_spi_0": {"SRR": {"description": "Software Reset Register",
"address_offset": "0x40",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Reset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199168,
},
"SPICR": {"description": "SPI Control Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"LOOP": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Local loopback mode
Enables local loopback operation and is functional only in standard SPI master mode.
When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "SPI system enable
When set to:
  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.
  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master (SPI master mode)
Setting this bit configures the SPI device as a master or a slave.
When set to:
  0 - Slave configuration.
  1 - Master configuration.
In dual/quad SPI mode only the master mode of the core is allowed.
Standard Slave mode is not supported for SCK ratio = 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Clock polarity
Setting this bit defines clock polarity.
When set to:
  0 - Active-High clock; SCK idles Low.
  1 - Active-Low clock; SCK idles High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPHA": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Clock phase
Setting this bit selects one of two fundamentally different transfer formats.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO reset
When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Reset": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO reset
When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Manual_Slave_Select_Assertion_Enable": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Manual slave select assertion enable
This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).
This bit has no effect on slave operation.
When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Transaction_Inhibit": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Master transaction inhibit
This bit inhibits master transactions.
This bit has no effect on slave operation.
When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LSB_First": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "LSB first
This bit selects LSB first data transfer format.
The default transfer format is MSB first.
When set to:
  0 - MSB first transfer format.
  1 - LSB first transfer format.
In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199200,
},
"SPISR": {"description": "SPI Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Empty.
When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.
Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receive full.
When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.
Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit empty.
When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.
The occupancy of the FIFO is decremented with the completion of each SPI transfer.
Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit full.
When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.
Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MODF": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. 
A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Select": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Mode_Select flag.
This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.
1 - Default in standard mode.
0 - Asserted when core configured in slave mode and selected by external SPI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA_Error flag.
When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.
These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_mode_error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode error flag.
When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error flag.
When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error flag.
When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Command error flag.
When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199204,
},
"SPI_SSR": {"description": "SPI Slave Select Register",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Selected_Slave": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Active-Low, one-hot encoded slave select
The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199216,
},
"SPI_TXFIFO_OR": {"description": "SPI Transmit FIFO Occupancy Register",
"address_offset": "0x74",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy.
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199220,
},
"SPI_RXFIFO_OR": {"description": "SPI Receive FIFO Occupancy Register",
"address_offset": "0x78",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy. 
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199224,
},
"DGIER": {"description": "Device Global Interrupt Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable.
Allows passing all individually enabled interrupts to the interrupt controller.
When set to:   0 - Disabled.   1 - Enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199208,
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199212,
},
"IPISR": {"description": "IP Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.
This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
It is set when the last byte of data has been transferred out to the external flash memory.
In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.
In master mode if this bit is set to 1, no more SPI transfers are permitted
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO underrun.
This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.
This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).
With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO overrun.
This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.
This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXFIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.
In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. 
In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.
Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave select mode.
The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. 
This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.
Note: This bit is applicable only in standard SPI slave mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR not empty.
The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.
This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.
Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The CPOL - CPHA control register bits are set to 01 or 10.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The core is configured in master = 0 in control register (SPICR(2)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The LSB First bit in the control register (SPICR) is set to 1.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error.
This flag is asserted when:
  The core is configured in dual or quad SPI transfer mode and
  The LOOP bit is set in control register (SPICR(0)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command error.
This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.
In standard SPI mode this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199136,
},
"IPIER": {"description": "IP Interrupt Enable Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit FIFO underrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO overrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.
In master mode, setting this bit has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.
If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.
This bit has no significance in dual or quad mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.555
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.572
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.572
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.575
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.575
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.576
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.576
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.578
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.578
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.579
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.579
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.580
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.580
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.581
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.581
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.583
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.583
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.615
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_quad_spi_0": {"SRR": {"description": "Software Reset Register",
"address_offset": "0x40",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Reset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199168,
},
"SPICR": {"description": "SPI Control Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"LOOP": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Local loopback mode
Enables local loopback operation and is functional only in standard SPI master mode.
When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "SPI system enable
When set to:
  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.
  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master (SPI master mode)
Setting this bit configures the SPI device as a master or a slave.
When set to:
  0 - Slave configuration.
  1 - Master configuration.
In dual/quad SPI mode only the master mode of the core is allowed.
Standard Slave mode is not supported for SCK ratio = 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Clock polarity
Setting this bit defines clock polarity.
When set to:
  0 - Active-High clock; SCK idles Low.
  1 - Active-Low clock; SCK idles High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPHA": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Clock phase
Setting this bit selects one of two fundamentally different transfer formats.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO reset
When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Reset": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO reset
When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Manual_Slave_Select_Assertion_Enable": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Manual slave select assertion enable
This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).
This bit has no effect on slave operation.
When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Transaction_Inhibit": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Master transaction inhibit
This bit inhibits master transactions.
This bit has no effect on slave operation.
When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LSB_First": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "LSB first
This bit selects LSB first data transfer format.
The default transfer format is MSB first.
When set to:
  0 - MSB first transfer format.
  1 - LSB first transfer format.
In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199200,
},
"SPISR": {"description": "SPI Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Empty.
When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.
Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receive full.
When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.
Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit empty.
When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.
The occupancy of the FIFO is decremented with the completion of each SPI transfer.
Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit full.
When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.
Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MODF": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. 
A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Select": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Mode_Select flag.
This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.
1 - Default in standard mode.
0 - Asserted when core configured in slave mode and selected by external SPI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA_Error flag.
When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.
These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_mode_error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode error flag.
When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error flag.
When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error flag.
When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Command error flag.
When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199204,
},
"SPI_SSR": {"description": "SPI Slave Select Register",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Selected_Slave": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Active-Low, one-hot encoded slave select
The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199216,
},
"SPI_TXFIFO_OR": {"description": "SPI Transmit FIFO Occupancy Register",
"address_offset": "0x74",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy.
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199220,
},
"SPI_RXFIFO_OR": {"description": "SPI Receive FIFO Occupancy Register",
"address_offset": "0x78",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy. 
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199224,
},
"DGIER": {"description": "Device Global Interrupt Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable.
Allows passing all individually enabled interrupts to the interrupt controller.
When set to:   0 - Disabled.   1 - Enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199208,
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199212,
},
"IPISR": {"description": "IP Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.
This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
It is set when the last byte of data has been transferred out to the external flash memory.
In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.
In master mode if this bit is set to 1, no more SPI transfers are permitted
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO underrun.
This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.
This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).
With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO overrun.
This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.
This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXFIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.
In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. 
In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.
Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave select mode.
The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. 
This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.
Note: This bit is applicable only in standard SPI slave mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR not empty.
The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.
This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.
Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The CPOL - CPHA control register bits are set to 01 or 10.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The core is configured in master = 0 in control register (SPICR(2)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The LSB First bit in the control register (SPICR) is set to 1.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error.
This flag is asserted when:
  The core is configured in dual or quad SPI transfer mode and
  The LOOP bit is set in control register (SPICR(0)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command error.
This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.
In standard SPI mode this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199136,
},
"IPIER": {"description": "IP Interrupt Enable Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit FIFO underrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO overrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.
In master mode, setting this bit has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.
If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.
This bit has no significance in dual or quad mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.617
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Thread: Worker-68: Launching Debugger_ltc2264_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2023-10-13 04:44:03.630
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/fpga_work/ltc2264_adc_test/ltc2264_adc_test.sdk/ltc2264_plat/export/ltc2264_plat/hw/design_1_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-68: Launching Debugger_ltc2264_app-Default
