Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Top_4
Version: Q-2019.12-SP5-5
Date   : Sun May 12 21:47:28 2024
****************************************

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: DFF_B_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DFF_Result_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top_4              8000                  saed32rvt_ff1p16v125c
  FA_1bit_115        ForQA                 saed32rvt_ff1p16v125c
  RCA_4bit_29        ForQA                 saed32rvt_ff1p16v125c
  FA_1bit_113        ForQA                 saed32rvt_ff1p16v125c
  CSA_32bit          8000                  saed32rvt_ff1p16v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DFF_B_reg[1]/CLK (DFFX1_RVT)                            0.00       0.00 r
  DFF_B_reg[1]/Q (DFFX1_RVT)                              0.06       0.06 f
  DFF_B_tri[1]/Y (TNBUFFX1_RVT)                           0.03       0.09 f
  module_B/B[1] (CSA_32bit)                               0.00       0.09 f
  module_B/RCA000/B[1] (RCA_4bit_29)                      0.00       0.09 f
  module_B/RCA000/FA01/B (FA_1bit_115)                    0.00       0.09 f
  module_B/RCA000/FA01/U3/Y (XOR2X2_RVT)                  0.46       0.55 f
  module_B/RCA000/FA01/U1/Y (AO22X1_RVT)                  0.06       0.61 f
  module_B/RCA000/FA01/Cout (FA_1bit_115)                 0.00       0.61 f
  module_B/RCA000/FA10/Cin (FA_1bit_114)                  0.00       0.61 f
  module_B/RCA000/FA10/U2/Y (AO22X1_RVT)                 -0.02       0.59 f
  module_B/RCA000/FA10/Cout (FA_1bit_114)                 0.00       0.59 f
  module_B/RCA000/FA11/Cin (FA_1bit_113)                  0.00       0.59 f
  module_B/RCA000/FA11/U3/Y (INVX1_RVT)                   0.02       0.61 r
  module_B/RCA000/FA11/U1/Y (INVX1_RVT)                   0.01       0.62 f
  module_B/RCA000/FA11/U2/Y (AO22X1_RVT)                  0.02       0.65 f
  module_B/RCA000/FA11/Cout (FA_1bit_113)                 0.00       0.65 f
  module_B/RCA000/Cout (RCA_4bit_29)                      0.00       0.65 f
  module_B/U3/Y (IBUFFX16_RVT)                           -0.14       0.51 r
  module_B/U4/Y (INVX1_RVT)                               0.00       0.51 f
  module_B/U31/Y (INVX1_RVT)                              0.03       0.55 r
  module_B/U45/Y (AO22X1_RVT)                             0.04       0.59 r
  module_B/U25/Y (INVX1_RVT)                              0.02       0.61 f
  module_B/U23/Y (NAND2X0_RVT)                            0.02       0.63 r
  module_B/U24/Y (NAND2X0_RVT)                            0.03       0.66 f
  module_B/U26/Y (INVX1_RVT)                              0.02       0.68 r
  module_B/U16/Y (AOI22X1_RVT)                            0.04       0.73 f
  module_B/U27/Y (INVX0_RVT)                              0.02       0.75 r
  module_B/U47/Y (AO22X1_RVT)                             0.04       0.79 r
  module_B/U34/Y (AO22X1_RVT)                             0.04       0.83 r
  module_B/U17/Y (INVX1_RVT)                              0.02       0.85 f
  module_B/U44/Y (AO22X1_RVT)                             0.03       0.88 f
  module_B/U5/Y (INVX1_RVT)                               0.01       0.89 r
  module_B/U12/Y (AO22X1_RVT)                             0.02       0.91 r
  module_B/S[28] (CSA_32bit)                              0.00       0.91 r
  U141/Y (AO222X1_RVT)                                    0.04       0.96 r
  DFF_Result_reg[28]/D (DFFX1_RVT)                        0.00       0.96 r
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  DFF_Result_reg[28]/CLK (DFFX1_RVT)                      0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


1
