INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/practico_UART_11_13/practico_UART_11_13.srcs/sources_1/new/BIT_CLK_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BIT_CLK_gen
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Verilog/practico_UART_11_13/practico_UART_11_13.srcs/sources_1/new/BIT_CLK_gen.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/practico_UART_11_13/practico_UART_11_13.srcs/sources_1/new/my_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/practico_UART_11_13/practico_UART_11_13.srcs/sim_1/new/tb_my_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_my_TX
