module top_module (
    input clk,
    input resetn,   // synchronous reset
    input in,
    output out);

    wire [3:0] Q;
    
    d_ff inst1 (.clk(clk), .reset(resetn), .d(in), .q(Q[3]));
    d_ff inst2 (.clk(clk), .reset(resetn), .d(Q[3]), .q(Q[2]));
    d_ff inst3 (.clk(clk), .reset(resetn), .d(Q[2]), .q(Q[1]));
    d_ff inst4 (.clk(clk), .reset(resetn), .d(Q[1]), .q(Q[0]));
    
    assign out= Q[0];
            
endmodule

module d_ff(
    input d,
    input clk,
    input reset,
    output q);
    
    always @(posedge clk)
        begin
            if(~reset)
                q<=1'b0;
            else
                q<=d;
        end
endmodule            
