INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jan/Dropbox/Uni/valencia/practicas/FPGA/CCRYSP_pileup/testbench_prototyping/testbench_prototyping.srcs/sim_1/new/testbench01.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb'
