\hypertarget{struct_f_d_c_a_n___clock_calibration_unit___type_def}{}\doxysection{FDCAN\+\_\+\+Clock\+Calibration\+Unit\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_d_c_a_n___clock_calibration_unit___type_def}\index{FDCAN\_ClockCalibrationUnit\_TypeDef@{FDCAN\_ClockCalibrationUnit\_TypeDef}}


FD Controller Area Network.  




{\ttfamily \#include $<$stm32h723xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___clock_calibration_unit___type_def_a9fd0362bbfc6a3137b441bdc6a39511d}{CREL}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___clock_calibration_unit___type_def_a4aed9de701bd64ad2eeb42ca2f27d807}{CCFG}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___clock_calibration_unit___type_def_aa624efe0582ddc63ceeba64ee59dbca8}{CSTAT}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___clock_calibration_unit___type_def_aabdedcb357bbb8d99cb18ee8dd6c2feb}{CWD}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___clock_calibration_unit___type_def_a6615bc39cfcd7131bdc8662583cc6714}{IR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_d_c_a_n___clock_calibration_unit___type_def_a5334fa489ba4df825113ac9b606e7da3}{IE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FD Controller Area Network. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_d_c_a_n___clock_calibration_unit___type_def_a4aed9de701bd64ad2eeb42ca2f27d807}\label{struct_f_d_c_a_n___clock_calibration_unit___type_def_a4aed9de701bd64ad2eeb42ca2f27d807}} 
\index{FDCAN\_ClockCalibrationUnit\_TypeDef@{FDCAN\_ClockCalibrationUnit\_TypeDef}!CCFG@{CCFG}}
\index{CCFG@{CCFG}!FDCAN\_ClockCalibrationUnit\_TypeDef@{FDCAN\_ClockCalibrationUnit\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCFG}{CCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCFG}

Calibration Configuration register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_f_d_c_a_n___clock_calibration_unit___type_def_a9fd0362bbfc6a3137b441bdc6a39511d}\label{struct_f_d_c_a_n___clock_calibration_unit___type_def_a9fd0362bbfc6a3137b441bdc6a39511d}} 
\index{FDCAN\_ClockCalibrationUnit\_TypeDef@{FDCAN\_ClockCalibrationUnit\_TypeDef}!CREL@{CREL}}
\index{CREL@{CREL}!FDCAN\_ClockCalibrationUnit\_TypeDef@{FDCAN\_ClockCalibrationUnit\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CREL}{CREL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CREL}

Clock Calibration Unit Core Release register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_f_d_c_a_n___clock_calibration_unit___type_def_aa624efe0582ddc63ceeba64ee59dbca8}\label{struct_f_d_c_a_n___clock_calibration_unit___type_def_aa624efe0582ddc63ceeba64ee59dbca8}} 
\index{FDCAN\_ClockCalibrationUnit\_TypeDef@{FDCAN\_ClockCalibrationUnit\_TypeDef}!CSTAT@{CSTAT}}
\index{CSTAT@{CSTAT}!FDCAN\_ClockCalibrationUnit\_TypeDef@{FDCAN\_ClockCalibrationUnit\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSTAT}{CSTAT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSTAT}

Calibration Status register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_f_d_c_a_n___clock_calibration_unit___type_def_aabdedcb357bbb8d99cb18ee8dd6c2feb}\label{struct_f_d_c_a_n___clock_calibration_unit___type_def_aabdedcb357bbb8d99cb18ee8dd6c2feb}} 
\index{FDCAN\_ClockCalibrationUnit\_TypeDef@{FDCAN\_ClockCalibrationUnit\_TypeDef}!CWD@{CWD}}
\index{CWD@{CWD}!FDCAN\_ClockCalibrationUnit\_TypeDef@{FDCAN\_ClockCalibrationUnit\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CWD}{CWD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CWD}

Calibration Watchdog register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_f_d_c_a_n___clock_calibration_unit___type_def_a5334fa489ba4df825113ac9b606e7da3}\label{struct_f_d_c_a_n___clock_calibration_unit___type_def_a5334fa489ba4df825113ac9b606e7da3}} 
\index{FDCAN\_ClockCalibrationUnit\_TypeDef@{FDCAN\_ClockCalibrationUnit\_TypeDef}!IE@{IE}}
\index{IE@{IE}!FDCAN\_ClockCalibrationUnit\_TypeDef@{FDCAN\_ClockCalibrationUnit\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IE}{IE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IE}

CCU Interrupt Enable register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_f_d_c_a_n___clock_calibration_unit___type_def_a6615bc39cfcd7131bdc8662583cc6714}\label{struct_f_d_c_a_n___clock_calibration_unit___type_def_a6615bc39cfcd7131bdc8662583cc6714}} 
\index{FDCAN\_ClockCalibrationUnit\_TypeDef@{FDCAN\_ClockCalibrationUnit\_TypeDef}!IR@{IR}}
\index{IR@{IR}!FDCAN\_ClockCalibrationUnit\_TypeDef@{FDCAN\_ClockCalibrationUnit\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IR}{IR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IR}

CCU Interrupt register, Address offset\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+User\+\_\+4/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+10.\+1/ethernet\+\_\+\+UDB/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h723xx_8h}{stm32h723xx.\+h}}\end{DoxyCompactItemize}
