\doxysection{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Memory_1_1AMemory}{Com\+Square\+::\+Memory\+::\+A\+Memory}} \\*Abstract class representing a continuous block of memory }{\pageref{classComSquare_1_1Memory_1_1AMemory}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1APU_1_1APU}{Com\+Square\+::\+A\+P\+U\+::\+A\+PU}} }{\pageref{classComSquare_1_1APU_1_1APU}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1APU_1_1APUDebug}{Com\+Square\+::\+Debugger\+::\+A\+P\+U\+::\+A\+P\+U\+Debug}} }{\pageref{classComSquare_1_1Debugger_1_1APU_1_1APUDebug}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Memory_1_1ARectangleMemory}{Com\+Square\+::\+Memory\+::\+A\+Rectangle\+Memory}} \\*Base memory class to map non continuous rectangle to the memory. (A rectangle that spam across more than one bank but that does not start at \$0000 or end at \$\+F\+F\+FF) }{\pageref{classComSquare_1_1Memory_1_1ARectangleMemory}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1PPU_1_1Background}{Com\+Square\+::\+P\+P\+U\+::\+Background}} }{\pageref{classComSquare_1_1PPU_1_1Background}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1Debugger_1_1CPU_1_1Breakpoint}{Com\+Square\+::\+Debugger\+::\+C\+P\+U\+::\+Breakpoint}} \\*Struct representing a breakpoint set by the user or by the app }{\pageref{structComSquare_1_1Debugger_1_1CPU_1_1Breakpoint}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1APU_1_1DSP_1_1BRR}{Com\+Square\+::\+A\+P\+U\+::\+D\+S\+P\+::\+B\+RR}} }{\pageref{structComSquare_1_1APU_1_1DSP_1_1BRR}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1Debugger_1_1BusLog}{Com\+Square\+::\+Debugger\+::\+Bus\+Log}} \\*The struct used to represent memory bus logs }{\pageref{structComSquare_1_1Debugger_1_1BusLog}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1Debugger_1_1BusLoggerFilters}{Com\+Square\+::\+Debugger\+::\+Bus\+Logger\+Filters}} \\*The struct representing filters of the memory bus\textquotesingle{}s logger }{\pageref{structComSquare_1_1Debugger_1_1BusLoggerFilters}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1BusLoggerProxy}{Com\+Square\+::\+Debugger\+::\+Bus\+Logger\+Proxy}} \\*A class to filter logs from the memory bus\textquotesingle{}s debugger }{\pageref{classComSquare_1_1Debugger_1_1BusLoggerProxy}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1BusLogModel}{Com\+Square\+::\+Debugger\+::\+Bus\+Log\+Model}} \\*The qt model that bind the logs to the view }{\pageref{classComSquare_1_1Debugger_1_1BusLogModel}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Callback}{Com\+Square\+::\+Callback$<$ Types $>$}} \\*A callback where you can subscribe to and emit it }{\pageref{classComSquare_1_1Callback}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Cartridge_1_1Cartridge}{Com\+Square\+::\+Cartridge\+::\+Cartridge}} \\*Contains the rom\textquotesingle{}s memory/instructions }{\pageref{classComSquare_1_1Cartridge_1_1Cartridge}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1CGramDebug}{Com\+Square\+::\+Debugger\+::\+C\+Gram\+Debug}} \\*Window that allow the user to view all data going through the memory bus }{\pageref{classComSquare_1_1Debugger_1_1CGramDebug}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1CGramModel}{Com\+Square\+::\+Debugger\+::\+C\+Gram\+Model}} \\*The qt model that bind the logs to the view }{\pageref{classComSquare_1_1Debugger_1_1CGramModel}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1ClosableWindow}{Com\+Square\+::\+Debugger\+::\+Closable\+Window}} }{\pageref{classComSquare_1_1Debugger_1_1ClosableWindow}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1CPU_1_1CPU}{Com\+Square\+::\+C\+P\+U\+::\+C\+PU}} \\*The main \mbox{\hyperlink{classComSquare_1_1CPU_1_1CPU}{C\+PU}} }{\pageref{classComSquare_1_1CPU_1_1CPU}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1CPU_1_1CPUDebug}{Com\+Square\+::\+Debugger\+::\+C\+P\+U\+::\+C\+P\+U\+Debug}} \\*A window that show registers and the disassembly of a \mbox{\hyperlink{namespaceComSquare_1_1Debugger_1_1CPU}{C\+PU}} }{\pageref{classComSquare_1_1Debugger_1_1CPU_1_1CPUDebug}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1DebuggableError}{Com\+Square\+::\+Debuggable\+Error}} }{\pageref{classComSquare_1_1DebuggableError}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1Debugger_1_1CPU_1_1DisassembledInstruction}{Com\+Square\+::\+Debugger\+::\+C\+P\+U\+::\+Disassembled\+Instruction}} \\*Struct representing an instruction in an human readable way (created by disassembling the rom) }{\pageref{structComSquare_1_1Debugger_1_1CPU_1_1DisassembledInstruction}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1Debugger_1_1CPU_1_1DisassemblyContext}{Com\+Square\+::\+Debugger\+::\+C\+P\+U\+::\+Disassembly\+Context}} \\*Struct used to emulate the state of the processor during the disassembly since instructions take a different amount of space depending on some flags }{\pageref{structComSquare_1_1Debugger_1_1CPU_1_1DisassemblyContext}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1CPU_1_1DisassemblyModel}{Com\+Square\+::\+Debugger\+::\+C\+P\+U\+::\+Disassembly\+Model}} \\*The qt model that show the disassembly }{\pageref{classComSquare_1_1Debugger_1_1CPU_1_1DisassemblyModel}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1CPU_1_1DMA}{Com\+Square\+::\+C\+P\+U\+::\+D\+MA}} \\*Class handling all D\+M\+A/\+H\+D\+MA transfers (Direct \mbox{\hyperlink{namespaceComSquare_1_1Memory}{Memory}} Access or H-\/\+Blank Direct \mbox{\hyperlink{namespaceComSquare_1_1Memory}{Memory}} Access) }{\pageref{classComSquare_1_1CPU_1_1DMA}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1APU_1_1DSP_1_1DSP}{Com\+Square\+::\+A\+P\+U\+::\+D\+S\+P\+::\+D\+SP}} }{\pageref{classComSquare_1_1APU_1_1DSP_1_1DSP}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1APU_1_1DSP_1_1Echo}{Com\+Square\+::\+A\+P\+U\+::\+D\+S\+P\+::\+Echo}} }{\pageref{structComSquare_1_1APU_1_1DSP_1_1Echo}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1Debugger_1_1CPU_1_1ExecutedInstruction}{Com\+Square\+::\+Debugger\+::\+C\+P\+U\+::\+Executed\+Instruction}} \\*An instruction that has already been executed. Used for the history viewer }{\pageref{structComSquare_1_1Debugger_1_1CPU_1_1ExecutedInstruction}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1Cartridge_1_1Header}{Com\+Square\+::\+Cartridge\+::\+Header}} }{\pageref{structComSquare_1_1Cartridge_1_1Header}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1HeaderViewer}{Com\+Square\+::\+Debugger\+::\+Header\+Viewer}} \\*Window that show the header of the currently running game }{\pageref{classComSquare_1_1Debugger_1_1HeaderViewer}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1CPU_1_1HistoryModel}{Com\+Square\+::\+Debugger\+::\+C\+P\+U\+::\+History\+Model}} \\*The qt model that show the history }{\pageref{classComSquare_1_1Debugger_1_1CPU_1_1HistoryModel}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Memory_1_1IMemory}{Com\+Square\+::\+Memory\+::\+I\+Memory}} \\*Common interface implemented by all components mapping memory }{\pageref{classComSquare_1_1Memory_1_1IMemory}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Memory_1_1IMemoryBus}{Com\+Square\+::\+Memory\+::\+I\+Memory\+Bus}} \\*The memory bus is the component responsible of mapping addresses to components address and transmitting the data }{\pageref{classComSquare_1_1Memory_1_1IMemoryBus}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1CPU_1_1Instruction}{Com\+Square\+::\+C\+P\+U\+::\+Instruction}} \\*Struct containing basic information about instructions }{\pageref{structComSquare_1_1CPU_1_1Instruction}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1Debugger_1_1APU_1_1Instruction}{Com\+Square\+::\+Debugger\+::\+A\+P\+U\+::\+Instruction}} \\*Small structure to store some values on the instructions }{\pageref{structComSquare_1_1Debugger_1_1APU_1_1Instruction}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1APU_1_1InternalRegisters}{Com\+Square\+::\+A\+P\+U\+::\+Internal\+Registers}} }{\pageref{structComSquare_1_1APU_1_1InternalRegisters}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1CPU_1_1InternalRegisters}{Com\+Square\+::\+C\+P\+U\+::\+Internal\+Registers}} \\*Struct containing internal registers of the \mbox{\hyperlink{classComSquare_1_1CPU_1_1CPU}{C\+PU}} }{\pageref{structComSquare_1_1CPU_1_1InternalRegisters}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1Cartridge_1_1InterruptVectors}{Com\+Square\+::\+Cartridge\+::\+Interrupt\+Vectors}} }{\pageref{structComSquare_1_1Cartridge_1_1InterruptVectors}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1InvalidAction}{Com\+Square\+::\+Invalid\+Action}} \\*Exception thrown when someone tries to load an invalid rom }{\pageref{classComSquare_1_1InvalidAction}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1InvalidAddress}{Com\+Square\+::\+Invalid\+Address}} \\*Exception thrown when trying to read/write to an invalid address }{\pageref{classComSquare_1_1InvalidAddress}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1InvalidOpcode}{Com\+Square\+::\+Invalid\+Opcode}} \\*Exception thrown when someone tries to load an invalid rom }{\pageref{classComSquare_1_1InvalidOpcode}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Renderer_1_1InvalidPixelPosition}{Com\+Square\+::\+Renderer\+::\+Invalid\+Pixel\+Position}} }{\pageref{classComSquare_1_1Renderer_1_1InvalidPixelPosition}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1InvalidRectangleAddress}{Com\+Square\+::\+Invalid\+Rectangle\+Address}} \\*Exception thrown when trying to read/write to an invalid address in a rectangle memory region }{\pageref{classComSquare_1_1InvalidRectangleAddress}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1InvalidRomException}{Com\+Square\+::\+Invalid\+Rom\+Exception}} \\*Exception thrown when someone tries to load an invalid rom }{\pageref{classComSquare_1_1InvalidRomException}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1APU_1_1IPL_1_1IPL}{Com\+Square\+::\+A\+P\+U\+::\+I\+P\+L\+::\+I\+PL}} }{\pageref{classComSquare_1_1APU_1_1IPL_1_1IPL}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Renderer_1_1IRenderer}{Com\+Square\+::\+Renderer\+::\+I\+Renderer}} }{\pageref{classComSquare_1_1Renderer_1_1IRenderer}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1Debugger_1_1CPU_1_1Label}{Com\+Square\+::\+Debugger\+::\+C\+P\+U\+::\+Label}} \\*Struct representing a label }{\pageref{structComSquare_1_1Debugger_1_1CPU_1_1Label}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1APU_1_1DSP_1_1Latch}{Com\+Square\+::\+A\+P\+U\+::\+D\+S\+P\+::\+Latch}} }{\pageref{structComSquare_1_1APU_1_1DSP_1_1Latch}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1APU_1_1DSP_1_1Master}{Com\+Square\+::\+A\+P\+U\+::\+D\+S\+P\+::\+Master}} }{\pageref{structComSquare_1_1APU_1_1DSP_1_1Master}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Memory_1_1MemoryBus}{Com\+Square\+::\+Memory\+::\+Memory\+Bus}} \\*The memory bus is the component responsible of mapping addresses to components address and transmitting the data }{\pageref{classComSquare_1_1Memory_1_1MemoryBus}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1MemoryBusDebug}{Com\+Square\+::\+Debugger\+::\+Memory\+Bus\+Debug}} \\*Window that allow the user to view all data going through the memory bus }{\pageref{classComSquare_1_1Debugger_1_1MemoryBusDebug}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1APU_1_1MemoryMap}{Com\+Square\+::\+A\+P\+U\+::\+Memory\+Map}} }{\pageref{structComSquare_1_1APU_1_1MemoryMap}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Memory_1_1MemoryShadow}{Com\+Square\+::\+Memory\+::\+Memory\+Shadow}} }{\pageref{classComSquare_1_1Memory_1_1MemoryShadow}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1MemoryViewer}{Com\+Square\+::\+Debugger\+::\+Memory\+Viewer}} \\*Class responsible of the \mbox{\hyperlink{namespaceComSquare_1_1Memory}{Memory}} Viewer }{\pageref{classComSquare_1_1Debugger_1_1MemoryViewer}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1MemoryViewerModel}{Com\+Square\+::\+Debugger\+::\+Memory\+Viewer\+Model}} \\*The qt model that bind the ram to the view }{\pageref{classComSquare_1_1Debugger_1_1MemoryViewerModel}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1APU_1_1DSP_1_1Noise}{Com\+Square\+::\+A\+P\+U\+::\+D\+S\+P\+::\+Noise}} }{\pageref{structComSquare_1_1APU_1_1DSP_1_1Noise}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Renderer_1_1NoRenderer}{Com\+Square\+::\+Renderer\+::\+No\+Renderer}} \\*A renderer that discard everything you give. (Used for tests) }{\pageref{classComSquare_1_1Renderer_1_1NoRenderer}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1NotImplementedException}{Com\+Square\+::\+Not\+Implemented\+Exception}} \\*When this is thrown, it means that we should work more }{\pageref{classComSquare_1_1NotImplementedException}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1PPU_1_1PPU}{Com\+Square\+::\+P\+P\+U\+::\+P\+PU}} \\*The class containing all the registers of the \mbox{\hyperlink{classComSquare_1_1PPU_1_1PPU}{P\+PU}} }{\pageref{classComSquare_1_1PPU_1_1PPU}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1PPU_1_1Utils_1_1PpuState}{Com\+Square\+::\+P\+P\+U\+::\+Utils\+::\+Ppu\+State}} \\*Struct to save all specific variables needed for the registers (prev values for example) }{\pageref{structComSquare_1_1PPU_1_1Utils_1_1PpuState}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Renderer_1_1QtFullSFML}{Com\+Square\+::\+Renderer\+::\+Qt\+Full\+S\+F\+ML}} \\*The S\+F\+ML window that manage the update }{\pageref{classComSquare_1_1Renderer_1_1QtFullSFML}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Renderer_1_1QtSFML}{Com\+Square\+::\+Renderer\+::\+Qt\+S\+F\+ML}} \\*A S\+F\+ML renderer inside a QT widget }{\pageref{classComSquare_1_1Renderer_1_1QtSFML}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Renderer_1_1QtSFMLTileRenderer}{Com\+Square\+::\+Renderer\+::\+Qt\+S\+F\+M\+L\+Tile\+Renderer}} }{\pageref{classComSquare_1_1Renderer_1_1QtSFMLTileRenderer}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Renderer_1_1QtSFMLWindow}{Com\+Square\+::\+Renderer\+::\+Qt\+S\+F\+M\+L\+Window}} }{\pageref{classComSquare_1_1Renderer_1_1QtSFMLWindow}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Renderer_1_1QtWidgetSFML}{Com\+Square\+::\+Renderer\+::\+Qt\+Widget\+S\+F\+ML}} \\*A widget that you can put inside a QT application that render using the S\+F\+ML }{\pageref{classComSquare_1_1Renderer_1_1QtWidgetSFML}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Ram_1_1Ram}{Com\+Square\+::\+Ram\+::\+Ram}} }{\pageref{classComSquare_1_1Ram_1_1Ram}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1RAMTileRenderer}{Com\+Square\+::\+Debugger\+::\+R\+A\+M\+Tile\+Renderer}} }{\pageref{classComSquare_1_1Debugger_1_1RAMTileRenderer}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Memory_1_1RectangleShadow}{Com\+Square\+::\+Memory\+::\+Rectangle\+Shadow}} }{\pageref{classComSquare_1_1Memory_1_1RectangleShadow}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1Debugger_1_1Register}{Com\+Square\+::\+Debugger\+::\+Register}} \\*Struct containing information about a register }{\pageref{structComSquare_1_1Debugger_1_1Register}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1PPU_1_1Registers}{Com\+Square\+::\+P\+P\+U\+::\+Registers}} }{\pageref{structComSquare_1_1PPU_1_1Registers}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1CPU_1_1Registers}{Com\+Square\+::\+C\+P\+U\+::\+Registers}} \\*Struct containing registers for the main \mbox{\hyperlink{classComSquare_1_1CPU_1_1CPU}{C\+PU}} }{\pageref{structComSquare_1_1CPU_1_1Registers}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1APU_1_1Registers}{Com\+Square\+::\+A\+P\+U\+::\+Registers}} }{\pageref{structComSquare_1_1APU_1_1Registers}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1RegistersViewerModel}{Com\+Square\+::\+Debugger\+::\+Registers\+Viewer\+Model}} }{\pageref{classComSquare_1_1Debugger_1_1RegistersViewerModel}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1RegisterViewer}{Com\+Square\+::\+Debugger\+::\+Register\+Viewer}} }{\pageref{classComSquare_1_1Debugger_1_1RegisterViewer}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1CPU_1_1RowPainter}{Com\+Square\+::\+Debugger\+::\+C\+P\+U\+::\+Row\+Painter}} \\*The qt class that highlight breakpoints and the PC\textquotesingle{}s position }{\pageref{classComSquare_1_1Debugger_1_1CPU_1_1RowPainter}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Renderer_1_1SFRenderer}{Com\+Square\+::\+Renderer\+::\+S\+F\+Renderer}} }{\pageref{classComSquare_1_1Renderer_1_1SFRenderer}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1SNES}{Com\+Square\+::\+S\+N\+ES}} \\*Container of all the components of the \mbox{\hyperlink{classComSquare_1_1SNES}{S\+N\+ES}} }{\pageref{classComSquare_1_1SNES}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1CPU_1_1StackModel}{Com\+Square\+::\+Debugger\+::\+C\+P\+U\+::\+Stack\+Model}} \\*The qt model that show the stack }{\pageref{classComSquare_1_1Debugger_1_1CPU_1_1StackModel}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1APU_1_1DSP_1_1State}{Com\+Square\+::\+A\+P\+U\+::\+D\+S\+P\+::\+State}} \\*Current state of the \mbox{\hyperlink{classComSquare_1_1APU_1_1DSP_1_1DSP}{D\+SP}} }{\pageref{structComSquare_1_1APU_1_1DSP_1_1State}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1PPU_1_1Tile}{Com\+Square\+::\+P\+P\+U\+::\+Tile}} \\*Info on tile struct }{\pageref{structComSquare_1_1PPU_1_1Tile}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionComSquare_1_1PPU_1_1Utils_1_1TileData}{Com\+Square\+::\+P\+P\+U\+::\+Utils\+::\+Tile\+Data}} \\*Used to parse easily V\+R\+AM \mbox{\hyperlink{structComSquare_1_1PPU_1_1Tile}{Tile}} information }{\pageref{unionComSquare_1_1PPU_1_1Utils_1_1TileData}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1PPU_1_1TileRenderer}{Com\+Square\+::\+P\+P\+U\+::\+Tile\+Renderer}} }{\pageref{classComSquare_1_1PPU_1_1TileRenderer}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1TileViewer}{Com\+Square\+::\+Debugger\+::\+Tile\+Viewer}} \\*Window that allow the user to view all data going through the memory bus }{\pageref{classComSquare_1_1Debugger_1_1TileViewer}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1APU_1_1DSP_1_1Timer}{Com\+Square\+::\+A\+P\+U\+::\+D\+S\+P\+::\+Timer}} }{\pageref{structComSquare_1_1APU_1_1DSP_1_1Timer}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Vector2}{Com\+Square\+::\+Vector2$<$ T $>$}} }{\pageref{classComSquare_1_1Vector2}}{}
\item\contentsline{section}{\mbox{\hyperlink{structComSquare_1_1APU_1_1DSP_1_1Voice}{Com\+Square\+::\+A\+P\+U\+::\+D\+S\+P\+::\+Voice}} }{\pageref{structComSquare_1_1APU_1_1DSP_1_1Voice}}{}
\item\contentsline{section}{\mbox{\hyperlink{classComSquare_1_1Debugger_1_1CPU_1_1WlaDx}{Com\+Square\+::\+Debugger\+::\+C\+P\+U\+::\+Wla\+Dx}} \\*Class to parse W\+L\+A-\/\+DX symbol files }{\pageref{classComSquare_1_1Debugger_1_1CPU_1_1WlaDx}}{}
\end{DoxyCompactList}
