

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Aug  6 19:41:48 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       solution10
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1153|     1153| 46.120 us | 46.120 us |  1153|  1153|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop          |     1152|     1152|       576|          -|          -|     2|    no    |
        | + Col_Loop         |      574|      574|       287|          -|          -|     2|    no    |
        |  ++ Filter1_Loop   |      285|      285|        95|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       30|       30|        10|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |        8|        8|         4|          -|          -|     2|    no    |
        |   +++ W_Col_Loop   |       30|       30|        10|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |        8|        8|         4|          -|          -|     2|    no    |
        |   +++ W_Col_Loop   |       30|       30|        10|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |        8|        8|         4|          -|          -|     2|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     521|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     305|     402|    -|
|Memory           |        0|      -|      96|      27|    -|
|Multiplexer      |        -|      -|       -|     320|    -|
|Register         |        -|      -|     281|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      5|     682|    1270|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_eOg_U1  |conv_1_fadd_32ns_eOg  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_g8j_U3  |conv_1_fcmp_32ns_g8j  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_fYi_U2  |conv_1_fmul_32ns_fYi  |        0|      3|  128|  138|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  305|  402|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_weights_0_U  |conv_1_conv_weighbkb  |        0|  32|   9|    0|    18|   32|     1|          576|
    |conv_weights_1_U  |conv_1_conv_weighcud  |        0|  32|   9|    0|    18|   32|     1|          576|
    |conv_weights_2_U  |conv_1_conv_weighdEe  |        0|  32|   9|    0|    18|   32|     1|          576|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  96|  27|    0|    54|   96|     3|         1728|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln21_1_fu_579_p2    |     +    |      0|  0|  10|           2|           1|
    |add_ln21_2_fu_685_p2    |     +    |      0|  0|  10|           2|           1|
    |add_ln21_fu_472_p2      |     +    |      0|  0|  10|           2|           1|
    |add_ln24_1_fu_622_p2    |     +    |      0|  0|  10|           2|           1|
    |add_ln24_2_fu_763_p2    |     +    |      0|  0|  10|           2|           1|
    |add_ln24_fu_516_p2      |     +    |      0|  0|  10|           2|           1|
    |add_ln26_10_fu_777_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln26_11_fu_800_p2   |     +    |      0|  0|   8|           6|           6|
    |add_ln26_12_fu_810_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln26_1_fu_597_p2    |     +    |      0|  0|  10|           2|           2|
    |add_ln26_2_fu_703_p2    |     +    |      0|  0|  10|           2|           2|
    |add_ln26_4_fu_530_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln26_5_fu_553_p2    |     +    |      0|  0|   8|           6|           6|
    |add_ln26_6_fu_563_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln26_7_fu_636_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln26_8_fu_659_p2    |     +    |      0|  0|   8|           6|           6|
    |add_ln26_9_fu_669_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln26_fu_490_p2      |     +    |      0|  0|  10|           2|           2|
    |add_ln34_1_fu_456_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln34_fu_409_p2      |     +    |      0|  0|  13|           4|           4|
    |c_fu_399_p2             |     +    |      0|  0|  10|           2|           1|
    |f_fu_442_p2             |     +    |      0|  0|  10|           2|           1|
    |r_fu_369_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_653_p2    |     -    |      0|  0|   8|           6|           6|
    |sub_ln26_2_fu_794_p2    |     -    |      0|  0|   8|           6|           6|
    |sub_ln26_fu_547_p2      |     -    |      0|  0|   8|           6|           6|
    |sub_ln34_fu_430_p2      |     -    |      0|  0|  15|           5|           5|
    |and_ln33_fu_856_p2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_393_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln14_fu_436_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_1_fu_573_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_2_fu_679_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_466_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_1_fu_616_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln24_2_fu_757_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln24_fu_510_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_1_fu_844_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_838_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_1_fu_728_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln7_fu_722_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln8_fu_363_p2      |   icmp   |      0|  0|   9|           2|           3|
    |empty_15_fu_742_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_fu_850_p2       |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0             |  select  |      0|  0|  32|           1|          32|
    |merge_i_fu_748_p3       |  select  |      0|  0|  32|           1|          32|
    |select_ln7_i_fu_734_p3  |  select  |      0|  0|  31|           1|          31|
    |xor_ln26_fu_387_p2      |    xor   |      0|  0|   3|           2|           3|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 521|         165|         224|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  101|         21|    1|         21|
    |c_0_reg_170        |    9|          2|    2|          4|
    |ch_0_0_reg_229     |    9|          2|    2|          4|
    |ch_0_1_reg_274     |    9|          2|    2|          4|
    |ch_0_2_reg_319     |    9|          2|    2|          4|
    |f_0_reg_182        |    9|          2|    2|          4|
    |grp_fu_330_p0      |   27|          5|   32|        160|
    |grp_fu_330_p1      |   15|          3|   32|         96|
    |grp_fu_338_p0      |   21|          4|   32|        128|
    |input_r_address0   |   21|          4|    5|         20|
    |r_0_reg_158        |    9|          2|    2|          4|
    |w_sum_1_0_reg_194  |    9|          2|   32|         64|
    |w_sum_1_1_reg_240  |    9|          2|   32|         64|
    |w_sum_1_2_reg_285  |    9|          2|   32|         64|
    |w_sum_2_0_reg_217  |    9|          2|   32|         64|
    |w_sum_2_1_reg_262  |    9|          2|   32|         64|
    |w_sum_2_2_reg_307  |    9|          2|   32|         64|
    |wc_0_0_reg_206     |    9|          2|    2|          4|
    |wc_0_1_reg_251     |    9|          2|    2|          4|
    |wc_0_2_reg_296     |    9|          2|    2|          4|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  320|         67|  312|        845|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln21_1_reg_972     |   2|   0|    2|          0|
    |add_ln21_2_reg_1018    |   2|   0|    2|          0|
    |add_ln21_reg_926       |   2|   0|    2|          0|
    |add_ln24_1_reg_990     |   2|   0|    2|          0|
    |add_ln24_2_reg_1041    |   2|   0|    2|          0|
    |add_ln24_reg_944       |   2|   0|    2|          0|
    |ap_CS_fsm              |  20|   0|   20|          0|
    |c_0_reg_170            |   2|   0|    2|          0|
    |c_reg_893              |   2|   0|    2|          0|
    |ch_0_0_reg_229         |   2|   0|    2|          0|
    |ch_0_1_reg_274         |   2|   0|    2|          0|
    |ch_0_2_reg_319         |   2|   0|    2|          0|
    |conv_out_addr_reg_918  |   4|   0|    4|          0|
    |f_0_reg_182            |   2|   0|    2|          0|
    |f_reg_906              |   2|   0|    2|          0|
    |r_0_reg_158            |   2|   0|    2|          0|
    |r_reg_874              |   2|   0|    2|          0|
    |sub_ln34_reg_898       |   5|   0|    5|          0|
    |w_sum_1_0_reg_194      |  32|   0|   32|          0|
    |w_sum_1_1_reg_240      |  32|   0|   32|          0|
    |w_sum_1_2_reg_285      |  32|   0|   32|          0|
    |w_sum_2_0_reg_217      |  32|   0|   32|          0|
    |w_sum_2_1_reg_262      |  32|   0|   32|          0|
    |w_sum_2_2_reg_307      |  32|   0|   32|          0|
    |wc_0_0_reg_206         |   2|   0|    2|          0|
    |wc_0_1_reg_251         |   2|   0|    2|          0|
    |wc_0_2_reg_296         |   2|   0|    2|          0|
    |xor_ln26_reg_885       |   2|   0|    2|          0|
    |zext_ln24_1_reg_982    |   4|   0|    6|          2|
    |zext_ln24_2_reg_1028   |   4|   0|    6|          2|
    |zext_ln24_reg_936      |   4|   0|    6|          2|
    |zext_ln26_1_reg_931    |   2|   0|    4|          2|
    |zext_ln26_2_reg_977    |   2|   0|    4|          2|
    |zext_ln26_8_reg_1023   |   2|   0|    4|          2|
    |zext_ln26_reg_880      |   2|   0|    4|          2|
    |zext_ln34_2_reg_911    |   2|   0|    6|          4|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 281|   0|  299|         18|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |    4|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 10 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 15 
11 --> 12 10 
12 --> 13 
13 --> 14 
14 --> 11 
15 --> 20 16 
16 --> 17 15 
17 --> 18 
18 --> 19 
19 --> 16 
20 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %input_r) nounwind, !map !7"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x float]* %conv_out) nounwind, !map !14"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.18ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 25 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.61ns)   --->   "%icmp_ln8 = icmp eq i2 %r_0, -2" [conv.cpp:8]   --->   Operation 26 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.00ns)   --->   "%r = add i2 %r_0, 1" [conv.cpp:26]   --->   Operation 28 'add' 'r' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %13, label %Row_Loop_begin" [conv.cpp:8]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv.cpp:9]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv.cpp:9]   --->   Operation 31 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_10 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %r_0, i1 false)" [conv.cpp:34]   --->   Operation 32 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %tmp_10 to i4" [conv.cpp:26]   --->   Operation 33 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.61ns)   --->   "%xor_ln26 = xor i2 %r_0, -2" [conv.cpp:26]   --->   Operation 34 'xor' 'xor_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.18ns)   --->   "br label %2" [conv.cpp:11]   --->   Operation 35 'br' <Predicate = (!icmp_ln8)> <Delay = 1.18>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:41]   --->   Operation 36 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 37 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.61ns)   --->   "%icmp_ln11 = icmp eq i2 %c_0, -2" [conv.cpp:11]   --->   Operation 38 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 39 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.00ns)   --->   "%c = add i2 %c_0, 1" [conv.cpp:11]   --->   Operation 40 'add' 'c' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv.cpp:11]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv.cpp:12]   --->   Operation 42 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv.cpp:12]   --->   Operation 43 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i2 %c_0 to i4" [conv.cpp:34]   --->   Operation 44 'zext' 'zext_ln34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.18ns)   --->   "%add_ln34 = add i4 %zext_ln34, %zext_ln26" [conv.cpp:34]   --->   Operation 45 'add' 'add_ln34' <Predicate = (!icmp_ln11)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i4 %add_ln34 to i5" [conv.cpp:34]   --->   Operation 46 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %add_ln34 to i3" [conv.cpp:34]   --->   Operation 47 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl_cast = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln34, i2 0)" [conv.cpp:34]   --->   Operation 48 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.36ns)   --->   "%sub_ln34 = sub i5 %p_shl_cast, %zext_ln34_1" [conv.cpp:34]   --->   Operation 49 'sub' 'sub_ln34' <Predicate = (!icmp_ln11)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.18ns)   --->   "br label %3" [conv.cpp:14]   --->   Operation 50 'br' <Predicate = (!icmp_ln11)> <Delay = 1.18>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind" [conv.cpp:40]   --->   Operation 51 'specregionend' 'empty_20' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 52 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.36>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %Col_Loop_begin ], [ %f, %W_Row_Loop_end ]"   --->   Operation 53 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.61ns)   --->   "%icmp_ln14 = icmp eq i2 %f_0, -1" [conv.cpp:14]   --->   Operation 54 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 55 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.00ns)   --->   "%f = add i2 %f_0, 1" [conv.cpp:14]   --->   Operation 56 'add' 'f' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %W_Row_Loop_begin" [conv.cpp:14]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv.cpp:15]   --->   Operation 58 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i2 %f_0 to i6" [conv.cpp:34]   --->   Operation 59 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i2 %f_0 to i5" [conv.cpp:34]   --->   Operation 60 'zext' 'zext_ln34_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.36ns)   --->   "%add_ln34_1 = add i5 %sub_ln34, %zext_ln34_3" [conv.cpp:34]   --->   Operation 61 'add' 'add_ln34_1' <Predicate = (!icmp_ln14)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i5 %add_ln34_1 to i64" [conv.cpp:34]   --->   Operation 62 'zext' 'zext_ln34_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [12 x float]* %conv_out, i64 0, i64 %zext_ln34_4" [conv.cpp:34]   --->   Operation 63 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv.cpp:19]   --->   Operation 64 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.18ns)   --->   "br label %4" [conv.cpp:21]   --->   Operation 65 'br' <Predicate = (!icmp_ln14)> <Delay = 1.18>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_2) nounwind" [conv.cpp:39]   --->   Operation 66 'specregionend' 'empty_19' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %2" [conv.cpp:11]   --->   Operation 67 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.18>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%w_sum_1_0 = phi float [ 0.000000e+00, %W_Row_Loop_begin ], [ %w_sum_2_0, %W_Col_Loop_end ]" [conv.cpp:26]   --->   Operation 68 'phi' 'w_sum_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%wc_0_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %add_ln21, %W_Col_Loop_end ]" [conv.cpp:21]   --->   Operation 69 'phi' 'wc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.61ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0_0, -1" [conv.cpp:21]   --->   Operation 70 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 71 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.00ns)   --->   "%add_ln21 = add i2 %wc_0_0, 1" [conv.cpp:21]   --->   Operation 72 'add' 'add_ln21' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop, label %W_Col_Loop_begin" [conv.cpp:21]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv.cpp:22]   --->   Operation 74 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv.cpp:22]   --->   Operation 75 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_11 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %wc_0_0, i1 false)" [conv.cpp:26]   --->   Operation 76 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i3 %tmp_11 to i4" [conv.cpp:26]   --->   Operation 77 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %wc_0_0, %c_0" [conv.cpp:26]   --->   Operation 78 'add' 'add_ln26' <Predicate = (!icmp_ln21)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_12 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %r_0, i2 %add_ln26, i1 false)" [conv.cpp:26]   --->   Operation 79 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i5 %tmp_12 to i6" [conv.cpp:24]   --->   Operation 80 'zext' 'zext_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.18ns)   --->   "br label %5" [conv.cpp:24]   --->   Operation 81 'br' <Predicate = (!icmp_ln21)> <Delay = 1.18>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_3) nounwind" [conv.cpp:29]   --->   Operation 82 'specregionend' 'empty_6' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv.cpp:19]   --->   Operation 83 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.18ns)   --->   "br label %7" [conv.cpp:21]   --->   Operation 84 'br' <Predicate = (icmp_ln21)> <Delay = 1.18>

State 6 <SV = 5> <Delay = 6.12>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%w_sum_2_0 = phi float [ %w_sum_1_0, %W_Col_Loop_begin ], [ %w_sum_3, %6 ]" [conv.cpp:26]   --->   Operation 85 'phi' 'w_sum_2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%ch_0_0 = phi i2 [ 0, %W_Col_Loop_begin ], [ %add_ln24, %6 ]" [conv.cpp:24]   --->   Operation 86 'phi' 'ch_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.61ns)   --->   "%icmp_ln24 = icmp eq i2 %ch_0_0, -2" [conv.cpp:24]   --->   Operation 87 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 88 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.00ns)   --->   "%add_ln24 = add i2 %ch_0_0, 1" [conv.cpp:24]   --->   Operation 89 'add' 'add_ln24' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %6" [conv.cpp:24]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i2 %ch_0_0 to i6" [conv.cpp:26]   --->   Operation 91 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i2 %ch_0_0 to i4" [conv.cpp:26]   --->   Operation 92 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.18ns)   --->   "%add_ln26_4 = add i4 %zext_ln26_1, %zext_ln26_4" [conv.cpp:26]   --->   Operation 93 'add' 'add_ln26_4' <Predicate = (!icmp_ln24)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i4 %add_ln26_4 to i6" [conv.cpp:26]   --->   Operation 94 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %add_ln26_4, i2 0)" [conv.cpp:26]   --->   Operation 95 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26 = sub i6 %p_shl1_cast, %zext_ln26_5" [conv.cpp:26]   --->   Operation 96 'sub' 'sub_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 97 [1/1] (2.27ns) (root node of TernaryAdder)   --->   "%add_ln26_5 = add i6 %sub_ln26, %zext_ln34_2" [conv.cpp:26]   --->   Operation 97 'add' 'add_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 2.27> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i6 %add_ln26_5 to i64" [conv.cpp:26]   --->   Operation 98 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%conv_weights_0_addr = getelementptr [18 x float]* @conv_weights_0, i64 0, i64 %zext_ln26_6" [conv.cpp:26]   --->   Operation 99 'getelementptr' 'conv_weights_0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.36ns)   --->   "%add_ln26_6 = add i6 %zext_ln24, %zext_ln26_3" [conv.cpp:26]   --->   Operation 100 'add' 'add_ln26_6' <Predicate = (!icmp_ln24)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i6 %add_ln26_6 to i64" [conv.cpp:26]   --->   Operation 101 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_7" [conv.cpp:26]   --->   Operation 102 'getelementptr' 'input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (2.66ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv.cpp:26]   --->   Operation 103 'load' 'conv_weights_0_load' <Predicate = (!icmp_ln24)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_6 : Operation 104 [2/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv.cpp:26]   --->   Operation 104 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_5) nounwind" [conv.cpp:28]   --->   Operation 105 'specregionend' 'empty_8' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "br label %4" [conv.cpp:21]   --->   Operation 106 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 12.7>
ST_7 : Operation 107 [1/2] (2.66ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 4" [conv.cpp:26]   --->   Operation 107 'load' 'conv_weights_0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_7 : Operation 108 [1/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv.cpp:26]   --->   Operation 108 'load' 'input_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 109 [2/2] (10.1ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_load" [conv.cpp:26]   --->   Operation 109 'fmul' 'tmp_s' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 26.1>
ST_8 : Operation 110 [1/2] (10.1ns)   --->   "%tmp_s = fmul float %conv_weights_0_load, %input_load" [conv.cpp:26]   --->   Operation 110 'fmul' 'tmp_s' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [2/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv.cpp:26]   --->   Operation 111 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 15.9>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv.cpp:25]   --->   Operation 112 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_s" [conv.cpp:26]   --->   Operation 113 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "br label %5" [conv.cpp:24]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.18>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%w_sum_1_1 = phi float [ %w_sum_1_0, %W_Row_Loop ], [ %w_sum_2_1, %W_Col_Loop_end1 ]" [conv.cpp:26]   --->   Operation 115 'phi' 'w_sum_1_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%wc_0_1 = phi i2 [ 0, %W_Row_Loop ], [ %add_ln21_1, %W_Col_Loop_end1 ]" [conv.cpp:21]   --->   Operation 116 'phi' 'wc_0_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.61ns)   --->   "%icmp_ln21_1 = icmp eq i2 %wc_0_1, -1" [conv.cpp:21]   --->   Operation 117 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 118 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (1.00ns)   --->   "%add_ln21_1 = add i2 %wc_0_1, 1" [conv.cpp:21]   --->   Operation 119 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %W_Row_Loop1, label %W_Col_Loop_begin1" [conv.cpp:21]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv.cpp:22]   --->   Operation 121 'specloopname' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv.cpp:22]   --->   Operation 122 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_13 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %wc_0_1, i1 false)" [conv.cpp:26]   --->   Operation 123 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i3 %tmp_13 to i4" [conv.cpp:26]   --->   Operation 124 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (1.00ns)   --->   "%add_ln26_1 = add i2 %wc_0_1, %c_0" [conv.cpp:26]   --->   Operation 125 'add' 'add_ln26_1' <Predicate = (!icmp_ln21_1)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_14 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %r, i2 %add_ln26_1, i1 false)" [conv.cpp:26]   --->   Operation 126 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i5 %tmp_14 to i6" [conv.cpp:24]   --->   Operation 127 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (1.18ns)   --->   "br label %8" [conv.cpp:24]   --->   Operation 128 'br' <Predicate = (!icmp_ln21_1)> <Delay = 1.18>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_4) nounwind" [conv.cpp:29]   --->   Operation 129 'specregionend' 'empty_10' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv.cpp:19]   --->   Operation 130 'specregionbegin' 'tmp_6' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (1.18ns)   --->   "br label %10" [conv.cpp:21]   --->   Operation 131 'br' <Predicate = (icmp_ln21_1)> <Delay = 1.18>

State 11 <SV = 6> <Delay = 6.12>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%w_sum_2_1 = phi float [ %w_sum_1_1, %W_Col_Loop_begin1 ], [ %w_sum_3_1, %9 ]" [conv.cpp:26]   --->   Operation 132 'phi' 'w_sum_2_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%ch_0_1 = phi i2 [ 0, %W_Col_Loop_begin1 ], [ %add_ln24_1, %9 ]" [conv.cpp:24]   --->   Operation 133 'phi' 'ch_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.61ns)   --->   "%icmp_ln24_1 = icmp eq i2 %ch_0_1, -2" [conv.cpp:24]   --->   Operation 134 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 135 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (1.00ns)   --->   "%add_ln24_1 = add i2 %ch_0_1, 1" [conv.cpp:24]   --->   Operation 136 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_1, label %W_Col_Loop_end1, label %9" [conv.cpp:24]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i2 %ch_0_1 to i6" [conv.cpp:26]   --->   Operation 138 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i2 %ch_0_1 to i4" [conv.cpp:26]   --->   Operation 139 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (1.18ns)   --->   "%add_ln26_7 = add i4 %zext_ln26_2, %zext_ln26_10" [conv.cpp:26]   --->   Operation 140 'add' 'add_ln26_7' <Predicate = (!icmp_ln24_1)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i4 %add_ln26_7 to i6" [conv.cpp:26]   --->   Operation 141 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %add_ln26_7, i2 0)" [conv.cpp:26]   --->   Operation 142 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_1 = sub i6 %p_shl2_cast, %zext_ln26_11" [conv.cpp:26]   --->   Operation 143 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 144 [1/1] (2.27ns) (root node of TernaryAdder)   --->   "%add_ln26_8 = add i6 %sub_ln26_1, %zext_ln34_2" [conv.cpp:26]   --->   Operation 144 'add' 'add_ln26_8' <Predicate = (!icmp_ln24_1)> <Delay = 2.27> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i6 %add_ln26_8 to i64" [conv.cpp:26]   --->   Operation 145 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%conv_weights_1_addr = getelementptr [18 x float]* @conv_weights_1, i64 0, i64 %zext_ln26_12" [conv.cpp:26]   --->   Operation 146 'getelementptr' 'conv_weights_1_addr' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (1.36ns)   --->   "%add_ln26_9 = add i6 %zext_ln24_1, %zext_ln26_9" [conv.cpp:26]   --->   Operation 147 'add' 'add_ln26_9' <Predicate = (!icmp_ln24_1)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i6 %add_ln26_9 to i64" [conv.cpp:26]   --->   Operation 148 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_13" [conv.cpp:26]   --->   Operation 149 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 150 [2/2] (2.66ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv.cpp:26]   --->   Operation 150 'load' 'conv_weights_1_load' <Predicate = (!icmp_ln24_1)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_11 : Operation 151 [2/2] (2.66ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv.cpp:26]   --->   Operation 151 'load' 'input_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_7) nounwind" [conv.cpp:28]   --->   Operation 152 'specregionend' 'empty_12' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "br label %7" [conv.cpp:21]   --->   Operation 153 'br' <Predicate = (icmp_ln24_1)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 12.7>
ST_12 : Operation 154 [1/2] (2.66ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv.cpp:26]   --->   Operation 154 'load' 'conv_weights_1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_12 : Operation 155 [1/2] (2.66ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv.cpp:26]   --->   Operation 155 'load' 'input_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 156 [2/2] (10.1ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %input_load_1" [conv.cpp:26]   --->   Operation 156 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 26.1>
ST_13 : Operation 157 [1/2] (10.1ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %input_load_1" [conv.cpp:26]   --->   Operation 157 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [2/2] (15.9ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv.cpp:26]   --->   Operation 158 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 15.9>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv.cpp:25]   --->   Operation 159 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/2] (15.9ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv.cpp:26]   --->   Operation 160 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "br label %8" [conv.cpp:24]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 6> <Delay = 17.2>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%w_sum_1_2 = phi float [ %w_sum_1_1, %W_Row_Loop1 ], [ %w_sum_2_2, %W_Col_Loop_end2 ]" [conv.cpp:26]   --->   Operation 162 'phi' 'w_sum_1_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%wc_0_2 = phi i2 [ 0, %W_Row_Loop1 ], [ %add_ln21_2, %W_Col_Loop_end2 ]" [conv.cpp:21]   --->   Operation 163 'phi' 'wc_0_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.61ns)   --->   "%icmp_ln21_2 = icmp eq i2 %wc_0_2, -1" [conv.cpp:21]   --->   Operation 164 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 165 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (1.00ns)   --->   "%add_ln21_2 = add i2 %wc_0_2, 1" [conv.cpp:21]   --->   Operation 166 'add' 'add_ln21_2' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %W_Row_Loop_end, label %W_Col_Loop_begin2" [conv.cpp:21]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv.cpp:22]   --->   Operation 168 'specloopname' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv.cpp:22]   --->   Operation 169 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_15 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %wc_0_2, i1 false)" [conv.cpp:26]   --->   Operation 170 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i3 %tmp_15 to i4" [conv.cpp:26]   --->   Operation 171 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (1.00ns)   --->   "%add_ln26_2 = add i2 %wc_0_2, %c_0" [conv.cpp:26]   --->   Operation 172 'add' 'add_ln26_2' <Predicate = (!icmp_ln21_2)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_16 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %xor_ln26, i2 %add_ln26_2, i1 false)" [conv.cpp:26]   --->   Operation 173 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i5 %tmp_16 to i6" [conv.cpp:24]   --->   Operation 174 'zext' 'zext_ln24_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (1.18ns)   --->   "br label %11" [conv.cpp:24]   --->   Operation 175 'br' <Predicate = (!icmp_ln21_2)> <Delay = 1.18>
ST_15 : Operation 176 [1/1] (0.61ns)   --->   "%icmp_ln7 = icmp eq i2 %f_0, 0" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 176 'icmp' 'icmp_ln7' <Predicate = (icmp_ln21_2)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 177 [1/1] (0.61ns)   --->   "%icmp_ln7_1 = icmp eq i2 %f_0, 1" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 177 'icmp' 'icmp_ln7_1' <Predicate = (icmp_ln21_2)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%select_ln7_i = select i1 %icmp_ln7_1, float 2.000000e+00, float 1.000000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 178 'select' 'select_ln7_i' <Predicate = (icmp_ln21_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%empty_15 = or i1 %icmp_ln7_1, %icmp_ln7" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 179 'or' 'empty_15' <Predicate = (icmp_ln21_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (0.61ns) (out node of the LUT)   --->   "%merge_i = select i1 %empty_15, float %select_ln7_i, float 1.500000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 180 'select' 'merge_i' <Predicate = (icmp_ln21_2)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 181 [2/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_1_2, %merge_i" [conv.cpp:30]   --->   Operation 181 'fadd' 'w_sum' <Predicate = (icmp_ln21_2)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 6.12>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%w_sum_2_2 = phi float [ %w_sum_1_2, %W_Col_Loop_begin2 ], [ %w_sum_3_2, %12 ]" [conv.cpp:26]   --->   Operation 182 'phi' 'w_sum_2_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%ch_0_2 = phi i2 [ 0, %W_Col_Loop_begin2 ], [ %add_ln24_2, %12 ]" [conv.cpp:24]   --->   Operation 183 'phi' 'ch_0_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.61ns)   --->   "%icmp_ln24_2 = icmp eq i2 %ch_0_2, -2" [conv.cpp:24]   --->   Operation 184 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 185 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (1.00ns)   --->   "%add_ln24_2 = add i2 %ch_0_2, 1" [conv.cpp:24]   --->   Operation 186 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_2, label %W_Col_Loop_end2, label %12" [conv.cpp:24]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i2 %ch_0_2 to i6" [conv.cpp:26]   --->   Operation 188 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i2 %ch_0_2 to i4" [conv.cpp:26]   --->   Operation 189 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (1.18ns)   --->   "%add_ln26_10 = add i4 %zext_ln26_8, %zext_ln26_15" [conv.cpp:26]   --->   Operation 190 'add' 'add_ln26_10' <Predicate = (!icmp_ln24_2)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i4 %add_ln26_10 to i6" [conv.cpp:26]   --->   Operation 191 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %add_ln26_10, i2 0)" [conv.cpp:26]   --->   Operation 192 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_2 = sub i6 %p_shl3_cast, %zext_ln26_16" [conv.cpp:26]   --->   Operation 193 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 194 [1/1] (2.27ns) (root node of TernaryAdder)   --->   "%add_ln26_11 = add i6 %sub_ln26_2, %zext_ln34_2" [conv.cpp:26]   --->   Operation 194 'add' 'add_ln26_11' <Predicate = (!icmp_ln24_2)> <Delay = 2.27> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i6 %add_ln26_11 to i64" [conv.cpp:26]   --->   Operation 195 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%conv_weights_2_addr = getelementptr [18 x float]* @conv_weights_2, i64 0, i64 %zext_ln26_17" [conv.cpp:26]   --->   Operation 196 'getelementptr' 'conv_weights_2_addr' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (1.36ns)   --->   "%add_ln26_12 = add i6 %zext_ln24_2, %zext_ln26_14" [conv.cpp:26]   --->   Operation 197 'add' 'add_ln26_12' <Predicate = (!icmp_ln24_2)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i6 %add_ln26_12 to i64" [conv.cpp:26]   --->   Operation 198 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_18" [conv.cpp:26]   --->   Operation 199 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_16 : Operation 200 [2/2] (2.66ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv.cpp:26]   --->   Operation 200 'load' 'conv_weights_2_load' <Predicate = (!icmp_ln24_2)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_16 : Operation 201 [2/2] (2.66ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv.cpp:26]   --->   Operation 201 'load' 'input_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_9) nounwind" [conv.cpp:28]   --->   Operation 202 'specregionend' 'empty_17' <Predicate = (icmp_ln24_2)> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "br label %10" [conv.cpp:21]   --->   Operation 203 'br' <Predicate = (icmp_ln24_2)> <Delay = 0.00>

State 17 <SV = 8> <Delay = 12.7>
ST_17 : Operation 204 [1/2] (2.66ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 4" [conv.cpp:26]   --->   Operation 204 'load' 'conv_weights_2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 18> <ROM>
ST_17 : Operation 205 [1/2] (2.66ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv.cpp:26]   --->   Operation 205 'load' 'input_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_17 : Operation 206 [2/2] (10.1ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_load, %input_load_2" [conv.cpp:26]   --->   Operation 206 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 26.1>
ST_18 : Operation 207 [1/2] (10.1ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_load, %input_load_2" [conv.cpp:26]   --->   Operation 207 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 208 [2/2] (15.9ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv.cpp:26]   --->   Operation 208 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 15.9>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv.cpp:25]   --->   Operation 209 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 210 [1/2] (15.9ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv.cpp:26]   --->   Operation 210 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "br label %11" [conv.cpp:24]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 7> <Delay = 33.7>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_6) nounwind" [conv.cpp:29]   --->   Operation 212 'specregionend' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 213 [1/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_1_2, %merge_i" [conv.cpp:30]   --->   Operation 213 'fadd' 'w_sum' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast float %w_sum to i32" [conv.cpp:33]   --->   Operation 214 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)" [conv.cpp:33]   --->   Operation 215 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %bitcast_ln33 to i23" [conv.cpp:33]   --->   Operation 216 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 217 [1/1] (1.12ns)   --->   "%icmp_ln33 = icmp ne i8 %tmp, -1" [conv.cpp:33]   --->   Operation 217 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 218 [1/1] (1.48ns)   --->   "%icmp_ln33_1 = icmp eq i23 %trunc_ln33, 0" [conv.cpp:33]   --->   Operation 218 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33" [conv.cpp:33]   --->   Operation 219 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/1] (15.7ns)   --->   "%tmp_8 = fcmp ogt float %w_sum, 0.000000e+00" [conv.cpp:33]   --->   Operation 220 'fcmp' 'tmp_8' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln33 = and i1 %or_ln33, %tmp_8" [conv.cpp:33]   --->   Operation 221 'and' 'and_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 222 [1/1] (0.61ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln33, float %w_sum, float 0.000000e+00" [conv.cpp:33]   --->   Operation 222 'select' 'w_sum_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 223 [1/1] (1.42ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv.cpp:34]   --->   Operation 223 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "br label %3" [conv.cpp:14]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000000000000000000]
br_ln8              (br               ) [ 011111111111111111111]
r_0                 (phi              ) [ 001011111111111111111]
icmp_ln8            (icmp             ) [ 001111111111111111111]
empty               (speclooptripcount) [ 000000000000000000000]
r                   (add              ) [ 011111111111111111111]
br_ln8              (br               ) [ 000000000000000000000]
specloopname_ln9    (specloopname     ) [ 000000000000000000000]
tmp_1               (specregionbegin  ) [ 000111111111111111111]
tmp_10              (bitconcatenate   ) [ 000000000000000000000]
zext_ln26           (zext             ) [ 000111111111111111111]
xor_ln26            (xor              ) [ 000111111111111111111]
br_ln11             (br               ) [ 001111111111111111111]
ret_ln41            (ret              ) [ 000000000000000000000]
c_0                 (phi              ) [ 000101111111111111110]
icmp_ln11           (icmp             ) [ 001111111111111111111]
empty_4             (speclooptripcount) [ 000000000000000000000]
c                   (add              ) [ 001111111111111111111]
br_ln11             (br               ) [ 000000000000000000000]
specloopname_ln12   (specloopname     ) [ 000000000000000000000]
tmp_2               (specregionbegin  ) [ 000011111111111111111]
zext_ln34           (zext             ) [ 000000000000000000000]
add_ln34            (add              ) [ 000000000000000000000]
zext_ln34_1         (zext             ) [ 000000000000000000000]
trunc_ln34          (trunc            ) [ 000000000000000000000]
p_shl_cast          (bitconcatenate   ) [ 000000000000000000000]
sub_ln34            (sub              ) [ 000011111111111111111]
br_ln14             (br               ) [ 001111111111111111111]
empty_20            (specregionend    ) [ 000000000000000000000]
br_ln8              (br               ) [ 011111111111111111111]
f_0                 (phi              ) [ 000011111111111111110]
icmp_ln14           (icmp             ) [ 001111111111111111111]
empty_5             (speclooptripcount) [ 000000000000000000000]
f                   (add              ) [ 001111111111111111111]
br_ln14             (br               ) [ 000000000000000000000]
specloopname_ln15   (specloopname     ) [ 000000000000000000000]
zext_ln34_2         (zext             ) [ 000001111111111111110]
zext_ln34_3         (zext             ) [ 000000000000000000000]
add_ln34_1          (add              ) [ 000000000000000000000]
zext_ln34_4         (zext             ) [ 000000000000000000000]
conv_out_addr       (getelementptr    ) [ 000001111111111111111]
tmp_3               (specregionbegin  ) [ 000001111100000000000]
br_ln21             (br               ) [ 001111111111111111111]
empty_19            (specregionend    ) [ 000000000000000000000]
br_ln11             (br               ) [ 001111111111111111111]
w_sum_1_0           (phi              ) [ 000001111111111000000]
wc_0_0              (phi              ) [ 000001000000000000000]
icmp_ln21           (icmp             ) [ 001111111111111111111]
empty_7             (speclooptripcount) [ 000000000000000000000]
add_ln21            (add              ) [ 001111111111111111111]
br_ln21             (br               ) [ 000000000000000000000]
specloopname_ln22   (specloopname     ) [ 000000000000000000000]
tmp_5               (specregionbegin  ) [ 000000111100000000000]
tmp_11              (bitconcatenate   ) [ 000000000000000000000]
zext_ln26_1         (zext             ) [ 000000111100000000000]
add_ln26            (add              ) [ 000000000000000000000]
tmp_12              (bitconcatenate   ) [ 000000000000000000000]
zext_ln24           (zext             ) [ 000000111100000000000]
br_ln24             (br               ) [ 001111111111111111111]
empty_6             (specregionend    ) [ 000000000000000000000]
tmp_4               (specregionbegin  ) [ 000000000011111000000]
br_ln21             (br               ) [ 001111111111111111111]
w_sum_2_0           (phi              ) [ 001111111111111111111]
ch_0_0              (phi              ) [ 000000100000000000000]
icmp_ln24           (icmp             ) [ 001111111111111111111]
empty_9             (speclooptripcount) [ 000000000000000000000]
add_ln24            (add              ) [ 001111111111111111111]
br_ln24             (br               ) [ 000000000000000000000]
zext_ln26_3         (zext             ) [ 000000000000000000000]
zext_ln26_4         (zext             ) [ 000000000000000000000]
add_ln26_4          (add              ) [ 000000000000000000000]
zext_ln26_5         (zext             ) [ 000000000000000000000]
p_shl1_cast         (bitconcatenate   ) [ 000000000000000000000]
sub_ln26            (sub              ) [ 000000000000000000000]
add_ln26_5          (add              ) [ 000000000000000000000]
zext_ln26_6         (zext             ) [ 000000000000000000000]
conv_weights_0_addr (getelementptr    ) [ 000000010000000000000]
add_ln26_6          (add              ) [ 000000000000000000000]
zext_ln26_7         (zext             ) [ 000000000000000000000]
input_addr          (getelementptr    ) [ 000000010000000000000]
empty_8             (specregionend    ) [ 000000000000000000000]
br_ln21             (br               ) [ 001111111111111111111]
conv_weights_0_load (load             ) [ 000000001000000000000]
input_load          (load             ) [ 000000001000000000000]
tmp_s               (fmul             ) [ 000000000100000000000]
specloopname_ln25   (specloopname     ) [ 000000000000000000000]
w_sum_3             (fadd             ) [ 001111111111111111111]
br_ln24             (br               ) [ 001111111111111111111]
w_sum_1_1           (phi              ) [ 000000000011111111110]
wc_0_1              (phi              ) [ 000000000010000000000]
icmp_ln21_1         (icmp             ) [ 001111111111111111111]
empty_11            (speclooptripcount) [ 000000000000000000000]
add_ln21_1          (add              ) [ 001111111111111111111]
br_ln21             (br               ) [ 000000000000000000000]
specloopname_ln22   (specloopname     ) [ 000000000000000000000]
tmp_7               (specregionbegin  ) [ 000000000001111000000]
tmp_13              (bitconcatenate   ) [ 000000000000000000000]
zext_ln26_2         (zext             ) [ 000000000001111000000]
add_ln26_1          (add              ) [ 000000000000000000000]
tmp_14              (bitconcatenate   ) [ 000000000000000000000]
zext_ln24_1         (zext             ) [ 000000000001111000000]
br_ln24             (br               ) [ 001111111111111111111]
empty_10            (specregionend    ) [ 000000000000000000000]
tmp_6               (specregionbegin  ) [ 000000000000000111111]
br_ln21             (br               ) [ 001111111111111111111]
w_sum_2_1           (phi              ) [ 001111111111111111111]
ch_0_1              (phi              ) [ 000000000001000000000]
icmp_ln24_1         (icmp             ) [ 001111111111111111111]
empty_13            (speclooptripcount) [ 000000000000000000000]
add_ln24_1          (add              ) [ 001111111111111111111]
br_ln24             (br               ) [ 000000000000000000000]
zext_ln26_9         (zext             ) [ 000000000000000000000]
zext_ln26_10        (zext             ) [ 000000000000000000000]
add_ln26_7          (add              ) [ 000000000000000000000]
zext_ln26_11        (zext             ) [ 000000000000000000000]
p_shl2_cast         (bitconcatenate   ) [ 000000000000000000000]
sub_ln26_1          (sub              ) [ 000000000000000000000]
add_ln26_8          (add              ) [ 000000000000000000000]
zext_ln26_12        (zext             ) [ 000000000000000000000]
conv_weights_1_addr (getelementptr    ) [ 000000000000100000000]
add_ln26_9          (add              ) [ 000000000000000000000]
zext_ln26_13        (zext             ) [ 000000000000000000000]
input_addr_1        (getelementptr    ) [ 000000000000100000000]
empty_12            (specregionend    ) [ 000000000000000000000]
br_ln21             (br               ) [ 001111111111111111111]
conv_weights_1_load (load             ) [ 000000000000010000000]
input_load_1        (load             ) [ 000000000000010000000]
tmp_1_1             (fmul             ) [ 000000000000001000000]
specloopname_ln25   (specloopname     ) [ 000000000000000000000]
w_sum_3_1           (fadd             ) [ 001111111111111111111]
br_ln24             (br               ) [ 001111111111111111111]
w_sum_1_2           (phi              ) [ 000000000000000111111]
wc_0_2              (phi              ) [ 000000000000000100000]
icmp_ln21_2         (icmp             ) [ 001111111111111111111]
empty_16            (speclooptripcount) [ 000000000000000000000]
add_ln21_2          (add              ) [ 001111111111111111111]
br_ln21             (br               ) [ 000000000000000000000]
specloopname_ln22   (specloopname     ) [ 000000000000000000000]
tmp_9               (specregionbegin  ) [ 000000000000000011110]
tmp_15              (bitconcatenate   ) [ 000000000000000000000]
zext_ln26_8         (zext             ) [ 000000000000000011110]
add_ln26_2          (add              ) [ 000000000000000000000]
tmp_16              (bitconcatenate   ) [ 000000000000000000000]
zext_ln24_2         (zext             ) [ 000000000000000011110]
br_ln24             (br               ) [ 001111111111111111111]
icmp_ln7            (icmp             ) [ 000000000000000000000]
icmp_ln7_1          (icmp             ) [ 000000000000000000000]
select_ln7_i        (select           ) [ 000000000000000000000]
empty_15            (or               ) [ 000000000000000000000]
merge_i             (select           ) [ 000000000000000000001]
w_sum_2_2           (phi              ) [ 001111111111111111111]
ch_0_2              (phi              ) [ 000000000000000010000]
icmp_ln24_2         (icmp             ) [ 001111111111111111111]
empty_18            (speclooptripcount) [ 000000000000000000000]
add_ln24_2          (add              ) [ 001111111111111111111]
br_ln24             (br               ) [ 000000000000000000000]
zext_ln26_14        (zext             ) [ 000000000000000000000]
zext_ln26_15        (zext             ) [ 000000000000000000000]
add_ln26_10         (add              ) [ 000000000000000000000]
zext_ln26_16        (zext             ) [ 000000000000000000000]
p_shl3_cast         (bitconcatenate   ) [ 000000000000000000000]
sub_ln26_2          (sub              ) [ 000000000000000000000]
add_ln26_11         (add              ) [ 000000000000000000000]
zext_ln26_17        (zext             ) [ 000000000000000000000]
conv_weights_2_addr (getelementptr    ) [ 000000000000000001000]
add_ln26_12         (add              ) [ 000000000000000000000]
zext_ln26_18        (zext             ) [ 000000000000000000000]
input_addr_2        (getelementptr    ) [ 000000000000000001000]
empty_17            (specregionend    ) [ 000000000000000000000]
br_ln21             (br               ) [ 001111111111111111111]
conv_weights_2_load (load             ) [ 000000000000000000100]
input_load_2        (load             ) [ 000000000000000000100]
tmp_1_2             (fmul             ) [ 000000000000000000010]
specloopname_ln25   (specloopname     ) [ 000000000000000000000]
w_sum_3_2           (fadd             ) [ 001111111111111111111]
br_ln24             (br               ) [ 001111111111111111111]
empty_14            (specregionend    ) [ 000000000000000000000]
w_sum               (fadd             ) [ 000000000000000000000]
bitcast_ln33        (bitcast          ) [ 000000000000000000000]
tmp                 (partselect       ) [ 000000000000000000000]
trunc_ln33          (trunc            ) [ 000000000000000000000]
icmp_ln33           (icmp             ) [ 000000000000000000000]
icmp_ln33_1         (icmp             ) [ 000000000000000000000]
or_ln33             (or               ) [ 000000000000000000000]
tmp_8               (fcmp             ) [ 000000000000000000000]
and_ln33            (and              ) [ 000000000000000000000]
w_sum_1             (select           ) [ 000000000000000000000]
store_ln34          (store            ) [ 000000000000000000000]
br_ln14             (br               ) [ 001111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_weights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_weights_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="conv_out_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="5" slack="0"/>
<pin id="82" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="conv_weights_0_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="6" slack="0"/>
<pin id="89" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_addr/6 "/>
</bind>
</comp>

<comp id="92" class="1004" name="input_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_load/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 input_load_1/11 input_load_2/16 "/>
</bind>
</comp>

<comp id="111" class="1004" name="conv_weights_1_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="6" slack="0"/>
<pin id="115" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_addr/11 "/>
</bind>
</comp>

<comp id="118" class="1004" name="input_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/11 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_load/11 "/>
</bind>
</comp>

<comp id="132" class="1004" name="conv_weights_2_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_2_addr/16 "/>
</bind>
</comp>

<comp id="139" class="1004" name="input_addr_2_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="6" slack="0"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/16 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_2_load/16 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln34_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="4"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/20 "/>
</bind>
</comp>

<comp id="158" class="1005" name="r_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="1"/>
<pin id="160" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="r_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="2" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="c_0_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="1"/>
<pin id="172" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="c_0_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="2" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="182" class="1005" name="f_0_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="1"/>
<pin id="184" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="f_0_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="2" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="194" class="1005" name="w_sum_1_0_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1_0 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="w_sum_1_0_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="32" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1_0/5 "/>
</bind>
</comp>

<comp id="206" class="1005" name="wc_0_0_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="1"/>
<pin id="208" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0_0 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="wc_0_0_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="2" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0_0/5 "/>
</bind>
</comp>

<comp id="217" class="1005" name="w_sum_2_0_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_0 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="w_sum_2_0_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="32" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_0/6 "/>
</bind>
</comp>

<comp id="229" class="1005" name="ch_0_0_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="1"/>
<pin id="231" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_0 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="ch_0_0_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="2" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_0/6 "/>
</bind>
</comp>

<comp id="240" class="1005" name="w_sum_1_1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1_1 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="w_sum_1_1_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="32" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1_1/10 "/>
</bind>
</comp>

<comp id="251" class="1005" name="wc_0_1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="1"/>
<pin id="253" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0_1 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="wc_0_1_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="2" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0_1/10 "/>
</bind>
</comp>

<comp id="262" class="1005" name="w_sum_2_1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_1 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="w_sum_2_1_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="32" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_1/11 "/>
</bind>
</comp>

<comp id="274" class="1005" name="ch_0_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="1"/>
<pin id="276" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_1 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="ch_0_1_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="2" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_1/11 "/>
</bind>
</comp>

<comp id="285" class="1005" name="w_sum_1_2_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1_2 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="w_sum_1_2_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="32" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1_2/15 "/>
</bind>
</comp>

<comp id="296" class="1005" name="wc_0_2_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="1"/>
<pin id="298" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0_2 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="wc_0_2_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="2" slack="0"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0_2/15 "/>
</bind>
</comp>

<comp id="307" class="1005" name="w_sum_2_2_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2_2 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="w_sum_2_2_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="32" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2_2/16 "/>
</bind>
</comp>

<comp id="319" class="1005" name="ch_0_2_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="1"/>
<pin id="321" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0_2 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="ch_0_2_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="2" slack="0"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0_2/16 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/8 w_sum_3_1/13 w_sum/15 w_sum_3_2/18 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/7 tmp_1_1/12 tmp_1_2/17 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_8_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/20 "/>
</bind>
</comp>

<comp id="353" class="1005" name="reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_1 input_load_2 "/>
</bind>
</comp>

<comp id="358" class="1005" name="reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_1 tmp_1_2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln8_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="0" index="1" bw="2" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="r_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_10_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="0" index="1" bw="2" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln26_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="0"/>
<pin id="385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="xor_ln26_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="0" index="1" bw="2" slack="0"/>
<pin id="390" dir="1" index="2" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln11_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="0"/>
<pin id="395" dir="0" index="1" bw="2" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="c_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln34_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln34_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="0"/>
<pin id="411" dir="0" index="1" bw="3" slack="1"/>
<pin id="412" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln34_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln34_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="0"/>
<pin id="420" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_shl_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="0"/>
<pin id="424" dir="0" index="1" bw="3" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sub_ln34_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="0"/>
<pin id="432" dir="0" index="1" bw="4" slack="0"/>
<pin id="433" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln14_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="0"/>
<pin id="438" dir="0" index="1" bw="2" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="f_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln34_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln34_3_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_3/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln34_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="1"/>
<pin id="458" dir="0" index="1" bw="2" slack="0"/>
<pin id="459" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln34_4_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_4/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln21_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="2" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln21_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_11_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln26_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="0"/>
<pin id="488" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln26_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="0" index="1" bw="2" slack="2"/>
<pin id="493" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_12_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="0"/>
<pin id="498" dir="0" index="1" bw="2" slack="3"/>
<pin id="499" dir="0" index="2" bw="2" slack="0"/>
<pin id="500" dir="0" index="3" bw="1" slack="0"/>
<pin id="501" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln24_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln24_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="0" index="1" bw="2" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln24_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln26_3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="2" slack="0"/>
<pin id="524" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln26_4_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="0"/>
<pin id="528" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/6 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln26_4_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="1"/>
<pin id="532" dir="0" index="1" bw="2" slack="0"/>
<pin id="533" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln26_5_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="0"/>
<pin id="537" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_shl1_cast_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="6" slack="0"/>
<pin id="541" dir="0" index="1" bw="4" slack="0"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sub_ln26_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="0"/>
<pin id="549" dir="0" index="1" bw="4" slack="0"/>
<pin id="550" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln26_5_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="0"/>
<pin id="555" dir="0" index="1" bw="2" slack="2"/>
<pin id="556" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln26_6_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="6" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln26_6_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="5" slack="1"/>
<pin id="565" dir="0" index="1" bw="2" slack="0"/>
<pin id="566" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln26_7_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="0"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/6 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln21_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="0"/>
<pin id="575" dir="0" index="1" bw="2" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/10 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln21_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="2" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_13_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="3" slack="0"/>
<pin id="587" dir="0" index="1" bw="2" slack="0"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln26_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="0"/>
<pin id="595" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/10 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln26_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="2" slack="0"/>
<pin id="599" dir="0" index="1" bw="2" slack="3"/>
<pin id="600" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/10 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_14_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="0"/>
<pin id="605" dir="0" index="1" bw="2" slack="4"/>
<pin id="606" dir="0" index="2" bw="2" slack="0"/>
<pin id="607" dir="0" index="3" bw="1" slack="0"/>
<pin id="608" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln24_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="5" slack="0"/>
<pin id="614" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/10 "/>
</bind>
</comp>

<comp id="616" class="1004" name="icmp_ln24_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="2" slack="0"/>
<pin id="618" dir="0" index="1" bw="2" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/11 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln24_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="2" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/11 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln26_9_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="0"/>
<pin id="630" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/11 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln26_10_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="2" slack="0"/>
<pin id="634" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/11 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln26_7_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="3" slack="1"/>
<pin id="638" dir="0" index="1" bw="2" slack="0"/>
<pin id="639" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/11 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln26_11_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="0"/>
<pin id="643" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_11/11 "/>
</bind>
</comp>

<comp id="645" class="1004" name="p_shl2_cast_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="6" slack="0"/>
<pin id="647" dir="0" index="1" bw="4" slack="0"/>
<pin id="648" dir="0" index="2" bw="1" slack="0"/>
<pin id="649" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/11 "/>
</bind>
</comp>

<comp id="653" class="1004" name="sub_ln26_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="6" slack="0"/>
<pin id="655" dir="0" index="1" bw="4" slack="0"/>
<pin id="656" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/11 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln26_8_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="0"/>
<pin id="661" dir="0" index="1" bw="2" slack="3"/>
<pin id="662" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/11 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln26_12_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="6" slack="0"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_12/11 "/>
</bind>
</comp>

<comp id="669" class="1004" name="add_ln26_9_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="1"/>
<pin id="671" dir="0" index="1" bw="2" slack="0"/>
<pin id="672" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/11 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln26_13_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="6" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_13/11 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_ln21_2_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="0"/>
<pin id="681" dir="0" index="1" bw="2" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_2/15 "/>
</bind>
</comp>

<comp id="685" class="1004" name="add_ln21_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="2" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_2/15 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_15_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="0"/>
<pin id="693" dir="0" index="1" bw="2" slack="0"/>
<pin id="694" dir="0" index="2" bw="1" slack="0"/>
<pin id="695" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/15 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln26_8_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="3" slack="0"/>
<pin id="701" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/15 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln26_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="2" slack="0"/>
<pin id="705" dir="0" index="1" bw="2" slack="4"/>
<pin id="706" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/15 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_16_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="5" slack="0"/>
<pin id="711" dir="0" index="1" bw="2" slack="5"/>
<pin id="712" dir="0" index="2" bw="2" slack="0"/>
<pin id="713" dir="0" index="3" bw="1" slack="0"/>
<pin id="714" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/15 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln24_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="5" slack="0"/>
<pin id="720" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/15 "/>
</bind>
</comp>

<comp id="722" class="1004" name="icmp_ln7_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="2" slack="3"/>
<pin id="724" dir="0" index="1" bw="2" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/15 "/>
</bind>
</comp>

<comp id="728" class="1004" name="icmp_ln7_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="2" slack="3"/>
<pin id="730" dir="0" index="1" bw="2" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/15 "/>
</bind>
</comp>

<comp id="734" class="1004" name="select_ln7_i_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="0"/>
<pin id="737" dir="0" index="2" bw="32" slack="0"/>
<pin id="738" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_i/15 "/>
</bind>
</comp>

<comp id="742" class="1004" name="empty_15_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_15/15 "/>
</bind>
</comp>

<comp id="748" class="1004" name="merge_i_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="0"/>
<pin id="751" dir="0" index="2" bw="32" slack="0"/>
<pin id="752" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="merge_i/15 "/>
</bind>
</comp>

<comp id="757" class="1004" name="icmp_ln24_2_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="2" slack="0"/>
<pin id="759" dir="0" index="1" bw="2" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_2/16 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln24_2_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="2" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/16 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln26_14_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="2" slack="0"/>
<pin id="771" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_14/16 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln26_15_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="2" slack="0"/>
<pin id="775" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_15/16 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln26_10_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="3" slack="1"/>
<pin id="779" dir="0" index="1" bw="2" slack="0"/>
<pin id="780" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_10/16 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln26_16_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="4" slack="0"/>
<pin id="784" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_16/16 "/>
</bind>
</comp>

<comp id="786" class="1004" name="p_shl3_cast_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="6" slack="0"/>
<pin id="788" dir="0" index="1" bw="4" slack="0"/>
<pin id="789" dir="0" index="2" bw="1" slack="0"/>
<pin id="790" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/16 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sub_ln26_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="6" slack="0"/>
<pin id="796" dir="0" index="1" bw="4" slack="0"/>
<pin id="797" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/16 "/>
</bind>
</comp>

<comp id="800" class="1004" name="add_ln26_11_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="6" slack="0"/>
<pin id="802" dir="0" index="1" bw="2" slack="4"/>
<pin id="803" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_11/16 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln26_17_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="6" slack="0"/>
<pin id="807" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_17/16 "/>
</bind>
</comp>

<comp id="810" class="1004" name="add_ln26_12_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="5" slack="1"/>
<pin id="812" dir="0" index="1" bw="2" slack="0"/>
<pin id="813" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_12/16 "/>
</bind>
</comp>

<comp id="815" class="1004" name="zext_ln26_18_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="6" slack="0"/>
<pin id="817" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_18/16 "/>
</bind>
</comp>

<comp id="820" class="1004" name="bitcast_ln33_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="0"/>
<pin id="822" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/20 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="0" index="2" bw="6" slack="0"/>
<pin id="828" dir="0" index="3" bw="6" slack="0"/>
<pin id="829" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/20 "/>
</bind>
</comp>

<comp id="834" class="1004" name="trunc_ln33_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="0"/>
<pin id="836" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/20 "/>
</bind>
</comp>

<comp id="838" class="1004" name="icmp_ln33_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="0"/>
<pin id="840" dir="0" index="1" bw="8" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/20 "/>
</bind>
</comp>

<comp id="844" class="1004" name="icmp_ln33_1_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="23" slack="0"/>
<pin id="846" dir="0" index="1" bw="23" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/20 "/>
</bind>
</comp>

<comp id="850" class="1004" name="or_ln33_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/20 "/>
</bind>
</comp>

<comp id="856" class="1004" name="and_ln33_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/20 "/>
</bind>
</comp>

<comp id="862" class="1004" name="w_sum_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="32" slack="0"/>
<pin id="865" dir="0" index="2" bw="32" slack="0"/>
<pin id="866" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/20 "/>
</bind>
</comp>

<comp id="874" class="1005" name="r_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="2" slack="0"/>
<pin id="876" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="880" class="1005" name="zext_ln26_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="4" slack="1"/>
<pin id="882" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="885" class="1005" name="xor_ln26_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="2" slack="5"/>
<pin id="887" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="xor_ln26 "/>
</bind>
</comp>

<comp id="893" class="1005" name="c_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="2" slack="0"/>
<pin id="895" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="898" class="1005" name="sub_ln34_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="5" slack="1"/>
<pin id="900" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34 "/>
</bind>
</comp>

<comp id="906" class="1005" name="f_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="2" slack="0"/>
<pin id="908" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="911" class="1005" name="zext_ln34_2_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="6" slack="2"/>
<pin id="913" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln34_2 "/>
</bind>
</comp>

<comp id="918" class="1005" name="conv_out_addr_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="4" slack="4"/>
<pin id="920" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="926" class="1005" name="add_ln21_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="2" slack="0"/>
<pin id="928" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="931" class="1005" name="zext_ln26_1_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="4" slack="1"/>
<pin id="933" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_1 "/>
</bind>
</comp>

<comp id="936" class="1005" name="zext_ln24_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="6" slack="1"/>
<pin id="938" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="944" class="1005" name="add_ln24_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="2" slack="0"/>
<pin id="946" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="949" class="1005" name="conv_weights_0_addr_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="5" slack="1"/>
<pin id="951" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_addr "/>
</bind>
</comp>

<comp id="954" class="1005" name="input_addr_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="5" slack="1"/>
<pin id="956" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="959" class="1005" name="conv_weights_0_load_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_load "/>
</bind>
</comp>

<comp id="964" class="1005" name="w_sum_3_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="972" class="1005" name="add_ln21_1_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="2" slack="0"/>
<pin id="974" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21_1 "/>
</bind>
</comp>

<comp id="977" class="1005" name="zext_ln26_2_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="4" slack="1"/>
<pin id="979" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_2 "/>
</bind>
</comp>

<comp id="982" class="1005" name="zext_ln24_1_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="6" slack="1"/>
<pin id="984" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24_1 "/>
</bind>
</comp>

<comp id="990" class="1005" name="add_ln24_1_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="2" slack="0"/>
<pin id="992" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24_1 "/>
</bind>
</comp>

<comp id="995" class="1005" name="conv_weights_1_addr_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="5" slack="1"/>
<pin id="997" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_addr "/>
</bind>
</comp>

<comp id="1000" class="1005" name="input_addr_1_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="5" slack="1"/>
<pin id="1002" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="conv_weights_1_load_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="1"/>
<pin id="1007" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_load "/>
</bind>
</comp>

<comp id="1010" class="1005" name="w_sum_3_1_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="1"/>
<pin id="1012" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_1 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="add_ln21_2_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="2" slack="0"/>
<pin id="1020" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21_2 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="zext_ln26_8_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="4" slack="1"/>
<pin id="1025" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_8 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="zext_ln24_2_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="6" slack="1"/>
<pin id="1030" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24_2 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="merge_i_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="1"/>
<pin id="1035" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="merge_i "/>
</bind>
</comp>

<comp id="1041" class="1005" name="add_ln24_2_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="2" slack="0"/>
<pin id="1043" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24_2 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="conv_weights_2_addr_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="5" slack="1"/>
<pin id="1048" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_addr "/>
</bind>
</comp>

<comp id="1051" class="1005" name="input_addr_2_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="5" slack="1"/>
<pin id="1053" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="conv_weights_2_load_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="1"/>
<pin id="1058" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_load "/>
</bind>
</comp>

<comp id="1061" class="1005" name="w_sum_3_2_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="1"/>
<pin id="1063" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="48" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="48" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="48" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="85" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="92" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="111" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="118" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="132" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="139" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="52" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="217" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="227"><net_src comp="194" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="249"><net_src comp="194" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="243" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="262" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="272"><net_src comp="240" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="266" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="294"><net_src comp="240" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="288" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="299"><net_src comp="16" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="317"><net_src comp="285" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="311" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="322"><net_src comp="16" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="217" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="262" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="288" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="307" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="342"><net_src comp="338" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="343"><net_src comp="99" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="105" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="125" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="146" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="351"><net_src comp="330" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="105" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="361"><net_src comp="338" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="367"><net_src comp="162" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="18" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="162" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="24" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="32" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="162" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="34" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="162" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="18" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="174" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="18" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="174" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="24" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="174" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="409" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="38" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="16" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="414" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="186" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="42" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="186" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="24" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="186" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="186" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="456" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="470"><net_src comp="210" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="42" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="210" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="24" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="32" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="210" pin="4"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="34" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="478" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="210" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="170" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="56" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="158" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="490" pin="2"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="34" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="509"><net_src comp="496" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="233" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="18" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="233" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="24" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="233" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="233" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="530" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="58" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="530" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="16" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="539" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="535" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="567"><net_src comp="522" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="563" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="577"><net_src comp="255" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="42" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="255" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="24" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="590"><net_src comp="32" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="255" pin="4"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="34" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="585" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="255" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="170" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="609"><net_src comp="56" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="597" pin="2"/><net_sink comp="603" pin=2"/></net>

<net id="611"><net_src comp="34" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="615"><net_src comp="603" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="278" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="18" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="278" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="24" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="278" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="278" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="636" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="650"><net_src comp="58" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="636" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="16" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="645" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="641" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="659" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="673"><net_src comp="628" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="669" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="683"><net_src comp="300" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="42" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="300" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="24" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="696"><net_src comp="32" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="300" pin="4"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="34" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="702"><net_src comp="691" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="300" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="170" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="715"><net_src comp="56" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="703" pin="2"/><net_sink comp="709" pin=2"/></net>

<net id="717"><net_src comp="34" pin="0"/><net_sink comp="709" pin=3"/></net>

<net id="721"><net_src comp="709" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="182" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="16" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="182" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="24" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="739"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="62" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="64" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="746"><net_src comp="728" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="722" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="742" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="734" pin="3"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="66" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="756"><net_src comp="748" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="761"><net_src comp="323" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="18" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="323" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="24" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="323" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="323" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="773" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="777" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="791"><net_src comp="58" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="777" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="16" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="798"><net_src comp="786" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="782" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="794" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="800" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="814"><net_src comp="769" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="818"><net_src comp="810" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="823"><net_src comp="330" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="830"><net_src comp="68" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="820" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="832"><net_src comp="70" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="833"><net_src comp="72" pin="0"/><net_sink comp="824" pin=3"/></net>

<net id="837"><net_src comp="820" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="824" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="74" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="834" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="76" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="838" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="850" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="347" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="867"><net_src comp="856" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="868"><net_src comp="330" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="869"><net_src comp="52" pin="0"/><net_sink comp="862" pin=2"/></net>

<net id="870"><net_src comp="862" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="877"><net_src comp="369" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="883"><net_src comp="383" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="888"><net_src comp="387" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="896"><net_src comp="399" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="901"><net_src comp="430" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="909"><net_src comp="442" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="914"><net_src comp="448" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="917"><net_src comp="911" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="921"><net_src comp="78" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="929"><net_src comp="472" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="934"><net_src comp="486" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="939"><net_src comp="506" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="947"><net_src comp="516" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="952"><net_src comp="85" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="957"><net_src comp="92" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="962"><net_src comp="99" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="967"><net_src comp="330" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="975"><net_src comp="579" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="980"><net_src comp="593" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="985"><net_src comp="612" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="993"><net_src comp="622" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="998"><net_src comp="111" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="1003"><net_src comp="118" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="1008"><net_src comp="125" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1013"><net_src comp="330" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1021"><net_src comp="685" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1026"><net_src comp="699" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1031"><net_src comp="718" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1036"><net_src comp="748" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="1044"><net_src comp="763" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1049"><net_src comp="132" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="1054"><net_src comp="139" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="1059"><net_src comp="146" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1064"><net_src comp="330" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="311" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {20 }
 - Input state : 
	Port: conv_1 : input_r | {6 7 11 12 16 17 }
	Port: conv_1 : conv_weights_0 | {6 7 }
	Port: conv_1 : conv_weights_1 | {11 12 }
	Port: conv_1 : conv_weights_2 | {16 17 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
		tmp_10 : 1
		zext_ln26 : 2
		xor_ln26 : 1
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln34 : 1
		add_ln34 : 2
		zext_ln34_1 : 3
		trunc_ln34 : 3
		p_shl_cast : 4
		sub_ln34 : 5
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln34_2 : 1
		zext_ln34_3 : 1
		add_ln34_1 : 2
		zext_ln34_4 : 3
		conv_out_addr : 4
	State 5
		icmp_ln21 : 1
		add_ln21 : 1
		br_ln21 : 2
		tmp_11 : 1
		zext_ln26_1 : 2
		add_ln26 : 1
		tmp_12 : 2
		zext_ln24 : 3
	State 6
		icmp_ln24 : 1
		add_ln24 : 1
		br_ln24 : 2
		zext_ln26_3 : 1
		zext_ln26_4 : 1
		add_ln26_4 : 2
		zext_ln26_5 : 3
		p_shl1_cast : 3
		sub_ln26 : 4
		add_ln26_5 : 5
		zext_ln26_6 : 6
		conv_weights_0_addr : 7
		add_ln26_6 : 2
		zext_ln26_7 : 3
		input_addr : 4
		conv_weights_0_load : 8
		input_load : 5
	State 7
		tmp_s : 1
	State 8
		w_sum_3 : 1
	State 9
	State 10
		icmp_ln21_1 : 1
		add_ln21_1 : 1
		br_ln21 : 2
		tmp_13 : 1
		zext_ln26_2 : 2
		add_ln26_1 : 1
		tmp_14 : 2
		zext_ln24_1 : 3
	State 11
		icmp_ln24_1 : 1
		add_ln24_1 : 1
		br_ln24 : 2
		zext_ln26_9 : 1
		zext_ln26_10 : 1
		add_ln26_7 : 2
		zext_ln26_11 : 3
		p_shl2_cast : 3
		sub_ln26_1 : 4
		add_ln26_8 : 5
		zext_ln26_12 : 6
		conv_weights_1_addr : 7
		add_ln26_9 : 2
		zext_ln26_13 : 3
		input_addr_1 : 4
		conv_weights_1_load : 8
		input_load_1 : 5
	State 12
		tmp_1_1 : 1
	State 13
		w_sum_3_1 : 1
	State 14
	State 15
		icmp_ln21_2 : 1
		add_ln21_2 : 1
		br_ln21 : 2
		tmp_15 : 1
		zext_ln26_8 : 2
		add_ln26_2 : 1
		tmp_16 : 2
		zext_ln24_2 : 3
		select_ln7_i : 1
		empty_15 : 1
		merge_i : 1
		w_sum : 2
	State 16
		icmp_ln24_2 : 1
		add_ln24_2 : 1
		br_ln24 : 2
		zext_ln26_14 : 1
		zext_ln26_15 : 1
		add_ln26_10 : 2
		zext_ln26_16 : 3
		p_shl3_cast : 3
		sub_ln26_2 : 4
		add_ln26_11 : 5
		zext_ln26_17 : 6
		conv_weights_2_addr : 7
		add_ln26_12 : 2
		zext_ln26_18 : 3
		input_addr_2 : 4
		conv_weights_2_load : 8
		input_load_2 : 5
	State 17
		tmp_1_2 : 1
	State 18
		w_sum_3_2 : 1
	State 19
	State 20
		bitcast_ln33 : 1
		tmp : 2
		trunc_ln33 : 2
		icmp_ln33 : 3
		icmp_ln33_1 : 3
		or_ln33 : 4
		tmp_8 : 1
		and_ln33 : 4
		w_sum_1 : 4
		store_ln34 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_330     |    2    |   177   |   198   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_338     |    3    |   128   |   138   |
|----------|---------------------|---------|---------|---------|
|          |       r_fu_369      |    0    |    0    |    10   |
|          |       c_fu_399      |    0    |    0    |    10   |
|          |   add_ln34_fu_409   |    0    |    0    |    12   |
|          |       f_fu_442      |    0    |    0    |    10   |
|          |  add_ln34_1_fu_456  |    0    |    0    |    15   |
|          |   add_ln21_fu_472   |    0    |    0    |    10   |
|          |   add_ln26_fu_490   |    0    |    0    |    10   |
|          |   add_ln24_fu_516   |    0    |    0    |    10   |
|          |  add_ln26_4_fu_530  |    0    |    0    |    12   |
|          |  add_ln26_5_fu_553  |    0    |    0    |    8    |
|          |  add_ln26_6_fu_563  |    0    |    0    |    15   |
|    add   |  add_ln21_1_fu_579  |    0    |    0    |    10   |
|          |  add_ln26_1_fu_597  |    0    |    0    |    10   |
|          |  add_ln24_1_fu_622  |    0    |    0    |    10   |
|          |  add_ln26_7_fu_636  |    0    |    0    |    12   |
|          |  add_ln26_8_fu_659  |    0    |    0    |    8    |
|          |  add_ln26_9_fu_669  |    0    |    0    |    15   |
|          |  add_ln21_2_fu_685  |    0    |    0    |    10   |
|          |  add_ln26_2_fu_703  |    0    |    0    |    10   |
|          |  add_ln24_2_fu_763  |    0    |    0    |    10   |
|          |  add_ln26_10_fu_777 |    0    |    0    |    12   |
|          |  add_ln26_11_fu_800 |    0    |    0    |    8    |
|          |  add_ln26_12_fu_810 |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln8_fu_363   |    0    |    0    |    8    |
|          |   icmp_ln11_fu_393  |    0    |    0    |    8    |
|          |   icmp_ln14_fu_436  |    0    |    0    |    8    |
|          |   icmp_ln21_fu_466  |    0    |    0    |    8    |
|          |   icmp_ln24_fu_510  |    0    |    0    |    8    |
|          |  icmp_ln21_1_fu_573 |    0    |    0    |    8    |
|   icmp   |  icmp_ln24_1_fu_616 |    0    |    0    |    8    |
|          |  icmp_ln21_2_fu_679 |    0    |    0    |    8    |
|          |   icmp_ln7_fu_722   |    0    |    0    |    8    |
|          |  icmp_ln7_1_fu_728  |    0    |    0    |    8    |
|          |  icmp_ln24_2_fu_757 |    0    |    0    |    8    |
|          |   icmp_ln33_fu_838  |    0    |    0    |    11   |
|          |  icmp_ln33_1_fu_844 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|          | select_ln7_i_fu_734 |    0    |    0    |    32   |
|  select  |    merge_i_fu_748   |    0    |    0    |    32   |
|          |    w_sum_1_fu_862   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |     tmp_8_fu_347    |    0    |    0    |    66   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln34_fu_430   |    0    |    0    |    15   |
|    sub   |   sub_ln26_fu_547   |    0    |    0    |    8    |
|          |  sub_ln26_1_fu_653  |    0    |    0    |    8    |
|          |  sub_ln26_2_fu_794  |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|    or    |   empty_15_fu_742   |    0    |    0    |    2    |
|          |    or_ln33_fu_850   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    xor   |   xor_ln26_fu_387   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln33_fu_856   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_10_fu_375    |    0    |    0    |    0    |
|          |  p_shl_cast_fu_422  |    0    |    0    |    0    |
|          |    tmp_11_fu_478    |    0    |    0    |    0    |
|          |    tmp_12_fu_496    |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_539 |    0    |    0    |    0    |
|bitconcatenate|    tmp_13_fu_585    |    0    |    0    |    0    |
|          |    tmp_14_fu_603    |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_645 |    0    |    0    |    0    |
|          |    tmp_15_fu_691    |    0    |    0    |    0    |
|          |    tmp_16_fu_709    |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_786 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln26_fu_383  |    0    |    0    |    0    |
|          |   zext_ln34_fu_405  |    0    |    0    |    0    |
|          |  zext_ln34_1_fu_414 |    0    |    0    |    0    |
|          |  zext_ln34_2_fu_448 |    0    |    0    |    0    |
|          |  zext_ln34_3_fu_452 |    0    |    0    |    0    |
|          |  zext_ln34_4_fu_461 |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_486 |    0    |    0    |    0    |
|          |   zext_ln24_fu_506  |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_522 |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_526 |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_535 |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_558 |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_568 |    0    |    0    |    0    |
|   zext   |  zext_ln26_2_fu_593 |    0    |    0    |    0    |
|          |  zext_ln24_1_fu_612 |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_628 |    0    |    0    |    0    |
|          | zext_ln26_10_fu_632 |    0    |    0    |    0    |
|          | zext_ln26_11_fu_641 |    0    |    0    |    0    |
|          | zext_ln26_12_fu_664 |    0    |    0    |    0    |
|          | zext_ln26_13_fu_674 |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_699 |    0    |    0    |    0    |
|          |  zext_ln24_2_fu_718 |    0    |    0    |    0    |
|          | zext_ln26_14_fu_769 |    0    |    0    |    0    |
|          | zext_ln26_15_fu_773 |    0    |    0    |    0    |
|          | zext_ln26_16_fu_782 |    0    |    0    |    0    |
|          | zext_ln26_17_fu_805 |    0    |    0    |    0    |
|          | zext_ln26_18_fu_815 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln34_fu_418  |    0    |    0    |    0    |
|          |  trunc_ln33_fu_834  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_824     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   305   |   914   |
|----------|---------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|conv_weights_0|    0   |   32   |    9   |
|conv_weights_1|    0   |   32   |    9   |
|conv_weights_2|    0   |   32   |    9   |
+--------------+--------+--------+--------+
|     Total    |    0   |   96   |   27   |
+--------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln21_1_reg_972     |    2   |
|     add_ln21_2_reg_1018    |    2   |
|      add_ln21_reg_926      |    2   |
|     add_ln24_1_reg_990     |    2   |
|     add_ln24_2_reg_1041    |    2   |
|      add_ln24_reg_944      |    2   |
|         c_0_reg_170        |    2   |
|          c_reg_893         |    2   |
|       ch_0_0_reg_229       |    2   |
|       ch_0_1_reg_274       |    2   |
|       ch_0_2_reg_319       |    2   |
|    conv_out_addr_reg_918   |    4   |
| conv_weights_0_addr_reg_949|    5   |
| conv_weights_0_load_reg_959|   32   |
| conv_weights_1_addr_reg_995|    5   |
|conv_weights_1_load_reg_1005|   32   |
|conv_weights_2_addr_reg_1046|    5   |
|conv_weights_2_load_reg_1056|   32   |
|         f_0_reg_182        |    2   |
|          f_reg_906         |    2   |
|    input_addr_1_reg_1000   |    5   |
|    input_addr_2_reg_1051   |    5   |
|     input_addr_reg_954     |    5   |
|      merge_i_reg_1033      |   32   |
|         r_0_reg_158        |    2   |
|          r_reg_874         |    2   |
|           reg_353          |   32   |
|           reg_358          |   32   |
|      sub_ln34_reg_898      |    5   |
|      w_sum_1_0_reg_194     |   32   |
|      w_sum_1_1_reg_240     |   32   |
|      w_sum_1_2_reg_285     |   32   |
|      w_sum_2_0_reg_217     |   32   |
|      w_sum_2_1_reg_262     |   32   |
|      w_sum_2_2_reg_307     |   32   |
|     w_sum_3_1_reg_1010     |   32   |
|     w_sum_3_2_reg_1061     |   32   |
|       w_sum_3_reg_964      |   32   |
|       wc_0_0_reg_206       |    2   |
|       wc_0_1_reg_251       |    2   |
|       wc_0_2_reg_296       |    2   |
|      xor_ln26_reg_885      |    2   |
|     zext_ln24_1_reg_982    |    6   |
|    zext_ln24_2_reg_1028    |    6   |
|      zext_ln24_reg_936     |    6   |
|     zext_ln26_1_reg_931    |    4   |
|     zext_ln26_2_reg_977    |    4   |
|    zext_ln26_8_reg_1023    |    4   |
|      zext_ln26_reg_880     |    4   |
|     zext_ln34_2_reg_911    |    6   |
+----------------------------+--------+
|            Total           |   597  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_105 |  p0  |   6  |   5  |   30   ||    33   |
| grp_access_fu_125 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_146 |  p0  |   2  |   5  |   10   ||    9    |
|    r_0_reg_158    |  p0  |   2  |   2  |    4   ||    9    |
|    c_0_reg_170    |  p0  |   2  |   2  |    4   ||    9    |
|    f_0_reg_182    |  p0  |   2  |   2  |    4   ||    9    |
| w_sum_1_0_reg_194 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_330    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_330    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_338    |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_338    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   648  ||  14.874 ||   180   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   305  |   914  |
|   Memory  |    0   |    -   |    -   |   96   |   27   |
|Multiplexer|    -   |    -   |   14   |    -   |   180  |
|  Register |    -   |    -   |    -   |   597  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   14   |   998  |  1121  |
+-----------+--------+--------+--------+--------+--------+
