// Seed: 1635900275
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  assign module_1.id_6 = 0;
  inout wire id_2;
  input wire id_1;
  wire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ;
  wire id_30;
  ;
  logic [~  -1 : 1 'b0] id_31;
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd3,
    parameter id_6  = 32'd51,
    parameter id_9  = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    _id_11,
    id_12
);
  input wire id_12;
  inout wire _id_11;
  output wire id_10;
  input wire _id_9;
  input wire id_8;
  input wire id_7;
  input wire _id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_10,
      id_8,
      id_2,
      id_2,
      id_5
  );
  output wire id_3;
  output wire id_2;
  output tri id_1;
  parameter id_13 = -1;
  assign id_1 = -1;
  assign id_4[id_9==id_11] = id_7;
  wire [id_6 : 1] id_14;
endmodule
