{"Source Block": ["serv/rtl/serv_alu.v@108:124@HdlStmAssign", "\n   wire       result_lt2 = last_eq ? result_lt : msb_lt;\n   assign plus_1 = i_en & !en_r;\n   assign o_cmp = i_cmp_neg^((i_cmp_sel == ALU_CMP_EQ) ? result_eq : result_lt2);\n\n   assign o_rd = (i_rd_sel == ALU_RESULT_ADD) ? result_add :\n                 (i_rd_sel == ALU_RESULT_SR)  ? result_sh :\n                 (i_rd_sel == ALU_RESULT_LT)  ? (result_lt2 & init_r & ~i_init) :\n                 (i_rd_sel == ALU_RESULT_XOR) ? i_rs1^i_op_b :\n                 (i_rd_sel == ALU_RESULT_OR)  ? i_rs1|i_op_b :\n                 (i_rd_sel == ALU_RESULT_AND) ? i_rs1&i_op_b :\n                 1'bx;\n\n   always @(posedge clk) begin\n      if (i_init) begin\n         last_eq <= i_rs1 == i_op_b;\n         msb_lt <= i_cmp_uns ? (~i_rs1 & i_op_b) : (i_rs1 & ~i_op_b);\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[115, "                 (i_rd_sel == ALU_RESULT_LT)  ? (result_lt2 & init_r & ~i_init) :\n"]], "Add": [[115, "                 (i_rd_sel == ALU_RESULT_LT)  ? (result_lt_r & init_r & ~i_init) :\n"]]}}