# SystemVerilog-Codes
Verified few RTL Designs in SystemVerilog.


Below are some verified designs.

## Combinational Designs
1. Half adder
2. 4 isto 1 mux

## Sequential DEsigns
1. D flip flop
2. Memory
3. FIFO
4. Floating point unit
5. Serial CRC
6. Parallel CRC
7. APB Slave
