Classic Timing Analyzer report for LCJF
Thu Jul 16 14:39:19 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'JFBZ'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                               ;
+------------------------------+-------+---------------+----------------------------------+----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From     ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.787 ns                         ; SDBZ     ; LCFY1[15] ; --         ; JFBZ     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.367 ns                        ; LCFY1[9] ; LCFY[9]   ; JFBZ       ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.198 ns                         ; DDBZ     ; LCFY1[15] ; --         ; JFBZ     ; 0            ;
; Clock Setup: 'JFBZ'          ; N/A   ; None          ; 327.23 MHz ( period = 3.056 ns ) ; LCFY1[2] ; LCFY1[15] ; JFBZ       ; JFBZ     ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;          ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; JFBZ            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'JFBZ'                                                                                                                                                                        ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 327.23 MHz ( period = 3.056 ns )               ; LCFY1[2]  ; LCFY1[15] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.792 ns                ;
; N/A   ; 336.59 MHz ( period = 2.971 ns )               ; LCFY1[3]  ; LCFY1[15] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.707 ns                ;
; N/A   ; 336.70 MHz ( period = 2.970 ns )               ; LCFY1[2]  ; LCFY1[14] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.706 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[4]  ; LCFY1[15] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.671 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[3]  ; LCFY1[14] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.621 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[2]  ; LCFY1[13] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.620 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[4]  ; LCFY1[14] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.585 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[5]  ; LCFY1[15] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.536 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[3]  ; LCFY1[13] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.535 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[2]  ; LCFY1[12] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.534 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[6]  ; LCFY1[15] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[4]  ; LCFY1[13] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.499 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[5]  ; LCFY1[14] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.450 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[3]  ; LCFY1[12] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.449 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[2]  ; LCFY1[11] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.448 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[6]  ; LCFY1[14] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.414 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[7]  ; LCFY1[15] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.414 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[4]  ; LCFY1[12] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.413 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[5]  ; LCFY1[13] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.364 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[3]  ; LCFY1[11] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.363 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[2]  ; LCFY1[10] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.362 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[6]  ; LCFY1[13] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.328 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[7]  ; LCFY1[14] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.328 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[4]  ; LCFY1[11] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.327 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[8]  ; LCFY1[15] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.284 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[5]  ; LCFY1[12] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.278 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[3]  ; LCFY1[10] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.277 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[2]  ; LCFY1[9]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[6]  ; LCFY1[12] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.242 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[7]  ; LCFY1[13] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.242 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[4]  ; LCFY1[10] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.241 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[8]  ; LCFY1[14] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.198 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[5]  ; LCFY1[11] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.192 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[3]  ; LCFY1[9]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.191 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[6]  ; LCFY1[11] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.156 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[7]  ; LCFY1[12] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.156 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[4]  ; LCFY1[9]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[9]  ; LCFY1[15] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.137 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[8]  ; LCFY1[13] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.112 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[5]  ; LCFY1[10] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.106 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[2]  ; LCFY1[8]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.086 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[6]  ; LCFY1[10] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.070 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[7]  ; LCFY1[11] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.070 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[9]  ; LCFY1[14] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.051 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[8]  ; LCFY1[12] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[5]  ; LCFY1[9]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.020 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[3]  ; LCFY1[8]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.001 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[10] ; LCFY1[15] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.001 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[2]  ; LCFY1[7]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[6]  ; LCFY1[9]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.984 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[7]  ; LCFY1[10] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.984 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[4]  ; LCFY1[8]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.965 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[9]  ; LCFY1[13] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.965 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[11] ; LCFY1[15] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.965 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[8]  ; LCFY1[11] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[3]  ; LCFY1[7]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[10] ; LCFY1[14] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[2]  ; LCFY1[6]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.914 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[7]  ; LCFY1[9]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[4]  ; LCFY1[7]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[9]  ; LCFY1[12] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[11] ; LCFY1[14] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[8]  ; LCFY1[10] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.854 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[5]  ; LCFY1[8]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.830 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[12] ; LCFY1[15] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.830 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[3]  ; LCFY1[6]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.829 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[10] ; LCFY1[13] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.829 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[2]  ; LCFY1[5]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.828 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[6]  ; LCFY1[8]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[13] ; LCFY1[15] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[4]  ; LCFY1[6]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[9]  ; LCFY1[11] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[11] ; LCFY1[13] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[8]  ; LCFY1[9]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[5]  ; LCFY1[7]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[12] ; LCFY1[14] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[3]  ; LCFY1[5]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[10] ; LCFY1[12] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[2]  ; LCFY1[4]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.742 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[6]  ; LCFY1[7]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.708 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[7]  ; LCFY1[8]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.708 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[13] ; LCFY1[14] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.708 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[4]  ; LCFY1[5]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[9]  ; LCFY1[10] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[11] ; LCFY1[12] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[5]  ; LCFY1[6]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.658 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[12] ; LCFY1[13] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.658 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[3]  ; LCFY1[4]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.657 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[10] ; LCFY1[11] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.657 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[2]  ; LCFY1[3]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.656 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[14] ; LCFY1[15] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.653 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[4]  ; LCFY1[4]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[6]  ; LCFY1[6]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[13] ; LCFY1[13] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[9]  ; LCFY1[9]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[11] ; LCFY1[11] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[7]  ; LCFY1[7]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[8]  ; LCFY1[8]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[12] ; LCFY1[12] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[2]  ; LCFY1[2]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[3]  ; LCFY1[3]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[10] ; LCFY1[10] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[14] ; LCFY1[14] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.174 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[5]  ; LCFY1[5]  ; JFBZ       ; JFBZ     ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; LCFY1[15] ; LCFY1[15] ; JFBZ       ; JFBZ     ; None                        ; None                      ; 0.751 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To        ; To Clock ;
+-------+--------------+------------+------+-----------+----------+
; N/A   ; None         ; 1.787 ns   ; SDBZ ; LCFY1[15] ; JFBZ     ;
; N/A   ; None         ; 1.701 ns   ; SDBZ ; LCFY1[14] ; JFBZ     ;
; N/A   ; None         ; 1.615 ns   ; SDBZ ; LCFY1[13] ; JFBZ     ;
; N/A   ; None         ; 1.529 ns   ; SDBZ ; LCFY1[12] ; JFBZ     ;
; N/A   ; None         ; 1.443 ns   ; SDBZ ; LCFY1[11] ; JFBZ     ;
; N/A   ; None         ; 1.357 ns   ; SDBZ ; LCFY1[10] ; JFBZ     ;
; N/A   ; None         ; 1.271 ns   ; SDBZ ; LCFY1[9]  ; JFBZ     ;
; N/A   ; None         ; 1.081 ns   ; SDBZ ; LCFY1[8]  ; JFBZ     ;
; N/A   ; None         ; 0.995 ns   ; SDBZ ; LCFY1[7]  ; JFBZ     ;
; N/A   ; None         ; 0.909 ns   ; SDBZ ; LCFY1[6]  ; JFBZ     ;
; N/A   ; None         ; 0.823 ns   ; SDBZ ; LCFY1[5]  ; JFBZ     ;
; N/A   ; None         ; 0.552 ns   ; SDBZ ; LCFY1[4]  ; JFBZ     ;
; N/A   ; None         ; 0.232 ns   ; LCBZ ; LCFY1[2]  ; JFBZ     ;
; N/A   ; None         ; 0.232 ns   ; LCBZ ; LCFY1[3]  ; JFBZ     ;
; N/A   ; None         ; 0.232 ns   ; LCBZ ; LCFY1[4]  ; JFBZ     ;
; N/A   ; None         ; 0.232 ns   ; LCBZ ; LCFY1[5]  ; JFBZ     ;
; N/A   ; None         ; 0.232 ns   ; LCBZ ; LCFY1[6]  ; JFBZ     ;
; N/A   ; None         ; 0.232 ns   ; LCBZ ; LCFY1[7]  ; JFBZ     ;
; N/A   ; None         ; 0.232 ns   ; LCBZ ; LCFY1[8]  ; JFBZ     ;
; N/A   ; None         ; 0.232 ns   ; LCBZ ; LCFY1[9]  ; JFBZ     ;
; N/A   ; None         ; 0.232 ns   ; LCBZ ; LCFY1[10] ; JFBZ     ;
; N/A   ; None         ; 0.232 ns   ; LCBZ ; LCFY1[11] ; JFBZ     ;
; N/A   ; None         ; 0.232 ns   ; LCBZ ; LCFY1[12] ; JFBZ     ;
; N/A   ; None         ; 0.232 ns   ; LCBZ ; LCFY1[13] ; JFBZ     ;
; N/A   ; None         ; 0.232 ns   ; LCBZ ; LCFY1[14] ; JFBZ     ;
; N/A   ; None         ; 0.232 ns   ; LCBZ ; LCFY1[15] ; JFBZ     ;
; N/A   ; None         ; 0.076 ns   ; SDBZ ; LCFY1[3]  ; JFBZ     ;
; N/A   ; None         ; 0.068 ns   ; DDBZ ; LCFY1[2]  ; JFBZ     ;
; N/A   ; None         ; 0.068 ns   ; DDBZ ; LCFY1[3]  ; JFBZ     ;
; N/A   ; None         ; 0.068 ns   ; DDBZ ; LCFY1[4]  ; JFBZ     ;
; N/A   ; None         ; 0.068 ns   ; DDBZ ; LCFY1[5]  ; JFBZ     ;
; N/A   ; None         ; 0.068 ns   ; DDBZ ; LCFY1[6]  ; JFBZ     ;
; N/A   ; None         ; 0.068 ns   ; DDBZ ; LCFY1[7]  ; JFBZ     ;
; N/A   ; None         ; 0.068 ns   ; DDBZ ; LCFY1[8]  ; JFBZ     ;
; N/A   ; None         ; 0.068 ns   ; DDBZ ; LCFY1[9]  ; JFBZ     ;
; N/A   ; None         ; 0.068 ns   ; DDBZ ; LCFY1[10] ; JFBZ     ;
; N/A   ; None         ; 0.068 ns   ; DDBZ ; LCFY1[11] ; JFBZ     ;
; N/A   ; None         ; 0.068 ns   ; DDBZ ; LCFY1[12] ; JFBZ     ;
; N/A   ; None         ; 0.068 ns   ; DDBZ ; LCFY1[13] ; JFBZ     ;
; N/A   ; None         ; 0.068 ns   ; DDBZ ; LCFY1[14] ; JFBZ     ;
; N/A   ; None         ; 0.068 ns   ; DDBZ ; LCFY1[15] ; JFBZ     ;
+-------+--------------+------------+------+-----------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+-----------+----------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To       ; From Clock ;
+-------+--------------+------------+-----------+----------+------------+
; N/A   ; None         ; 10.367 ns  ; LCFY1[9]  ; LCFY[9]  ; JFBZ       ;
; N/A   ; None         ; 9.541 ns   ; LCFY1[5]  ; LCFY[5]  ; JFBZ       ;
; N/A   ; None         ; 9.178 ns   ; LCFY1[10] ; LCFY[10] ; JFBZ       ;
; N/A   ; None         ; 8.168 ns   ; LCFY1[4]  ; LCFY[4]  ; JFBZ       ;
; N/A   ; None         ; 8.110 ns   ; LCFY1[6]  ; LCFY[6]  ; JFBZ       ;
; N/A   ; None         ; 7.681 ns   ; LCFY1[7]  ; LCFY[7]  ; JFBZ       ;
; N/A   ; None         ; 7.676 ns   ; LCFY1[3]  ; LCFY[3]  ; JFBZ       ;
; N/A   ; None         ; 7.304 ns   ; LCFY1[11] ; LCFY[11] ; JFBZ       ;
; N/A   ; None         ; 7.300 ns   ; LCFY1[8]  ; LCFY[8]  ; JFBZ       ;
; N/A   ; None         ; 7.297 ns   ; LCFY1[13] ; LCFY[13] ; JFBZ       ;
; N/A   ; None         ; 7.291 ns   ; LCFY1[2]  ; LCFY[2]  ; JFBZ       ;
; N/A   ; None         ; 7.279 ns   ; LCFY1[14] ; LCFY[14] ; JFBZ       ;
; N/A   ; None         ; 7.268 ns   ; LCFY1[12] ; LCFY[12] ; JFBZ       ;
; N/A   ; None         ; 7.235 ns   ; LCFY1[15] ; LCFY[15] ; JFBZ       ;
+-------+--------------+------------+-----------+----------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To        ; To Clock ;
+---------------+-------------+-----------+------+-----------+----------+
; N/A           ; None        ; 0.198 ns  ; DDBZ ; LCFY1[2]  ; JFBZ     ;
; N/A           ; None        ; 0.198 ns  ; DDBZ ; LCFY1[3]  ; JFBZ     ;
; N/A           ; None        ; 0.198 ns  ; DDBZ ; LCFY1[4]  ; JFBZ     ;
; N/A           ; None        ; 0.198 ns  ; DDBZ ; LCFY1[5]  ; JFBZ     ;
; N/A           ; None        ; 0.198 ns  ; DDBZ ; LCFY1[6]  ; JFBZ     ;
; N/A           ; None        ; 0.198 ns  ; DDBZ ; LCFY1[7]  ; JFBZ     ;
; N/A           ; None        ; 0.198 ns  ; DDBZ ; LCFY1[8]  ; JFBZ     ;
; N/A           ; None        ; 0.198 ns  ; DDBZ ; LCFY1[9]  ; JFBZ     ;
; N/A           ; None        ; 0.198 ns  ; DDBZ ; LCFY1[10] ; JFBZ     ;
; N/A           ; None        ; 0.198 ns  ; DDBZ ; LCFY1[11] ; JFBZ     ;
; N/A           ; None        ; 0.198 ns  ; DDBZ ; LCFY1[12] ; JFBZ     ;
; N/A           ; None        ; 0.198 ns  ; DDBZ ; LCFY1[13] ; JFBZ     ;
; N/A           ; None        ; 0.198 ns  ; DDBZ ; LCFY1[14] ; JFBZ     ;
; N/A           ; None        ; 0.198 ns  ; DDBZ ; LCFY1[15] ; JFBZ     ;
; N/A           ; None        ; 0.195 ns  ; SDBZ ; LCFY1[5]  ; JFBZ     ;
; N/A           ; None        ; 0.190 ns  ; SDBZ ; LCFY1[3]  ; JFBZ     ;
; N/A           ; None        ; 0.034 ns  ; LCBZ ; LCFY1[2]  ; JFBZ     ;
; N/A           ; None        ; 0.034 ns  ; LCBZ ; LCFY1[3]  ; JFBZ     ;
; N/A           ; None        ; 0.034 ns  ; LCBZ ; LCFY1[4]  ; JFBZ     ;
; N/A           ; None        ; 0.034 ns  ; LCBZ ; LCFY1[5]  ; JFBZ     ;
; N/A           ; None        ; 0.034 ns  ; LCBZ ; LCFY1[6]  ; JFBZ     ;
; N/A           ; None        ; 0.034 ns  ; LCBZ ; LCFY1[7]  ; JFBZ     ;
; N/A           ; None        ; 0.034 ns  ; LCBZ ; LCFY1[8]  ; JFBZ     ;
; N/A           ; None        ; 0.034 ns  ; LCBZ ; LCFY1[9]  ; JFBZ     ;
; N/A           ; None        ; 0.034 ns  ; LCBZ ; LCFY1[10] ; JFBZ     ;
; N/A           ; None        ; 0.034 ns  ; LCBZ ; LCFY1[11] ; JFBZ     ;
; N/A           ; None        ; 0.034 ns  ; LCBZ ; LCFY1[12] ; JFBZ     ;
; N/A           ; None        ; 0.034 ns  ; LCBZ ; LCFY1[13] ; JFBZ     ;
; N/A           ; None        ; 0.034 ns  ; LCBZ ; LCFY1[14] ; JFBZ     ;
; N/A           ; None        ; 0.034 ns  ; LCBZ ; LCFY1[15] ; JFBZ     ;
; N/A           ; None        ; -0.079 ns ; SDBZ ; LCFY1[4]  ; JFBZ     ;
; N/A           ; None        ; -0.285 ns ; SDBZ ; LCFY1[6]  ; JFBZ     ;
; N/A           ; None        ; -0.371 ns ; SDBZ ; LCFY1[7]  ; JFBZ     ;
; N/A           ; None        ; -0.457 ns ; SDBZ ; LCFY1[8]  ; JFBZ     ;
; N/A           ; None        ; -0.647 ns ; SDBZ ; LCFY1[9]  ; JFBZ     ;
; N/A           ; None        ; -0.733 ns ; SDBZ ; LCFY1[10] ; JFBZ     ;
; N/A           ; None        ; -0.819 ns ; SDBZ ; LCFY1[11] ; JFBZ     ;
; N/A           ; None        ; -0.905 ns ; SDBZ ; LCFY1[12] ; JFBZ     ;
; N/A           ; None        ; -0.991 ns ; SDBZ ; LCFY1[13] ; JFBZ     ;
; N/A           ; None        ; -1.077 ns ; SDBZ ; LCFY1[14] ; JFBZ     ;
; N/A           ; None        ; -1.163 ns ; SDBZ ; LCFY1[15] ; JFBZ     ;
+---------------+-------------+-----------+------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jul 16 14:39:19 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCJF -c LCJF --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "JFBZ" is an undefined clock
Info: Clock "JFBZ" has Internal fmax of 327.23 MHz between source register "LCFY1[2]" and destination register "LCFY1[15]" (period= 3.056 ns)
    Info: + Longest register to register delay is 2.792 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y8_N3; Fanout = 3; REG Node = 'LCFY1[2]'
        Info: 2: + IC(0.446 ns) + CELL(0.596 ns) = 1.042 ns; Loc. = LCCOMB_X33_Y8_N2; Fanout = 2; COMB Node = 'LCFY1[2]~73'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.128 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 2; COMB Node = 'LCFY1[3]~75'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.214 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LCFY1[4]~77'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.300 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 2; COMB Node = 'LCFY1[5]~79'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.386 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 2; COMB Node = 'LCFY1[6]~81'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.472 ns; Loc. = LCCOMB_X33_Y8_N12; Fanout = 2; COMB Node = 'LCFY1[7]~83'
        Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 1.662 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 2; COMB Node = 'LCFY1[8]~85'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.748 ns; Loc. = LCCOMB_X33_Y8_N16; Fanout = 2; COMB Node = 'LCFY1[9]~87'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.834 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 2; COMB Node = 'LCFY1[10]~89'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 1.920 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 2; COMB Node = 'LCFY1[11]~91'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.006 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 2; COMB Node = 'LCFY1[12]~93'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.092 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 2; COMB Node = 'LCFY1[13]~95'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.178 ns; Loc. = LCCOMB_X33_Y8_N26; Fanout = 1; COMB Node = 'LCFY1[14]~97'
        Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 2.684 ns; Loc. = LCCOMB_X33_Y8_N28; Fanout = 1; COMB Node = 'LCFY1[15]~98'
        Info: 16: + IC(0.000 ns) + CELL(0.108 ns) = 2.792 ns; Loc. = LCFF_X33_Y8_N29; Fanout = 2; REG Node = 'LCFY1[15]'
        Info: Total cell delay = 2.346 ns ( 84.03 % )
        Info: Total interconnect delay = 0.446 ns ( 15.97 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "JFBZ" to destination register is 2.795 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'JFBZ'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 14; COMB Node = 'JFBZ~clkctrl'
            Info: 3: + IC(0.900 ns) + CELL(0.666 ns) = 2.795 ns; Loc. = LCFF_X33_Y8_N29; Fanout = 2; REG Node = 'LCFY1[15]'
            Info: Total cell delay = 1.756 ns ( 62.83 % )
            Info: Total interconnect delay = 1.039 ns ( 37.17 % )
        Info: - Longest clock path from clock "JFBZ" to source register is 2.795 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'JFBZ'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 14; COMB Node = 'JFBZ~clkctrl'
            Info: 3: + IC(0.900 ns) + CELL(0.666 ns) = 2.795 ns; Loc. = LCFF_X33_Y8_N3; Fanout = 3; REG Node = 'LCFY1[2]'
            Info: Total cell delay = 1.756 ns ( 62.83 % )
            Info: Total interconnect delay = 1.039 ns ( 37.17 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "LCFY1[15]" (data pin = "SDBZ", clock pin = "JFBZ") is 1.787 ns
    Info: + Longest pin to register delay is 4.622 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_90; Fanout = 6; PIN Node = 'SDBZ'
        Info: 2: + IC(1.348 ns) + CELL(0.596 ns) = 3.044 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LCFY1[4]~77'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 3.130 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 2; COMB Node = 'LCFY1[5]~79'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.216 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 2; COMB Node = 'LCFY1[6]~81'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.302 ns; Loc. = LCCOMB_X33_Y8_N12; Fanout = 2; COMB Node = 'LCFY1[7]~83'
        Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 3.492 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 2; COMB Node = 'LCFY1[8]~85'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.578 ns; Loc. = LCCOMB_X33_Y8_N16; Fanout = 2; COMB Node = 'LCFY1[9]~87'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.664 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 2; COMB Node = 'LCFY1[10]~89'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.750 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 2; COMB Node = 'LCFY1[11]~91'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.836 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 2; COMB Node = 'LCFY1[12]~93'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.922 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 2; COMB Node = 'LCFY1[13]~95'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.008 ns; Loc. = LCCOMB_X33_Y8_N26; Fanout = 1; COMB Node = 'LCFY1[14]~97'
        Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 4.514 ns; Loc. = LCCOMB_X33_Y8_N28; Fanout = 1; COMB Node = 'LCFY1[15]~98'
        Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 4.622 ns; Loc. = LCFF_X33_Y8_N29; Fanout = 2; REG Node = 'LCFY1[15]'
        Info: Total cell delay = 3.274 ns ( 70.84 % )
        Info: Total interconnect delay = 1.348 ns ( 29.16 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "JFBZ" to destination register is 2.795 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'JFBZ'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 14; COMB Node = 'JFBZ~clkctrl'
        Info: 3: + IC(0.900 ns) + CELL(0.666 ns) = 2.795 ns; Loc. = LCFF_X33_Y8_N29; Fanout = 2; REG Node = 'LCFY1[15]'
        Info: Total cell delay = 1.756 ns ( 62.83 % )
        Info: Total interconnect delay = 1.039 ns ( 37.17 % )
Info: tco from clock "JFBZ" to destination pin "LCFY[9]" through register "LCFY1[9]" is 10.367 ns
    Info: + Longest clock path from clock "JFBZ" to source register is 2.795 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'JFBZ'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 14; COMB Node = 'JFBZ~clkctrl'
        Info: 3: + IC(0.900 ns) + CELL(0.666 ns) = 2.795 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 3; REG Node = 'LCFY1[9]'
        Info: Total cell delay = 1.756 ns ( 62.83 % )
        Info: Total interconnect delay = 1.039 ns ( 37.17 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 7.268 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 3; REG Node = 'LCFY1[9]'
        Info: 2: + IC(4.032 ns) + CELL(3.236 ns) = 7.268 ns; Loc. = PIN_42; Fanout = 0; PIN Node = 'LCFY[9]'
        Info: Total cell delay = 3.236 ns ( 44.52 % )
        Info: Total interconnect delay = 4.032 ns ( 55.48 % )
Info: th for register "LCFY1[2]" (data pin = "DDBZ", clock pin = "JFBZ") is 0.198 ns
    Info: + Longest clock path from clock "JFBZ" to destination register is 2.795 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'JFBZ'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 14; COMB Node = 'JFBZ~clkctrl'
        Info: 3: + IC(0.900 ns) + CELL(0.666 ns) = 2.795 ns; Loc. = LCFF_X33_Y8_N3; Fanout = 3; REG Node = 'LCFY1[2]'
        Info: Total cell delay = 1.756 ns ( 62.83 % )
        Info: Total interconnect delay = 1.039 ns ( 37.17 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.903 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_89; Fanout = 14; PIN Node = 'DDBZ'
        Info: 2: + IC(0.948 ns) + CELL(0.855 ns) = 2.903 ns; Loc. = LCFF_X33_Y8_N3; Fanout = 3; REG Node = 'LCFY1[2]'
        Info: Total cell delay = 1.955 ns ( 67.34 % )
        Info: Total interconnect delay = 0.948 ns ( 32.66 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 218 megabytes
    Info: Processing ended: Thu Jul 16 14:39:19 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


