-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 12:30:47 EDT 2021                        

Solution Settings: inPlaceNTT_DIT_precomp.v2
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT_precomp/core                      39  589989     589995            0  0        ? 
    Design Total:                                     39  589989     589995            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                       Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1)      0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1)      0.000     0.000      0.000            0.000 2.400          1           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(14,32)                                             0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(15,32)                                             0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_sync_in_wait(12)                                      0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(18)                                     0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                     
    modulo_add_09234dfffbf6bf3991e053db4676dd156036()        97.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_20f67d2a306b3300fd71db6974653bfb635e()        64.000     0.000      0.000            0.000 0.320          1           1 
    mult_2e4bc42889b304aeffa2245c869db4ef70c9()            6293.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(12,0,12,0,12)                                    12.000     0.000     12.000           11.000 1.065          3           2 
    mgc_add(12,0,12,0,13)                                    12.000     0.000     12.000           11.000 1.065          0           1 
    mgc_add(12,0,2,1,13)                                     12.000     0.000     12.000           11.000 1.065          1           0 
    mgc_add(13,0,13,0,13)                                    13.000     0.000     13.000           12.000 1.080          1           0 
    mgc_add(20,0,1,1,21)                                     20.000     0.000     20.000           19.000 1.185          1           0 
    mgc_add(20,0,13,1,21)                                    20.000     0.000     20.000           19.000 1.185          0           1 
    mgc_add(32,0,32,0,32)                                    32.000     0.000     32.000           31.000 1.365          3           2 
    mgc_add(4,0,3,1,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,5,0,5)                                        5.000     0.000      5.000            4.000 0.960          1           0 
    mgc_and(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          33 
    mgc_and(1,3)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_and(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_and(12,2)                                            12.000     0.000     12.000            0.000 0.550          0           1 
    mgc_and(2,2)                                              2.000     0.000      2.000            0.000 0.550          0           1 
    mgc_and(32,2)                                            32.000     0.000     32.000            0.000 0.550          0           1 
    mgc_mul(12,0,12,0,12)                                   608.000     1.000      0.000            0.000 3.792          1           1 
    mgc_mux(1,1,2)                                            1.000     0.000      1.000            0.000 0.080          0           2 
    mgc_mux(12,1,2)                                          12.000     0.000     12.000            0.000 0.080          0           1 
    mgc_mux(20,1,2)                                          20.000     0.000     20.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                          32.000     0.000     32.000            0.000 0.080          0           8 
    mgc_mux(4,1,2)                                            4.000     0.000      4.000            0.000 0.080          0           3 
    mgc_mux1hot(12,3)                                        17.356     0.000     17.356            0.000 0.550          0           2 
    mgc_nand(1,2)                                             1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nand(12,2)                                           12.000     0.000     12.000            0.000 0.550          0           1 
    mgc_nor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          17 
    mgc_nor(1,3)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,8)                                              2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_not(1)                                                0.000     0.000      0.000            0.000 0.000          0          27 
    mgc_not(32)                                               0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(4)                                                0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_or(1,2)                                               1.000     0.000      1.000            0.000 0.550          0          10 
    mgc_or(1,3)                                               1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_or(1,7)                                               2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           7 
    mgc_reg_pos(1,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           9 
    mgc_reg_pos(12,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           3 
    mgc_reg_pos(13,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0          10 
    mgc_reg_pos(4,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_shift_l(1,0,4,12)                                    10.442     0.000     10.442            0.000 0.550          1           0 
    mgc_shift_l(1,0,4,13)                                    11.280     0.000     11.280            0.000 0.550          1           1 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                            0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                       
    TOTAL AREA (After Assignment):                         7662.992     1.000    601.000          117.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   7269.7          7791.0          7668.0        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           7269.7 (100%)   7786.0 (100%)   7663.0 (100%) 
      MUX:                 0.0           455.3   (6%)    336.7   (4%) 
      FUNC:             7269.7 (100%)   7209.7  (93%)   7197.3  (94%) 
      LOGIC:               0.0           121.0   (2%)    129.0   (2%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             5.0   (0%)      5.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             5.0 (100%)      5.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                           Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:twiddle_f.sva                    32         Y           Y      COMP_LOOP:twiddle_f.sva                               
    COMP_LOOP:twiddle_help.sva                 32         Y           Y      COMP_LOOP:twiddle_help.sva                            
    VEC_LOOP:j.sva                             32         Y           Y      VEC_LOOP:j.sva                                        
                                                                             VEC_LOOP:j.sva#1                                      
    VEC_LOOP:modulo_sub(return).sva            32         Y                  VEC_LOOP:modulo_sub(return).sva                       
                                                                             VEC_LOOP:mult(vec).sva                                
    factor1.sva                                32         Y           Y      factor1.sva                                           
    p.sva                                      32         Y           Y      p.sva                                                 
    twiddle:rsci.qa_d.bfwt(31:0)               32         Y           Y      twiddle:rsci.qa_d.bfwt(31:0)                          
    twiddle_h:rsci.qa_d.bfwt(31:0)             32         Y           Y      twiddle_h:rsci.qa_d.bfwt(31:0)                        
    vec:rsci.qa_d.bfwt(31:0)                   32         Y           Y      vec:rsci.qa_d.bfwt(31:0)                              
    vec:rsci.qa_d.bfwt(63:32)                  32         Y           Y      vec:rsci.qa_d.bfwt(63:32)                             
    STAGE_LOOP:lshift.psp.sva                  13         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    COMP_LOOP:k(12:0).sva(11:0)                12         Y           Y      COMP_LOOP:k(12:0).sva(11:0)                           
    VEC_LOOP:acc#1.cse.sva                     12         Y           Y      VEC_LOOP:acc#1.cse.sva                                
    VEC_LOOP:acc#10.cse.sva                    12         Y           Y      VEC_LOOP:acc#10.cse.sva                               
    STAGE_LOOP:i(3:0).sva                       4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    VEC_LOOP:slc(VEC_LOOP:acc)(20).itm          1         Y           Y      VEC_LOOP:slc(VEC_LOOP:acc)(20).itm                    
                                                                             run_ac_sync_tmp_dobj.sva                              
    complete:rsci.bcwt                          1                            complete:rsci.bcwt                                    
    core.wten.reg                               1                            core.wten.reg                                         
    reg(complete:rsci.oswt).cse                 1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#2).cse                        1         Y                  reg(ensig.cgo#2).cse                                  
    reg(ensig.cgo).cse                          1         Y                  reg(ensig.cgo).cse                                    
    reg(run:rsci.oswt).cse                      1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsci.oswt).cse                  1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse           1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt#1).cse                    1         Y                  reg(vec:rsci.oswt#1).cse                              
    reg(vec:rsci.oswt).cse                      1         Y                  reg(vec:rsci.oswt).cse                                
    run:rsci.bcwt                               1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                          1         Y           Y      run:rsci.ivld.bfwt                                    
    twiddle:rsci.bcwt                           1                            twiddle:rsci.bcwt                                     
    twiddle_h:rsci.bcwt                         1                            twiddle_h:rsci.bcwt                                   
    vec:rsci.bcwt                               1                            vec:rsci.bcwt                                         
    vec:rsci.bcwt#1                             1                            vec:rsci.bcwt#1                                       
                                                                                                                                   
    Total:                                    390            383         343 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.88) 
    
  Timing Report
    Critical Path
      Max Delay:  8.615601
      Slack:      1.3843990000000002
      
      Path                                                                                    Startpoint                                                                         Endpoint                               Delay  Slack  
      --------------------------------------------------------------------------------------- ---------------------------------------------------------------------------------- -------------------------------------- ------ ------
      1                                                                                       inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) inPlaceNTT_DIT_precomp:core/mult():cmp 8.6156 1.3844 
                                                                                                                                                                                                                                      
        Instance                                                                              Component                                                                                                                 Delta  Delay  
        --------                                                                              ---------                                                                                                                 -----  -----  
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)    mgc_reg_pos_1_0_0_1_1_0_0                                                                                                 0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.bcwt                                                                                                                                                    0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt                                                                                                                                 0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2                 mgc_not_1                                                                                                                 0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm                                                                                                                                       0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7                 mgc_and_1_2                                                                                                               0.5500 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                 0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5                 mgc_and_1_2                                                                                                               0.5500 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                 0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                    0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                   0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/if:or#2                    mgc_or_1_3                                                                                                                0.5500 1.9700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                               0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core/complete:rsci.wen_comp                                                                                                                                                              0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core:wait_dp/core.wen                                                                                                                                                                    0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                   mgc_and_1_2                                                                                                               0.5500 2.5200 
        inPlaceNTT_DIT_precomp:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                                     0.0000 2.5200 
        inPlaceNTT_DIT_precomp:core/mult():cmp.ccs_ccore_en                                                                                                                                                             0.0000 2.5200 
        inPlaceNTT_DIT_precomp:core/mult():cmp                                                mult                                                                                                                      0.0000 8.6156 
                                                                                                                                                                                                                                      
      2                                                                                       inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                inPlaceNTT_DIT_precomp:core/mult():cmp 8.6156 1.3844 
                                                                                                                                                                                                                                      
        Instance                                                                              Component                                                                                                                 Delta  Delay  
        --------                                                                              ---------                                                                                                                 -----  -----  
        inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                   mgc_reg_pos_1_0_0_1_1_1_1                                                                                                 0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt).cse                                                                                                                                                         0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.oswt                                                                                                                                                    0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt                                                                                                                                 0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7                 mgc_and_1_2                                                                                                               0.5500 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                 0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5                 mgc_and_1_2                                                                                                               0.5500 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                 0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                    0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                   0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/if:or#2                    mgc_or_1_3                                                                                                                0.5500 1.9700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                               0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core/complete:rsci.wen_comp                                                                                                                                                              0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core:wait_dp/core.wen                                                                                                                                                                    0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                   mgc_and_1_2                                                                                                               0.5500 2.5200 
        inPlaceNTT_DIT_precomp:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                                     0.0000 2.5200 
        inPlaceNTT_DIT_precomp:core/mult():cmp.ccs_ccore_en                                                                                                                                                             0.0000 2.5200 
        inPlaceNTT_DIT_precomp:core/mult():cmp                                                mult                                                                                                                      0.0000 8.6156 
                                                                                                                                                                                                                                      
      3                                                                                       inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy    inPlaceNTT_DIT_precomp:core/mult():cmp 7.7456 2.2544 
                                                                                                                                                                                                                                      
        Instance                                                                              Component                                                                                                                 Delta  Delay  
        --------                                                                              ---------                                                                                                                 -----  -----  
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy                                                                                                                                 0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5                 mgc_and_1_2                                                                                                               0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                 0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                    0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/if:or#2                    mgc_or_1_3                                                                                                                0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                               0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/complete:rsci.wen_comp                                                                                                                                                              0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/core.wen                                                                                                                                                                    0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                   mgc_and_1_2                                                                                                               0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                                     0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/mult():cmp.ccs_ccore_en                                                                                                                                                             0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/mult():cmp                                                mult                                                                                                                      0.8700 7.7456 
                                                                                                                                                                                                                                      
      4                                                                                       inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                inPlaceNTT_DIT_precomp:core/mult():cmp 7.5156 2.4844 
                                                                                                                                                                                                                                      
        Instance                                                                              Component                                                                                                                 Delta  Delay  
        --------                                                                              ---------                                                                                                                 -----  -----  
        inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                   mgc_reg_pos_1_0_0_1_1_1_1                                                                                                 0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt).cse                                                                                                                                                         0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.oswt                                                                                                                                                    0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.oswt                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/if:not#3                   mgc_not_1                                                                                                                 0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/if:not#3.itm                                                                                                                                         0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/if:or#2                    mgc_or_1_3                                                                                                                0.5500 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                               0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core/complete:rsci.wen_comp                                                                                                                                                              0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core:wait_dp/core.wen                                                                                                                                                                    0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                   mgc_and_1_2                                                                                                               0.5500 1.4200 
        inPlaceNTT_DIT_precomp:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                                     0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core/mult():cmp.ccs_ccore_en                                                                                                                                                             0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core/mult():cmp                                                mult                                                                                                                      1.1000 7.5156 
                                                                                                                                                                                                                                      
      5                                                                                       inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) inPlaceNTT_DIT_precomp:core/mult():cmp 7.5156 2.4844 
                                                                                                                                                                                                                                      
        Instance                                                                              Component                                                                                                                 Delta  Delay  
        --------                                                                              ---------                                                                                                                 -----  -----  
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)    mgc_reg_pos_1_0_0_1_1_0_0                                                                                                 0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/if:or#2                    mgc_or_1_3                                                                                                                0.5500 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                               0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core/complete:rsci.wen_comp                                                                                                                                                              0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core:wait_dp/core.wen                                                                                                                                                                    0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                   mgc_and_1_2                                                                                                               0.5500 1.4200 
        inPlaceNTT_DIT_precomp:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                                     0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core/mult():cmp.ccs_ccore_en                                                                                                                                                             0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core/mult():cmp                                                mult                                                                                                                      1.1000 7.5156 
                                                                                                                                                                                                                                      
      6                                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core/mult():cmp 7.1956 2.8044 
                                                                                                                                                                                                                                      
        Instance                                                                              Component                                                                                                                 Delta  Delay  
        --------                                                                              ---------                                                                                                                 -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                 inPlaceNTT_DIT_precomp:core_core:fsm                                                                                      0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#1                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#1.itm                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#49                                                     mgc_or_1_3                                                                                                                0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or#49.rmff                                                                                                                                                                          0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/ensig.cgo_iro#2                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4                                     mgc_or_1_2                                                                                                                0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4.itm                                                                                                                                                           0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                   mgc_and_1_2                                                                                                               0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                                     0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/mult():cmp.ccs_ccore_en                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/mult():cmp                                                mult                                                                                                                      1.4200 7.1956 
                                                                                                                                                                                                                                      
      7                                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core/mult():cmp 7.1956 2.8044 
                                                                                                                                                                                                                                      
        Instance                                                                              Component                                                                                                                 Delta  Delay  
        --------                                                                              ---------                                                                                                                 -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                 inPlaceNTT_DIT_precomp:core_core:fsm                                                                                      0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(8)#2                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(8)#2.itm                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#49                                                     mgc_or_1_3                                                                                                                0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or#49.rmff                                                                                                                                                                          0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/ensig.cgo_iro#2                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4                                     mgc_or_1_2                                                                                                                0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4.itm                                                                                                                                                           0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                   mgc_and_1_2                                                                                                               0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                                     0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/mult():cmp.ccs_ccore_en                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/mult():cmp                                                mult                                                                                                                      1.4200 7.1956 
                                                                                                                                                                                                                                      
      8                                                                                       inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core/mult():cmp 7.1956 2.8044 
                                                                                                                                                                                                                                      
        Instance                                                                              Component                                                                                                                 Delta  Delay  
        --------                                                                              ---------                                                                                                                 -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                 inPlaceNTT_DIT_precomp:core_core:fsm                                                                                      0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#2                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(6)#2.itm                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#49                                                     mgc_or_1_3                                                                                                                0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or#49.rmff                                                                                                                                                                          0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/ensig.cgo_iro#2                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4                                     mgc_or_1_2                                                                                                                0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4.itm                                                                                                                                                           0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                   mgc_and_1_2                                                                                                               0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                                     0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/mult():cmp.ccs_ccore_en                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/mult():cmp                                                mult                                                                                                                      1.4200 7.1956 
                                                                                                                                                                                                                                      
      9                                                                                       inPlaceNTT_DIT_precomp:core/reg(ensig.cgo#2)                                       inPlaceNTT_DIT_precomp:core/mult():cmp 6.9656 3.0344 
                                                                                                                                                                                                                                      
        Instance                                                                              Component                                                                                                                 Delta  Delay  
        --------                                                                              ---------                                                                                                                 -----  -----  
        inPlaceNTT_DIT_precomp:core/reg(ensig.cgo#2)                                          mgc_reg_pos_1_0_0_1_1_1_1                                                                                                 0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core/reg(ensig.cgo#2).cse                                                                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:wait_dp/ensig.cgo#2                                                                                                                                                                 0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4                                     mgc_or_1_2                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4.itm                                                                                                                                                           0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                   mgc_and_1_2                                                                                                               0.5500 0.8700 
        inPlaceNTT_DIT_precomp:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                                     0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core/mult():cmp.ccs_ccore_en                                                                                                                                                             0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core/mult():cmp                                                mult                                                                                                                      1.6500 6.9656 
                                                                                                                                                                                                                                      
      10                                                                                      inPlaceNTT_DIT_precomp:core/reg(p)                                                 inPlaceNTT_DIT_precomp:core/mult():cmp 6.4156 3.5844 
                                                                                                                                                                                                                                      
        Instance                                                                              Component                                                                                                                 Delta  Delay  
        --------                                                                              ---------                                                                                                                 -----  -----  
        inPlaceNTT_DIT_precomp:core/reg(p)                                                    mgc_reg_pos_32_0_0_0_0_1_1                                                                                                0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core/p.sva                                                                                                                                                                               0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:asn(reg(modulo_sub():cmp.m_rsc_dat).cse.pff)                                                                                                                               0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/VEC_LOOP:asn(reg(modulo_sub():cmp.m_rsc_dat).cse.pff).itm                                                                                                                           0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core/mult():cmp                                                mult                                                                                                                      0.0000 6.4156 
                                                                                                                                                                                                                                      
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                             Port                                                        Slack (Delay) Messages 
      ---------------------------------------------------------------------------------------------------- --------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIT_precomp:core/reg(run:rsci.oswt)                                                       slc(fsm_output)(0)#2.itm                                  10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt)                                                       or#33.rmff                                                 7.8000  2.2000          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt#1)                                                     slc(fsm_output)(4)#7.itm                                  10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.oswt)                                                   slc(fsm_output)(2)#3.itm                                  10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                                  and#62.itm                                                 6.9600  3.0400          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                            slc(fsm_output)(15)#6.itm                                 10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(ensig.cgo)                                                           or.dcpl#11                                                 7.4550  2.5450          
      inPlaceNTT_DIT_precomp:core/reg(ensig.cgo#2)                                                         or#49.rmff                                                 2.8044  7.1956          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                                                   STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                          8.5750  1.4250          
      inPlaceNTT_DIT_precomp:core/reg(p)                                                                   p:rsci.idat                                               10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:lshift.psp)                                               z.out#2                                                    4.2334  5.7666          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:k(12:0).sva(11:0))                                         COMP_LOOP:k:COMP_LOOP:k:and.itm                            6.9600  3.0400          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_help)                                              twiddle_h:rsci.qa_d.mxwt                                   7.5200  2.4800          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f)                                                 twiddle:rsci.qa_d.mxwt                                     7.5200  2.4800          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j)                                                          VEC_LOOP:VEC_LOOP:and.itm                                  7.5350  2.4650          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:slc(VEC_LOOP:acc)(20))                                      VEC_LOOP:VEC_LOOP:mux.itm                                  6.1650  3.8350          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#10)                                                     VEC_LOOP:acc#10.cse.sva#1                                  6.4450  3.5550          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#1)                                                      VEC_LOOP:acc#1.cse.sva:mx0w0                               8.0650  1.9350          
      inPlaceNTT_DIT_precomp:core/reg(factor1)                                                             VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm                 7.5200  2.4800          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:modulo_sub(return))                                         VEC_LOOP:mux#3.itm                                         7.4400  2.5600          
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                  if:nor.itm                                                 6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                             run:rsci.ivld                                              9.9200  0.0800          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                          VEC_LOOP:nor.itm                                           6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                        VEC_LOOP:nor#2.itm                                         6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)                     VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm                     7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1                   VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm                      7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)              COMP_LOOP:twiddle_f:nor.itm                                6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)#1       COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm       7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)        COMP_LOOP:twiddle_help:nor.itm                             6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)#1 COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm  7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                   if:nor#3.itm                                               6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:staller/reg(core.wten)                                                   not#1.itm                                                  8.0300  1.9700          
      inPlaceNTT_DIT_precomp                                                                               run:rsc.rdy                                                9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.adra                                               5.9450  4.0550          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.da                                                 9.1000  0.9000          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.wea                                                6.4300  3.5700          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.adrb                                               5.9450  4.0550          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.db                                                 9.1000  0.9000          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.web                                                6.4300  3.5700          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.triosy.lz                                          9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               p:rsc.triosy.lz                                            9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               r:rsc.triosy.lz                                            9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.adra                                           3.7334  6.2666          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.da                                             9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.wea                                            9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.adrb                                           3.7334  6.2666          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.db                                             9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.web                                            9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.triosy.lz                                      9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.adra                                         3.7334  6.2666          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.da                                           9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.wea                                          9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.adrb                                         3.7334  6.2666          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.db                                           9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.web                                          9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.triosy.lz                                    9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               complete:rsc.vld                                           9.1300  0.8700          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         4     1 
    -                                                        32     2 
    -                                                        21     1 
    -                                                        13     1 
    -                                                        12     2 
    and                                                               
    -                                                        32     1 
    -                                                         2     1 
    -                                                        12     1 
    -                                                         1    36 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                        13     1 
    modulo_add_09234dfffbf6bf3991e053db4676dd156036                   
    -                                                        32     1 
    modulo_sub_20f67d2a306b3300fd71db6974653bfb635e                   
    -                                                        32     1 
    mul                                                               
    -                                                        12     1 
    mult_2e4bc42889b304aeffa2245c869db4ef70c9                         
    -                                                        32     1 
    mux                                                               
    -                                                         4     3 
    -                                                        32     8 
    -                                                        20     1 
    -                                                        12     1 
    -                                                         1     2 
    mux1h                                                             
    -                                                        12     2 
    nand                                                              
    -                                                        12     1 
    -                                                         1     1 
    nor                                                               
    -                                                         1    19 
    not                                                               
    -                                                         4     2 
    -                                                        32     1 
    -                                                         1    27 
    or                                                                
    -                                                         1    13 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         4     1 
    -                                                        32    10 
    -                                                        13     1 
    -                                                        12     3 
    -                                                         1    17 
    
  End of Report
