{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@305:323@HdlStmProcess", "  end\nend\n\nassign sync = cmd_d1[7:0];\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0)\n    sdo_data_ready <= 1'b0;\n  else if (sdo_enabled == 1'b1 && first_bit == 1'b1 && trigger_tx == 1'b1 &&\n    transfer_active == 1'b1)\n    sdo_data_ready <= 1'b1;\n  else if (sdo_data_valid == 1'b1)\n    sdo_data_ready <= 1'b0;\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0)\n    sdi_data_valid <= 1'b0;\n  else if (sdi_enabled == 1'b1 && last_sdi_bit == 1'b1 && trigger_rx_s == 1'b1)\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@326:337", "    sdi_data_valid <= 1'b0;\nend\n\nwire io_ready1 = (sdi_data_valid == 1'b0 || sdi_data_ready == 1'b1) &&\n        (sdo_enabled == 1'b0 || last_transfer == 1'b1 || sdo_data_valid == 1'b1);\nwire io_ready2 = (sdi_enabled == 1'b0 || sdi_data_ready == 1'b1) &&\n        (sdo_enabled == 1'b0 || last_transfer == 1'b1 || sdo_data_valid == 1'b1);\n\nalways @(posedge clk) begin\n  if (idle == 1'b1) begin\n    last_transfer <= 1'b0;\n  end else if (trigger_tx == 1'b1 && transfer_active == 1'b1) begin\n"]], "Diff Content": {"Delete": [[313, "  else if (sdo_enabled == 1'b1 && first_bit == 1'b1 && trigger_tx == 1'b1 &&\n"], [314, "    transfer_active == 1'b1)\n"]], "Add": [[314, "  else if (sdo_enabled == 1'b1 && first_bit == 1'b1 && trigger_tx == 1'b1 && transfer_active == 1'b1)\n"]]}}