0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_time_domain_edit/ctr_ofdm/ctr_ofdm.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_time_domain_edit/ctr_ofdm/ctr_ofdm.srcs/sim_1/new/tb.v,1762986762,verilog,,,,tb,,,,,,,,
D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_time_domain_edit/ctr_ofdm/ctr_ofdm.srcs/sources_1/new/ctr_ofdm.v,1763237462,verilog,,D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_time_domain_edit/ctr_ofdm/ctr_ofdm.srcs/sim_1/new/tb.v,,ctr_fft;extend_valid_4096,,,,,,,,
