# Digital-electronics-1
## Repository of assignments from Digital electronics 1 computer lab
### Assignment 1
1. this repository
2. this *README.md*
3. styles in `Markdown`:
```VHDL
architecture testbench of tb_gates is

    -- Local signals
    signal s_a    : std_logic;
    signal s_b    : std_logic;
    signal s_for  : std_logic;
    signal s_fand : std_logic;
    signal s_fxor : std_logic;

begin
```
