# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CNN _kernel.srcs/sources_1/ip/image/sim/image.v" \
"../../../../CNN _kernel.srcs/sources_1/new/average_pooling.v" \
"../../../../CNN _kernel.srcs/sources_1/new/conv.v" \
"../../../../CNN _kernel.srcs/sources_1/new/image_input.v" \
"../../../../CNN _kernel.srcs/sources_1/new/test.v" \
"../../../../CNN _kernel.srcs/sim_1/new/test_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
