From 6d37e152ea6484df47e53f9fca4c7146b92fd99b Mon Sep 17 00:00:00 2001
From: Luo Chunbo <chunbo.luo@windriver.com>
Date: Tue, 18 May 2010 11:05:11 +0800
Subject: [PATCH 2/2] powerpc/mpc85xx: add EEPROM node for MPC8569MDS

There is a BOOT EEPROM at address 0x50 and a DDR SPD EERPOM
at the address 0x51. Add them into the I2C1 bus.

Signed-off-by: Luo Chunbo <chunbo.luo@windriver.com>
---
 arch/powerpc/boot/dts/mpc8569mds.dts |    8 ++++++++
 1 files changed, 8 insertions(+), 0 deletions(-)

diff --git a/arch/powerpc/boot/dts/mpc8569mds.dts b/arch/powerpc/boot/dts/mpc8569mds.dts
index 18a08d5..808ba7c 100644
--- a/arch/powerpc/boot/dts/mpc8569mds.dts
+++ b/arch/powerpc/boot/dts/mpc8569mds.dts
@@ -178,6 +178,14 @@
 				interrupt-parent = <&mpic>;
 				dfsrr;
 
+				eeprom@50 {
+					compatible = "at,24c32";
+					reg = <0x50>;
+				};
+				eeprom@51 {
+					compatible = "at,24c32";
+					reg = <0x51>;
+				};
 				rtc@68 {
 					compatible = "dallas,ds1374";
 					reg = <0x68>;
-- 
1.6.5.2

