// Seed: 2886179834
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_8;
  assign id_7 = -1;
  assign module_1.id_1 = 0;
  assign id_2 = 1 & id_6;
  assign id_7 = id_8;
endmodule
module module_1 (
    output tri1  id_0,
    output logic id_1
);
  always id_1 <= id_3;
  logic [7:0][1 'b0 : -1] id_4;
  bit id_5, id_6, id_7, id_8;
  reg id_9;
  assign id_3 = -1;
  assign id_7 = {id_9, id_8, -1, id_3, -1};
  wire id_10;
  wire id_11;
  assign id_6 = id_9;
  id_12(
      -1
  );
  assign id_8 = -1'b0;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_4,
      id_11,
      id_11,
      id_11,
      id_4
  );
endmodule
