{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583265826568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583265826572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 15:03:46 2020 " "Processing started: Tue Mar 03 15:03:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583265826572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265826572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cinnabon_fpga -c cinnabon_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off cinnabon_fpga -c cinnabon_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265826572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583265827707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583265827707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ramwriter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ramwriter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramwriter " "Found entity 1: ramwriter" {  } { { "src/ramwriter.v" "" { Text "D:/cinnabon_fpga/src/ramwriter.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265836806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265836806 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adcproc.v(90) " "Verilog HDL information at adcproc.v(90): always construct contains both blocking and non-blocking assignments" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1583265836806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adcproc.v 2 2 " "Found 2 design units, including 2 entities, in source file src/adcproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adcproc " "Found entity 1: adcproc" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265836806 ""} { "Info" "ISGN_ENTITY_NAME" "2 adcraw " "Found entity 2: adcraw" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265836806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265836806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/bram1/bram1.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/bram1/bram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram1 " "Found entity 1: bram1" {  } { { "cores/bram1/bram1.v" "" { Text "D:/cinnabon_fpga/cores/bram1/bram1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265836807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265836807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/add/add.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/add/add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "cores/add/add.v" "" { Text "D:/cinnabon_fpga/cores/add/add.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265836809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265836809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265836810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265836810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "cores/nco/synthesis/nco.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/nco.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265836812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265836812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_madx_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_madx_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_madx_cen " "Found entity 1: asj_nco_madx_cen" {  } { { "cores/nco/synthesis/submodules/asj_nco_madx_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_madx_cen.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265836898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265836898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_mady_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_mady_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mady_cen " "Found entity 1: asj_nco_mady_cen" {  } { { "cores/nco/synthesis/submodules/asj_nco_mady_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_mady_cen.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265836965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265836965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "cores/nco/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "cores/nco/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_mob_w.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_mob_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_w " "Found entity 1: asj_nco_mob_w" {  } { { "cores/nco/synthesis/submodules/asj_nco_mob_w.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_mob_w.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "cores/nco/synthesis/submodules/asj_dxx_g.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "cores/nco/synthesis/submodules/asj_dxx.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_dp_cen " "Found entity 1: asj_nco_as_m_dp_cen" {  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "cores/nco/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_gam_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_gam_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gam_dp " "Found entity 1: asj_gam_dp" {  } { { "cores/nco/synthesis/submodules/asj_gam_dp.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_gam_dp.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_derot.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_derot.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_derot " "Found entity 1: asj_nco_derot" {  } { { "cores/nco/synthesis/submodules/asj_nco_derot.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_derot.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_nco_ii_0 " "Found entity 1: nco_nco_ii_0" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys " "Found entity 1: cinnabon_fpga_qsys" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_irq_mapper " "Found entity 1: cinnabon_fpga_qsys_irq_mapper" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_irq_mapper.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837762 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837801 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837801 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837801 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837801 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265837817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265837832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837865 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265837869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265837869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1_router_001_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1_router_001_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837870 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_1_router_001 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_1_router_001" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265837871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265837871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1_router_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1_router_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837872 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_1_router " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_1_router" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux_002" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265837999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265837999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265838016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265838016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_007_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_007_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838017 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router_007 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router_007" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265838019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265838019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_006_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838020 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router_006 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router_006" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265838021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265838021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_005_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_005_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838022 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router_005 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router_005" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265838023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265838023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838024 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router_003 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router_003" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265838032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265838032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838033 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router_001 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router_001" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265838034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265838034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838035 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v 19 19 " "Found 19 design units, including 19 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 1: control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 3: descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 4: descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""} { "Info" "ISGN_ENTITY_NAME" "5 cinnabon_fpga_qsys_sgdma_chain " "Found entity 5: cinnabon_fpga_qsys_sgdma_chain" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 943 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""} { "Info" "ISGN_ENTITY_NAME" "6 cinnabon_fpga_qsys_sgdma_command_grabber " "Found entity 6: cinnabon_fpga_qsys_sgdma_command_grabber" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""} { "Info" "ISGN_ENTITY_NAME" "7 cinnabon_fpga_qsys_sgdma_m_read " "Found entity 7: cinnabon_fpga_qsys_sgdma_m_read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""} { "Info" "ISGN_ENTITY_NAME" "8 cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo " "Found entity 8: cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""} { "Info" "ISGN_ENTITY_NAME" "9 cinnabon_fpga_qsys_sgdma_m_readfifo " "Found entity 9: cinnabon_fpga_qsys_sgdma_m_readfifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""} { "Info" "ISGN_ENTITY_NAME" "10 sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 10: sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""} { "Info" "ISGN_ENTITY_NAME" "11 thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 11: thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""} { "Info" "ISGN_ENTITY_NAME" "12 sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 12: sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""} { "Info" "ISGN_ENTITY_NAME" "13 byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 13: byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""} { "Info" "ISGN_ENTITY_NAME" "14 cinnabon_fpga_qsys_sgdma_m_write " "Found entity 14: cinnabon_fpga_qsys_sgdma_m_write" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""} { "Info" "ISGN_ENTITY_NAME" "15 cinnabon_fpga_qsys_sgdma_command_fifo " "Found entity 15: cinnabon_fpga_qsys_sgdma_command_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""} { "Info" "ISGN_ENTITY_NAME" "16 cinnabon_fpga_qsys_sgdma_desc_address_fifo " "Found entity 16: cinnabon_fpga_qsys_sgdma_desc_address_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2515 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""} { "Info" "ISGN_ENTITY_NAME" "17 cinnabon_fpga_qsys_sgdma_status_token_fifo " "Found entity 17: cinnabon_fpga_qsys_sgdma_status_token_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2578 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""} { "Info" "ISGN_ENTITY_NAME" "18 cinnabon_fpga_qsys_sgdma_stream_fifo " "Found entity 18: cinnabon_fpga_qsys_sgdma_stream_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2641 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""} { "Info" "ISGN_ENTITY_NAME" "19 cinnabon_fpga_qsys_sgdma " "Found entity 19: cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_pio_0 " "Found entity 1: cinnabon_fpga_qsys_pio_0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pio_0.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_pcie_ip " "Found entity 1: cinnabon_fpga_qsys_pcie_ip" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838089 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1583265838098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838099 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1583265838106 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1583265838106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_100_250.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_125_250.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8 " "Found entity 1: cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838181 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_pcie_ip_altgx_internal " "Found entity 2: cinnabon_fpga_qsys_pcie_ip_altgx_internal" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838211 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838211 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838211 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 4140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_clksync.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(172) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265838369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583265838369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_onchip_memory " "Found entity 1: cinnabon_fpga_qsys_onchip_memory" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for \"pipe_mode_int\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1583265838372 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ack altpciexpav_stif_app.v(676) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(676): created implicit net for \"txrp_tlp_ack\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 676 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1583265838372 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cinnabon_fpga_qsys_sgdma.v(1472) " "Verilog HDL or VHDL warning at cinnabon_fpga_qsys_sgdma.v(1472): conditional expression evaluates to a constant" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1472 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1583265838428 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cinnabon_fpga.v 4 4 " "Using design file cinnabon_fpga.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga " "Found entity 1: cinnabon_fpga" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838570 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkdiv " "Found entity 2: clkdiv" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838570 ""} { "Info" "ISGN_ENTITY_NAME" "3 adcqreader " "Found entity 3: adcqreader" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 411 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838570 ""} { "Info" "ISGN_ENTITY_NAME" "4 heart_beat " "Found entity 4: heart_beat" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838570 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583265838570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cinnabon_fpga " "Elaborating entity \"cinnabon_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583265838574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phasinc1 cinnabon_fpga.v(246) " "Verilog HDL or VHDL warning at cinnabon_fpga.v(246): object \"phasinc1\" assigned a value but never read" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265838575 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phasinc2 cinnabon_fpga.v(247) " "Verilog HDL or VHDL warning at cinnabon_fpga.v(247): object \"phasinc2\" assigned a value but never read" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265838575 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG cinnabon_fpga.v(18) " "Output port \"LEDG\" at cinnabon_fpga.v(18) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838577 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3..1\] cinnabon_fpga.v(19) " "Output port \"LEDR\[3..1\]\" at cinnabon_fpga.v(19) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838577 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 cinnabon_fpga.v(28) " "Output port \"HEX0\" at cinnabon_fpga.v(28) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838577 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 cinnabon_fpga.v(29) " "Output port \"HEX1\" at cinnabon_fpga.v(29) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838577 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 cinnabon_fpga.v(30) " "Output port \"HEX2\" at cinnabon_fpga.v(30) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838577 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 cinnabon_fpga.v(31) " "Output port \"HEX3\" at cinnabon_fpga.v(31) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838577 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 cinnabon_fpga.v(32) " "Output port \"HEX4\" at cinnabon_fpga.v(32) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838577 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 cinnabon_fpga.v(33) " "Output port \"HEX5\" at cinnabon_fpga.v(33) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838577 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 cinnabon_fpga.v(34) " "Output port \"HEX6\" at cinnabon_fpga.v(34) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838577 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 cinnabon_fpga.v(35) " "Output port \"HEX7\" at cinnabon_fpga.v(35) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838578 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR cinnabon_fpga.v(51) " "Output port \"DRAM_ADDR\" at cinnabon_fpga.v(51) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838578 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA cinnabon_fpga.v(52) " "Output port \"DRAM_BA\" at cinnabon_fpga.v(52) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838578 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM cinnabon_fpga.v(58) " "Output port \"DRAM_DQM\" at cinnabon_fpga.v(58) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838578 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_BE cinnabon_fpga.v(66) " "Output port \"SSRAM_BE\" at cinnabon_fpga.v(66) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838578 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FS_ADDR cinnabon_fpga.v(83) " "Output port \"FS_ADDR\" at cinnabon_fpga.v(83) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838578 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT cinnabon_fpga.v(15) " "Output port \"SMA_CLKOUT\" at cinnabon_fpga.v(15) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838578 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN cinnabon_fpga.v(39) " "Output port \"LCD_EN\" at cinnabon_fpga.v(39) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838578 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON cinnabon_fpga.v(40) " "Output port \"LCD_ON\" at cinnabon_fpga.v(40) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838578 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS cinnabon_fpga.v(41) " "Output port \"LCD_RS\" at cinnabon_fpga.v(41) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838578 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW cinnabon_fpga.v(42) " "Output port \"LCD_RW\" at cinnabon_fpga.v(42) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838578 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK cinnabon_fpga.v(45) " "Output port \"SD_CLK\" at cinnabon_fpga.v(45) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838578 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N cinnabon_fpga.v(53) " "Output port \"DRAM_CAS_N\" at cinnabon_fpga.v(53) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838578 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE cinnabon_fpga.v(54) " "Output port \"DRAM_CKE\" at cinnabon_fpga.v(54) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838578 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK cinnabon_fpga.v(55) " "Output port \"DRAM_CLK\" at cinnabon_fpga.v(55) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838578 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N cinnabon_fpga.v(56) " "Output port \"DRAM_CS_N\" at cinnabon_fpga.v(56) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838578 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N cinnabon_fpga.v(59) " "Output port \"DRAM_RAS_N\" at cinnabon_fpga.v(59) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838578 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N cinnabon_fpga.v(60) " "Output port \"DRAM_WE_N\" at cinnabon_fpga.v(60) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838578 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSC_N cinnabon_fpga.v(63) " "Output port \"SSRAM_ADSC_N\" at cinnabon_fpga.v(63) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838579 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSP_N cinnabon_fpga.v(64) " "Output port \"SSRAM_ADSP_N\" at cinnabon_fpga.v(64) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838579 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADV_N cinnabon_fpga.v(65) " "Output port \"SSRAM_ADV_N\" at cinnabon_fpga.v(65) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838579 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_CLK cinnabon_fpga.v(67) " "Output port \"SSRAM_CLK\" at cinnabon_fpga.v(67) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838579 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_GW_N cinnabon_fpga.v(68) " "Output port \"SSRAM_GW_N\" at cinnabon_fpga.v(68) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838579 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_OE_N cinnabon_fpga.v(69) " "Output port \"SSRAM_OE_N\" at cinnabon_fpga.v(69) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838579 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_WE_N cinnabon_fpga.v(70) " "Output port \"SSRAM_WE_N\" at cinnabon_fpga.v(70) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838579 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM0_CE_N cinnabon_fpga.v(71) " "Output port \"SSRAM0_CE_N\" at cinnabon_fpga.v(71) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838579 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM1_CE_N cinnabon_fpga.v(72) " "Output port \"SSRAM1_CE_N\" at cinnabon_fpga.v(72) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838579 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N cinnabon_fpga.v(75) " "Output port \"FL_CE_N\" at cinnabon_fpga.v(75) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838579 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N cinnabon_fpga.v(76) " "Output port \"FL_OE_N\" at cinnabon_fpga.v(76) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838579 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RESET_N cinnabon_fpga.v(77) " "Output port \"FL_RESET_N\" at cinnabon_fpga.v(77) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838579 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N cinnabon_fpga.v(79) " "Output port \"FL_WE_N\" at cinnabon_fpga.v(79) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838579 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N cinnabon_fpga.v(80) " "Output port \"FL_WP_N\" at cinnabon_fpga.v(80) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838579 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_ADA_SCL cinnabon_fpga.v(97) " "Output port \"HSMC_ADA_SCL\" at cinnabon_fpga.v(97) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838580 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "POWER_ON cinnabon_fpga.v(117) " "Output port \"POWER_ON\" at cinnabon_fpga.v(117) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265838580 "|cinnabon_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco nco:u0k " "Elaborating entity \"nco\" for hierarchy \"nco:u0k\"" {  } { { "cinnabon_fpga.v" "u0k" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265838598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco_nco_ii_0 nco:u0k\|nco_nco_ii_0:nco_ii_0 " "Elaborating entity \"nco_nco_ii_0\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\"" {  } { { "cores/nco/synthesis/nco.v" "nco_ii_0" { Text "D:/cinnabon_fpga/cores/nco/synthesis/nco.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265838611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "ux000" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265838667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "cores/nco/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265838740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "cores/nco/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265838755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265838755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265838755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265838755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265838755 ""}  } { { "cores/nco/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265838755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p8i " "Found entity 1: add_sub_p8i" {  } { { "db/add_sub_p8i.tdf" "" { Text "D:/cinnabon_fpga/db/add_sub_p8i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265838794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265838794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p8i nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_p8i:auto_generated " "Elaborating entity \"add_sub_p8i\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_p8i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265838796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "ux001" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265838841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_dxx:ux002\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "ux002" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265838922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "ux0219" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gam_dp nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_gam_dp:ux008 " "Elaborating entity \"asj_gam_dp\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_gam_dp:ux008\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "ux008" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_dp_cen nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220 " "Elaborating entity \"asj_nco_as_m_dp_cen\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "ux0220" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "altsyncram_component" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Instantiated megafunction \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_nco_ii_0_sin_c.hex " "Parameter \"init_file\" = \"nco_nco_ii_0_sin_c.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839244 ""}  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265839244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1882.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1882.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1882 " "Found entity 1: altsyncram_1882" {  } { { "db/altsyncram_1882.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1882.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265839286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265839286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1882 nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_1882:auto_generated " "Elaborating entity \"altsyncram_1882\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_1882:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "ux0122" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_nco_ii_0_sin_f.hex " "Parameter \"init_file\" = \"nco_nco_ii_0_sin_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839433 ""}  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265839433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kv91 " "Found entity 1: altsyncram_kv91" {  } { { "db/altsyncram_kv91.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_kv91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265839476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265839476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kv91 nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_kv91:auto_generated " "Elaborating entity \"altsyncram_kv91\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_kv91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "ux0123" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_nco_ii_0_cos_f.hex " "Parameter \"init_file\" = \"nco_nco_ii_0_cos_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839576 ""}  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265839576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fv91 " "Found entity 1: altsyncram_fv91" {  } { { "db/altsyncram_fv91.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_fv91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265839617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265839617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fv91 nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_fv91:auto_generated " "Elaborating entity \"altsyncram_fv91\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_fv91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_madx_cen nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1 " "Elaborating entity \"asj_nco_madx_cen\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "m1" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mady_cen nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0 " "Elaborating entity \"asj_nco_mady_cen\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "m0" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_derot nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_derot:ux0136 " "Elaborating entity \"asj_nco_derot\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_derot:ux0136\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "ux0136" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_w nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0 " "Elaborating entity \"asj_nco_mob_w\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "blk0" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_mob_w.v" "lpm_add_sub_component" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_mob_w.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265839996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265839996 ""}  } { { "cores/nco/synthesis/submodules/asj_nco_mob_w.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265839996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ftk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ftk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ftk " "Found entity 1: add_sub_ftk" {  } { { "db/add_sub_ftk.tdf" "" { Text "D:/cinnabon_fpga/db/add_sub_ftk.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265840036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265840036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ftk nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_ftk:auto_generated " "Elaborating entity \"add_sub_ftk\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_ftk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "ux710isdr" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840323 ""}  } { { "cores/nco/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265840323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_40j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_40j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_40j " "Found entity 1: cntr_40j" {  } { { "db/cntr_40j.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_40j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265840364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265840364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_40j nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_40j:auto_generated " "Elaborating entity \"cntr_40j\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_40j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_100 " "Elaborating entity \"pll\" for hierarchy \"pll:pll_100\"" {  } { { "cinnabon_fpga.v" "pll_100" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_100\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_100\|altpll:altpll_component\"" {  } { { "cores/pll/pll.v" "altpll_component" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_100\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_100\|altpll:altpll_component\"" {  } { { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_100\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_100\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840442 ""}  } { { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265840442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265840486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265840486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcproc adcproc:uuu " "Elaborating entity \"adcproc\" for hierarchy \"adcproc:uuu\"" {  } { { "cinnabon_fpga.v" "uuu" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 adcproc.v(32) " "Verilog HDL assignment warning at adcproc.v(32): truncated value with size 32 to match size of target (14)" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265840498 "|cinnabon_fpga|adcproc:uuu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_nreset adcproc.v(37) " "Verilog HDL Always Construct warning at adcproc.v(37): variable \"i_nreset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1583265840498 "|cinnabon_fpga|adcproc:uuu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw_address adcproc.v(40) " "Verilog HDL Always Construct warning at adcproc.v(40): variable \"rw_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1583265840498 "|cinnabon_fpga|adcproc:uuu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 adcproc.v(40) " "Verilog HDL assignment warning at adcproc.v(40): truncated value with size 32 to match size of target (14)" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265840499 "|cinnabon_fpga|adcproc:uuu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram1 adcproc:uuu\|bram1:bram1_inst " "Elaborating entity \"bram1\" for hierarchy \"adcproc:uuu\|bram1:bram1_inst\"" {  } { { "src/adcproc.v" "bram1_inst" { Text "D:/cinnabon_fpga/src/adcproc.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adcproc:uuu\|bram1:bram1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"adcproc:uuu\|bram1:bram1_inst\|altsyncram:altsyncram_component\"" {  } { { "cores/bram1/bram1.v" "altsyncram_component" { Text "D:/cinnabon_fpga/cores/bram1/bram1.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adcproc:uuu\|bram1:bram1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"adcproc:uuu\|bram1:bram1_inst\|altsyncram:altsyncram_component\"" {  } { { "cores/bram1/bram1.v" "" { Text "D:/cinnabon_fpga/cores/bram1/bram1.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adcproc:uuu\|bram1:bram1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"adcproc:uuu\|bram1:bram1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840551 ""}  } { { "cores/bram1/bram1.v" "" { Text "D:/cinnabon_fpga/cores/bram1/bram1.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265840551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oij1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oij1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oij1 " "Found entity 1: altsyncram_oij1" {  } { { "db/altsyncram_oij1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_oij1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265840599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265840599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oij1 adcproc:uuu\|bram1:bram1_inst\|altsyncram:altsyncram_component\|altsyncram_oij1:auto_generated " "Elaborating entity \"altsyncram_oij1\" for hierarchy \"adcproc:uuu\|bram1:bram1_inst\|altsyncram:altsyncram_component\|altsyncram_oij1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcraw adcproc:uuu\|adcraw:adcraw_inst " "Elaborating entity \"adcraw\" for hierarchy \"adcproc:uuu\|adcraw:adcraw_inst\"" {  } { { "src/adcproc.v" "adcraw_inst" { Text "D:/cinnabon_fpga/src/adcproc.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 adcproc.v(135) " "Verilog HDL assignment warning at adcproc.v(135): truncated value with size 32 to match size of target (14)" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265840638 "|cinnabon_fpga|adcproc:uuu|adcraw:adcraw_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_odata adcproc.v(90) " "Verilog HDL Always Construct warning at adcproc.v(90): inferring latch(es) for variable \"r_odata\", which holds its previous value in one or more paths through the always construct" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1583265840639 "|cinnabon_fpga|adcproc:uuu|adcraw:adcraw_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[14\] adcproc.v(90) " "Inferred latch for \"r_odata\[14\]\" at adcproc.v(90)" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265840641 "|cinnabon_fpga|adcproc:uuu|adcraw:adcraw_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[15\] adcproc.v(90) " "Inferred latch for \"r_odata\[15\]\" at adcproc.v(90)" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265840642 "|cinnabon_fpga|adcproc:uuu|adcraw:adcraw_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[30\] adcproc.v(90) " "Inferred latch for \"r_odata\[30\]\" at adcproc.v(90)" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265840642 "|cinnabon_fpga|adcproc:uuu|adcraw:adcraw_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[31\] adcproc.v(90) " "Inferred latch for \"r_odata\[31\]\" at adcproc.v(90)" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265840642 "|cinnabon_fpga|adcproc:uuu|adcraw:adcraw_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[46\] adcproc.v(90) " "Inferred latch for \"r_odata\[46\]\" at adcproc.v(90)" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265840642 "|cinnabon_fpga|adcproc:uuu|adcraw:adcraw_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[47\] adcproc.v(90) " "Inferred latch for \"r_odata\[47\]\" at adcproc.v(90)" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265840642 "|cinnabon_fpga|adcproc:uuu|adcraw:adcraw_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[62\] adcproc.v(90) " "Inferred latch for \"r_odata\[62\]\" at adcproc.v(90)" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265840642 "|cinnabon_fpga|adcproc:uuu|adcraw:adcraw_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[63\] adcproc.v(90) " "Inferred latch for \"r_odata\[63\]\" at adcproc.v(90)" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265840642 "|cinnabon_fpga|adcproc:uuu|adcraw:adcraw_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys cinnabon_fpga_qsys:u0 " "Elaborating entity \"cinnabon_fpga_qsys\" for hierarchy \"cinnabon_fpga_qsys:u0\"" {  } { { "cinnabon_fpga.v" "u0" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_onchip_memory cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory " "Elaborating entity \"cinnabon_fpga_qsys_onchip_memory\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "onchip_memory" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" "the_altsyncram" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cinnabon_fpga_qsys_onchip_memory.hex " "Parameter \"init_file\" = \"cinnabon_fpga_qsys_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 8 " "Parameter \"width_byteena_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265840754 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265840754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5n42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5n42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5n42 " "Found entity 1: altsyncram_5n42" {  } { { "db/altsyncram_5n42.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_5n42.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265840820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265840820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5n42 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_5n42:auto_generated " "Elaborating entity \"altsyncram_5n42\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_5n42:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265840821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_d0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d0b " "Found entity 1: decode_d0b" {  } { { "db/decode_d0b.tdf" "" { Text "D:/cinnabon_fpga/db/decode_d0b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265841699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265841699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_d0b cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_5n42:auto_generated\|decode_d0b:decode2 " "Elaborating entity \"decode_d0b\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_5n42:auto_generated\|decode_d0b:decode2\"" {  } { { "db/altsyncram_5n42.tdf" "decode2" { Text "D:/cinnabon_fpga/db/altsyncram_5n42.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265841700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fsb " "Found entity 1: mux_fsb" {  } { { "db/mux_fsb.tdf" "" { Text "D:/cinnabon_fpga/db/mux_fsb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265841746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265841746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fsb cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_5n42:auto_generated\|mux_fsb:mux4 " "Elaborating entity \"mux_fsb\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_5n42:auto_generated\|mux_fsb:mux4\"" {  } { { "db/altsyncram_5n42.tdf" "mux4" { Text "D:/cinnabon_fpga/db/altsyncram_5n42.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265841747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_pcie_ip cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip " "Elaborating entity \"cinnabon_fpga_qsys_pcie_ip\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "pcie_ip" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265841833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b_qsys cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip " "Elaborating entity \"altpcie_hip_pipen1b_qsys\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "pcie_internal_hip" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265841889 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pm_event_sopc altpcie_hip_pipen1b_qsys.v(801) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(801): object pm_event_sopc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 801 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841897 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pme_to_cr_sopc altpcie_hip_pipen1b_qsys.v(803) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(803): object pme_to_cr_sopc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 803 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841897 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlctrllink2 altpcie_hip_pipen1b_qsys.v(817) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(817): object sopc_dlctrllink2 used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 817 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841897 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dldataupfc altpcie_hip_pipen1b_qsys.v(818) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(818): object sopc_dldataupfc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 818 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841897 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlhdrupfc altpcie_hip_pipen1b_qsys.v(819) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(819): object sopc_dlhdrupfc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 819 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841898 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlinhdllp altpcie_hip_pipen1b_qsys.v(820) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(820): object sopc_dlinhdllp used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 820 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841898 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphycfg altpcie_hip_pipen1b_qsys.v(821) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(821): object sopc_dlreqphycfg used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 821 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841898 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphypm altpcie_hip_pipen1b_qsys.v(822) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(822): object sopc_dlreqphypm used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 822 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841898 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrequpfc altpcie_hip_pipen1b_qsys.v(823) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(823): object sopc_dlrequpfc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 823 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841898 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqwake altpcie_hip_pipen1b_qsys.v(824) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(824): object sopc_dlreqwake used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 824 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841898 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrxecrcchk altpcie_hip_pipen1b_qsys.v(825) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(825): object sopc_dlrxecrcchk used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 825 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841898 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlsndupfc altpcie_hip_pipen1b_qsys.v(826) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(826): object sopc_dlsndupfc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 826 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841898 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxcfgextsy altpcie_hip_pipen1b_qsys.v(827) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(827): object sopc_dltxcfgextsy used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 827 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841898 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxreqpm altpcie_hip_pipen1b_qsys.v(828) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(828): object sopc_dltxreqpm used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 828 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841898 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxtyppm altpcie_hip_pipen1b_qsys.v(829) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(829): object sopc_dltxtyppm used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 829 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841898 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltypupfc altpcie_hip_pipen1b_qsys.v(830) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(830): object sopc_dltypupfc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 830 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841898 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidmap altpcie_hip_pipen1b_qsys.v(831) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(831): object sopc_dlvcidmap used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 831 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841898 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidupfc altpcie_hip_pipen1b_qsys.v(832) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(832): object sopc_dlvcidupfc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 832 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841898 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swdn_in_sopc altpcie_hip_pipen1b_qsys.v(838) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(838): object swdn_in_sopc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 838 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841898 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swup_in_sopc altpcie_hip_pipen1b_qsys.v(840) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(840): object swup_in_sopc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 840 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265841898 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt4gxb_reset_controller cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0 " "Elaborating entity \"alt4gxb_reset_controller\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "g_reset_controller.alt4gxb_reset_controller0" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265842014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_pcie_reconfig_bridge0" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265842040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(236) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(236): truncated value with size 32 to match size of target (7)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265842042 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(242) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(242): truncated value with size 32 to match size of target (7)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265842042 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(368) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(368): truncated value with size 32 to match size of target (5)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265842044 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(369) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(369): truncated value with size 32 to match size of target (5)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265842044 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pcie_reconfig_bridge.v(381) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(381): truncated value with size 32 to match size of target (8)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265842044 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_app cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge " "Elaborating entity \"altpciexpav_stif_app\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "avalon_stream_hip_qsys.avalon_bridge" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265842075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_app.v(270) " "Verilog HDL assignment warning at altpciexpav_stif_app.v(270): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265842079 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_app.v(421) " "Verilog HDL Case Statement information at altpciexpav_stif_app.v(421): all case item expressions in this case statement are onehot" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 421 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583265842081 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx " "Elaborating entity \"altpciexpav_stif_rx\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "rx" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265842195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_cntrl cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl " "Elaborating entity \"altpciexpav_stif_rx_cntrl\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265842252 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_eop_reg altpciexpav_stif_rx_cntrl.v(289) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(289): object \"rx_eop_reg\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265842257 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_rx_cntrl.v(618) " "Verilog HDL Case Statement information at altpciexpav_stif_rx_cntrl.v(618): all case item expressions in this case statement are onehot" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 618 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583265842262 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_rx_cntrl.v(1030) " "Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(1030): truncated value with size 32 to match size of target (6)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 1030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265842268 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "rx_input_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265842506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265842523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265842523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265842523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12 " "Parameter \"lpm_numwords\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265842523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265842523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265842523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 82 " "Parameter \"lpm_width\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265842523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265842523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265842523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265842523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265842523 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265842523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9j31 " "Found entity 1: scfifo_9j31" {  } { { "db/scfifo_9j31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_9j31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265842559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265842559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9j31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated " "Elaborating entity \"scfifo_9j31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265842560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gp31 " "Found entity 1: a_dpfifo_gp31" {  } { { "db/a_dpfifo_gp31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_gp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265842575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265842575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gp31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo " "Elaborating entity \"a_dpfifo_gp31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\"" {  } { { "db/scfifo_9j31.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_9j31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265842576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_heh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_heh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_heh1 " "Found entity 1: altsyncram_heh1" {  } { { "db/altsyncram_heh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_heh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265842637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265842637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_heh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram " "Elaborating entity \"altsyncram_heh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\"" {  } { { "db/a_dpfifo_gp31.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_gp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265842638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b09 " "Found entity 1: cmpr_b09" {  } { { "db/cmpr_b09.tdf" "" { Text "D:/cinnabon_fpga/db/cmpr_b09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265842713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265842713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_gp31.tdf" "almost_full_comparer" { Text "D:/cinnabon_fpga/db/a_dpfifo_gp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265842714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison " "Elaborating entity \"cmpr_b09\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison\"" {  } { { "db/a_dpfifo_gp31.tdf" "two_comparison" { Text "D:/cinnabon_fpga/db/a_dpfifo_gp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265842729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_orb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_orb " "Found entity 1: cntr_orb" {  } { { "db/cntr_orb.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_orb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265842770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265842770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_orb cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb " "Elaborating entity \"cntr_orb\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gp31.tdf" "rd_ptr_msb" { Text "D:/cinnabon_fpga/db/a_dpfifo_gp31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265842771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5s7 " "Found entity 1: cntr_5s7" {  } { { "db/cntr_5s7.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_5s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265842820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265842820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5s7 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter " "Elaborating entity \"cntr_5s7\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter\"" {  } { { "db/a_dpfifo_gp31.tdf" "usedw_counter" { Text "D:/cinnabon_fpga/db/a_dpfifo_gp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265842821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_prb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265842865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265842865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr " "Elaborating entity \"cntr_prb\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr\"" {  } { { "db/a_dpfifo_gp31.tdf" "wr_ptr" { Text "D:/cinnabon_fpga/db/a_dpfifo_gp31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265842867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_p2a_addrtrans cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans " "Elaborating entity \"altpciexpav_stif_p2a_addrtrans\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "p2a_addr_trans" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265842884 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(71) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583265842885 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(93) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583265842886 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "pndgtxrd_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 57 " "Parameter \"lpm_width\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843080 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265843080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fj31 " "Found entity 1: scfifo_fj31" {  } { { "db/scfifo_fj31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_fj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265843119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265843119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fj31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated " "Elaborating entity \"scfifo_fj31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mp31 " "Found entity 1: a_dpfifo_mp31" {  } { { "db/a_dpfifo_mp31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_mp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265843138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265843138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mp31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo " "Elaborating entity \"a_dpfifo_mp31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\"" {  } { { "db/scfifo_fj31.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_fj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_leh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_leh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_leh1 " "Found entity 1: altsyncram_leh1" {  } { { "db/altsyncram_leh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_leh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265843202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265843202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_leh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram " "Elaborating entity \"altsyncram_leh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\"" {  } { { "db/a_dpfifo_mp31.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_mp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_mp31.tdf" "almost_full_comparer" { Text "D:/cinnabon_fpga/db/a_dpfifo_mp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_resp cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp " "Elaborating entity \"altpciexpav_stif_rx_resp\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborating entity \"altsyncram\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 66 " "Parameter \"width_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 66 " "Parameter \"width_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843307 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265843307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tl1 " "Found entity 1: altsyncram_5tl1" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_5tl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265843354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265843354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tl1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated " "Elaborating entity \"altsyncram_5tl1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx " "Elaborating entity \"altpciexpav_stif_tx\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "tx" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txavl_cntrl cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl " "Elaborating entity \"altpciexpav_stif_txavl_cntrl\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txavl" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843448 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txavl_cntrl.v(460) " "Verilog HDL Case Statement information at altpciexpav_stif_txavl_cntrl.v(460): all case item expressions in this case statement are onehot" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 460 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583265843454 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "pendingrd_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265843655 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265843655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s031 " "Found entity 1: scfifo_s031" {  } { { "db/scfifo_s031.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_s031.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265843692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265843692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s031 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated " "Elaborating entity \"scfifo_s031\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3731 " "Found entity 1: a_dpfifo_3731" {  } { { "db/a_dpfifo_3731.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_3731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265843716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265843716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3731 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo " "Elaborating entity \"a_dpfifo_3731\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\"" {  } { { "db/scfifo_s031.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_s031.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vdh1 " "Found entity 1: altsyncram_vdh1" {  } { { "db/altsyncram_vdh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_vdh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265843764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265843764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vdh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_vdh1:FIFOram " "Elaborating entity \"altsyncram_vdh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_vdh1:FIFOram\"" {  } { { "db/a_dpfifo_3731.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_3731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_addrtrans cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans " "Elaborating entity \"altpciexpav_stif_a2p_addrtrans\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "a2p_addr_trans" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_fixtrans cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans " "Elaborating entity \"altpciexpav_stif_a2p_fixtrans\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "fixtrans" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(158) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(158): truncated value with size 32 to match size of target (4)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265843837 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(174) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(174): truncated value with size 32 to match size of target (4)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265843838 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txresp_cntrl cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp " "Elaborating entity \"altpciexpav_stif_txresp_cntrl\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txresp" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265843860 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txresp_cntrl.v(458) " "Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(458): all case item expressions in this case statement are onehot" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 458 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583265843865 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txcmd_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265844049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265844062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265844063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265844063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265844063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265844063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265844063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265844063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265844063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265844063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265844063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265844063 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265844063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8241 " "Found entity 1: scfifo_8241" {  } { { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265844100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265844100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8241 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated " "Elaborating entity \"scfifo_8241\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265844101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f841 " "Found entity 1: a_dpfifo_f841" {  } { { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265844119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265844119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f841 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo " "Elaborating entity \"a_dpfifo_f841\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\"" {  } { { "db/scfifo_8241.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265844120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1fh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1fh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1fh1 " "Found entity 1: altsyncram_1fh1" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265844189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265844189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1fh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram " "Elaborating entity \"altsyncram_1fh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\"" {  } { { "db/a_dpfifo_f841.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265844191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "wrdat_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265844966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265845012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845012 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265845012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3131 " "Found entity 1: scfifo_3131" {  } { { "db/scfifo_3131.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_3131.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265845059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265845059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3131 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated " "Elaborating entity \"scfifo_3131\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265845060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a731 " "Found entity 1: a_dpfifo_a731" {  } { { "db/a_dpfifo_a731.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_a731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265845071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265845071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a731 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo " "Elaborating entity \"a_dpfifo_a731\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\"" {  } { { "db/scfifo_3131.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_3131.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265845073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_reh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_reh1 " "Found entity 1: altsyncram_reh1" {  } { { "db/altsyncram_reh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_reh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265845132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265845132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_reh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_reh1:FIFOram " "Elaborating entity \"altsyncram_reh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_reh1:FIFOram\"" {  } { { "db/a_dpfifo_a731.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_a731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265845134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d09 " "Found entity 1: cmpr_d09" {  } { { "db/cmpr_d09.tdf" "" { Text "D:/cinnabon_fpga/db/cmpr_d09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265845203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265845203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer " "Elaborating entity \"cmpr_d09\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer\"" {  } { { "db/a_dpfifo_a731.tdf" "almost_full_comparer" { Text "D:/cinnabon_fpga/db/a_dpfifo_a731.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265845204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison " "Elaborating entity \"cmpr_d09\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison\"" {  } { { "db/a_dpfifo_a731.tdf" "two_comparison" { Text "D:/cinnabon_fpga/db/a_dpfifo_a731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265845214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qrb " "Found entity 1: cntr_qrb" {  } { { "db/cntr_qrb.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_qrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265845257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265845257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qrb cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb " "Elaborating entity \"cntr_qrb\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_a731.tdf" "rd_ptr_msb" { Text "D:/cinnabon_fpga/db/a_dpfifo_a731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265845258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_7s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265845305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265845305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter " "Elaborating entity \"cntr_7s7\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter\"" {  } { { "db/a_dpfifo_a731.tdf" "usedw_counter" { Text "D:/cinnabon_fpga/db/a_dpfifo_a731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265845306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_rrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265845356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265845356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr " "Elaborating entity \"cntr_rrb\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr\"" {  } { { "db/a_dpfifo_a731.tdf" "wr_ptr" { Text "D:/cinnabon_fpga/db/a_dpfifo_a731.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265845357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265845521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265845535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845535 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265845535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d241 " "Found entity 1: scfifo_d241" {  } { { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265845574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265845574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d241 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated " "Elaborating entity \"scfifo_d241\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265845575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k841 " "Found entity 1: a_dpfifo_k841" {  } { { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265845588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265845588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k841 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo " "Elaborating entity \"a_dpfifo_k841\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\"" {  } { { "db/scfifo_d241.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265845589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfh1 " "Found entity 1: altsyncram_bfh1" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265845655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265845655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bfh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram " "Elaborating entity \"altsyncram_bfh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\"" {  } { { "db/a_dpfifo_k841.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265845657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborating entity \"altsyncram\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265845714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265845732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265845732 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265845732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ish1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ish1 " "Found entity 1: altsyncram_ish1" {  } { { "db/altsyncram_ish1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ish1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265845781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265845781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ish1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated " "Elaborating entity \"altsyncram_ish1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265845782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx_cntrl cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl " "Elaborating entity \"altpciexpav_stif_tx_cntrl\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265845813 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_hi altpciexpav_stif_tx_cntrl.v(268) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(268): object \"addr_hi\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265845817 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nph_cred_sub altpciexpav_stif_tx_cntrl.v(285) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(285): object \"nph_cred_sub\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265845817 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txrp_eop altpciexpav_stif_tx_cntrl.v(295) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(295): object \"txrp_eop\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265845817 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_rp_wr altpciexpav_stif_tx_cntrl.v(298) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(298): object \"is_rp_wr\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265845817 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_sop altpciexpav_stif_tx_cntrl.v(301) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(301): object \"rp_tlp_sop\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265845817 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_eop altpciexpav_stif_tx_cntrl.v(302) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(302): object \"rp_tlp_eop\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265845817 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(442) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(442): all case item expressions in this case statement are onehot" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 442 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583265845819 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(853) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(853): all case item expressions in this case statement are onehot" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 853 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583265845824 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(1043) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1043): truncated value with size 32 to match size of target (10)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265845827 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "tx_output_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 66 " "Parameter \"lpm_width\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846066 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265846066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gj31 " "Found entity 1: scfifo_gj31" {  } { { "db/scfifo_gj31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_gj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265846103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265846103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gj31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated " "Elaborating entity \"scfifo_gj31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_np31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_np31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_np31 " "Found entity 1: a_dpfifo_np31" {  } { { "db/a_dpfifo_np31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_np31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265846124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265846124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_np31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo " "Elaborating entity \"a_dpfifo_np31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\"" {  } { { "db/scfifo_gj31.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_gj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_meh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_meh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_meh1 " "Found entity 1: altsyncram_meh1" {  } { { "db/altsyncram_meh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_meh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265846191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265846191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_meh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_meh1:FIFOram " "Elaborating entity \"altsyncram_meh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_meh1:FIFOram\"" {  } { { "db/a_dpfifo_np31.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_np31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_control_register cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg " "Elaborating entity \"altpciexpav_stif_control_register\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "cntrl_reg" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846236 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tx_fifo_full altpciexpav_stif_control_register.v(167) " "Verilog HDL or VHDL warning at altpciexpav_stif_control_register.v(167): object \"rp_tx_fifo_full\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265846237 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_avalon cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon " "Elaborating entity \"altpciexpav_stif_cr_avalon\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_avalon" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_mailbox cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb " "Elaborating entity \"altpciexpav_stif_cr_mailbox\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "altsyncram_component" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR0 " "Parameter \"byteena_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265846334 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265846334 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1sc1.tdf" 789 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265846376 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1sc1.tdf" 792 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265846376 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1sc1.tdf" 795 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265846376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sc1 " "Found entity 1: altsyncram_1sc1" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1sc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265846377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265846377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sc1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated " "Elaborating entity \"altsyncram_1sc1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_interrupt cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt " "Elaborating entity \"altpciexpav_stif_cr_interrupt\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846408 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_irq_reg altpciexpav_stif_cr_interrupt.v(169) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(169): object \"avl_irq_reg\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265846409 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PciComp_Stat_Reg_q2 altpciexpav_stif_cr_interrupt.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(196): object \"PciComp_Stat_Reg_q2\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265846410 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req altpciexpav_stif_cr_interrupt.v(220) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(220): object legacy_irq_req used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 220 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265846410 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req_reg altpciexpav_stif_cr_interrupt.v(221) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 221 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265846410 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received altpciexpav_stif_cr_interrupt.v(223) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 223 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265846410 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received_reg altpciexpav_stif_cr_interrupt.v(224) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583265846410 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_clksync cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync " "Elaborating entity \"altpciexpav_clksync\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "datadiscard_sync" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cfg_status cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat " "Elaborating entity \"altpciexpav_stif_cfg_status\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_cfg_stat" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 altpciexpav_stif_cfg_status.v(181) " "Verilog HDL assignment warning at altpciexpav_stif_cfg_status.v(181): truncated value with size 40 to match size of target (32)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265846473 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch0" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch1" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_tl_cfg_pipe_inst" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_pcie_ip_altgx_internal cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal " "Elaborating entity \"cinnabon_fpga_qsys_pcie_ip_altgx_internal\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "altgx_internal" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component " "Elaborating entity \"cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265846611 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect\[0\] cinnabon_fpga_qsys_pcie_ip_altgx_internal.v(106) " "Output port \"rx_patterndetect\[0\]\" at cinnabon_fpga_qsys_pcie_ip_altgx_internal.v(106) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265846720 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus\[0\] cinnabon_fpga_qsys_pcie_ip_altgx_internal.v(107) " "Output port \"rx_syncstatus\[0\]\" at cinnabon_fpga_qsys_pcie_ip_altgx_internal.v(107) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265846720 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "pll0" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265848116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 332 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265848136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0 " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265848136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265848136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265848136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265848136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265848136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265848136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265848136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265848136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 2 " "Parameter \"dpa_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265848136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 25 " "Parameter \"dpa_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265848136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265848136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265848136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265848136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265848136 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 332 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265848136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/cinnabon_fpga/db/altpll_nn81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265848177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265848177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265848178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pcie_hard_ip_reset_controller cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal " "Elaborating entity \"altera_pcie_hard_ip_reset_controller\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "reset_controller_internal" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265848193 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(262): object \"pipe_mode_int\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265848194 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_sim altera_pcie_hard_ip_reset_controller.v(90) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(90): object \"test_sim\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265848194 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_pcie_hard_ip_reset_controller.v(153) " "Verilog HDL assignment warning at altera_pcie_hard_ip_reset_controller.v(153): truncated value with size 32 to match size of target (11)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265848194 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk250_out 0 altera_pcie_hard_ip_reset_controller.v(67) " "Net \"clk250_out\" at altera_pcie_hard_ip_reset_controller.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583265848196 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk500_out 0 altera_pcie_hard_ip_reset_controller.v(68) " "Net \"clk500_out\" at altera_pcie_hard_ip_reset_controller.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583265848196 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk125_export altera_pcie_hard_ip_reset_controller.v(72) " "Output port \"clk125_export\" at altera_pcie_hard_ip_reset_controller.v(72) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265848196 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "altgx_reset" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265848212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pipe_interface cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal " "Elaborating entity \"altpcie_pipe_interface\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "pipe_interface_internal" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265849767 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pipe_interface.v(284) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(284): truncated value with size 32 to match size of target (8)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265849771 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(285) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(285): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265849771 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(286) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(286): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265849771 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(287) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(287): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265849771 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(288) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(288): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265849772 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(289) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(289): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265849772 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altpcie_pipe_interface.v(290) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(290): truncated value with size 32 to match size of target (2)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265849772 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(459) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(459): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265849772 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata1_ext altpcie_pipe_interface.v(78) " "Output port \"txdata1_ext\" at altpcie_pipe_interface.v(78) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849774 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata2_ext altpcie_pipe_interface.v(79) " "Output port \"txdata2_ext\" at altpcie_pipe_interface.v(79) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849774 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata3_ext altpcie_pipe_interface.v(80) " "Output port \"txdata3_ext\" at altpcie_pipe_interface.v(80) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849775 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata4_ext altpcie_pipe_interface.v(81) " "Output port \"txdata4_ext\" at altpcie_pipe_interface.v(81) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849775 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata5_ext altpcie_pipe_interface.v(82) " "Output port \"txdata5_ext\" at altpcie_pipe_interface.v(82) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849775 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata6_ext altpcie_pipe_interface.v(83) " "Output port \"txdata6_ext\" at altpcie_pipe_interface.v(83) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849775 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata7_ext altpcie_pipe_interface.v(84) " "Output port \"txdata7_ext\" at altpcie_pipe_interface.v(84) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849775 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity1_ext altpcie_pipe_interface.v(131) " "Output port \"rxpolarity1_ext\" at altpcie_pipe_interface.v(131) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849775 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity2_ext altpcie_pipe_interface.v(132) " "Output port \"rxpolarity2_ext\" at altpcie_pipe_interface.v(132) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849775 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity3_ext altpcie_pipe_interface.v(133) " "Output port \"rxpolarity3_ext\" at altpcie_pipe_interface.v(133) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849776 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity4_ext altpcie_pipe_interface.v(134) " "Output port \"rxpolarity4_ext\" at altpcie_pipe_interface.v(134) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849776 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity5_ext altpcie_pipe_interface.v(135) " "Output port \"rxpolarity5_ext\" at altpcie_pipe_interface.v(135) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849776 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity6_ext altpcie_pipe_interface.v(136) " "Output port \"rxpolarity6_ext\" at altpcie_pipe_interface.v(136) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849776 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity7_ext altpcie_pipe_interface.v(137) " "Output port \"rxpolarity7_ext\" at altpcie_pipe_interface.v(137) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849776 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl1_ext altpcie_pipe_interface.v(151) " "Output port \"txcompl1_ext\" at altpcie_pipe_interface.v(151) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849776 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl2_ext altpcie_pipe_interface.v(152) " "Output port \"txcompl2_ext\" at altpcie_pipe_interface.v(152) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849776 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl3_ext altpcie_pipe_interface.v(153) " "Output port \"txcompl3_ext\" at altpcie_pipe_interface.v(153) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849776 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl4_ext altpcie_pipe_interface.v(154) " "Output port \"txcompl4_ext\" at altpcie_pipe_interface.v(154) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849776 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl5_ext altpcie_pipe_interface.v(155) " "Output port \"txcompl5_ext\" at altpcie_pipe_interface.v(155) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849777 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl6_ext altpcie_pipe_interface.v(156) " "Output port \"txcompl6_ext\" at altpcie_pipe_interface.v(156) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849777 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl7_ext altpcie_pipe_interface.v(157) " "Output port \"txcompl7_ext\" at altpcie_pipe_interface.v(157) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849777 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak1_ext altpcie_pipe_interface.v(171) " "Output port \"txdatak1_ext\" at altpcie_pipe_interface.v(171) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849777 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak2_ext altpcie_pipe_interface.v(172) " "Output port \"txdatak2_ext\" at altpcie_pipe_interface.v(172) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849777 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak3_ext altpcie_pipe_interface.v(173) " "Output port \"txdatak3_ext\" at altpcie_pipe_interface.v(173) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849777 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak4_ext altpcie_pipe_interface.v(174) " "Output port \"txdatak4_ext\" at altpcie_pipe_interface.v(174) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849777 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak5_ext altpcie_pipe_interface.v(175) " "Output port \"txdatak5_ext\" at altpcie_pipe_interface.v(175) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849777 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak6_ext altpcie_pipe_interface.v(176) " "Output port \"txdatak6_ext\" at altpcie_pipe_interface.v(176) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849778 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak7_ext altpcie_pipe_interface.v(177) " "Output port \"txdatak7_ext\" at altpcie_pipe_interface.v(177) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849778 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle1_ext altpcie_pipe_interface.v(203) " "Output port \"txelecidle1_ext\" at altpcie_pipe_interface.v(203) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849778 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle2_ext altpcie_pipe_interface.v(204) " "Output port \"txelecidle2_ext\" at altpcie_pipe_interface.v(204) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849778 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle3_ext altpcie_pipe_interface.v(205) " "Output port \"txelecidle3_ext\" at altpcie_pipe_interface.v(205) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849778 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle4_ext altpcie_pipe_interface.v(206) " "Output port \"txelecidle4_ext\" at altpcie_pipe_interface.v(206) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849778 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle5_ext altpcie_pipe_interface.v(207) " "Output port \"txelecidle5_ext\" at altpcie_pipe_interface.v(207) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849778 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle6_ext altpcie_pipe_interface.v(208) " "Output port \"txelecidle6_ext\" at altpcie_pipe_interface.v(208) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849778 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle7_ext altpcie_pipe_interface.v(209) " "Output port \"txelecidle7_ext\" at altpcie_pipe_interface.v(209) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583265849779 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "rst_controller" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265849819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265849839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_pio_0 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pio_0:pio_0 " "Elaborating entity \"cinnabon_fpga_qsys_pio_0\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pio_0:pio_0\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "pio_0" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265849861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma " "Elaborating entity \"cinnabon_fpga_qsys_sgdma\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "sgdma" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265849875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_chain cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_chain\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_chain" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265849915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma:the_control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma " "Elaborating entity \"control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma:the_control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265849941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma " "Elaborating entity \"descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265849974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850212 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265850212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850226 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850251 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850275 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7vc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7vc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7vc " "Found entity 1: mux_7vc" {  } { { "db/mux_7vc.tdf" "" { Text "D:/cinnabon_fpga/db/mux_7vc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265850322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265850322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7vc cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated " "Elaborating entity \"mux_7vc\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850342 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qef " "Found entity 1: cntr_qef" {  } { { "db/cntr_qef.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_qef.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265850393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265850393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qef cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated " "Elaborating entity \"cntr_qef\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850420 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850443 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0jg " "Found entity 1: cmpr_0jg" {  } { { "db/cmpr_0jg.tdf" "" { Text "D:/cinnabon_fpga/db/cmpr_0jg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265850495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265850495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0jg cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated " "Elaborating entity \"cmpr_0jg\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850511 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma " "Elaborating entity \"descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_command_grabber cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_grabber:the_cinnabon_fpga_qsys_sgdma_command_grabber " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_command_grabber\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_grabber:the_cinnabon_fpga_qsys_sgdma_command_grabber\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_command_grabber" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_m_read cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_read:the_cinnabon_fpga_qsys_sgdma_m_read " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_m_read\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_read:the_cinnabon_fpga_qsys_sgdma_m_read\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_m_read" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850567 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cinnabon_fpga_qsys_sgdma.v(1473) " "Verilog HDL Case Statement information at cinnabon_fpga_qsys_sgdma.v(1473): all case item expressions in this case statement are onehot" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1473 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583265850571 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_m_read:the_cinnabon_fpga_qsys_sgdma_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_m_readfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_m_readfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_m_readfifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1607 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 69 " "Parameter \"lpm_width\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265850794 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1607 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265850794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1741 " "Found entity 1: scfifo_1741" {  } { { "db/scfifo_1741.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_1741.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265850832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265850832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1741 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated " "Elaborating entity \"scfifo_1741\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8d41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8d41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8d41 " "Found entity 1: a_dpfifo_8d41" {  } { { "db/a_dpfifo_8d41.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_8d41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265850850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265850850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8d41 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo " "Elaborating entity \"a_dpfifo_8d41\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\"" {  } { { "db/scfifo_1741.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_1741.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_peh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_peh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_peh1 " "Found entity 1: altsyncram_peh1" {  } { { "db/altsyncram_peh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_peh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265850912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265850912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_peh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_peh1:FIFOram " "Elaborating entity \"altsyncram_peh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_peh1:FIFOram\"" {  } { { "db/a_dpfifo_8d41.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_8d41.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c09 " "Found entity 1: cmpr_c09" {  } { { "db/cmpr_c09.tdf" "" { Text "D:/cinnabon_fpga/db/cmpr_c09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265850979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265850979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:almost_full_comparer " "Elaborating entity \"cmpr_c09\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:almost_full_comparer\"" {  } { { "db/a_dpfifo_8d41.tdf" "almost_full_comparer" { Text "D:/cinnabon_fpga/db/a_dpfifo_8d41.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:two_comparison " "Elaborating entity \"cmpr_c09\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:two_comparison\"" {  } { { "db/a_dpfifo_8d41.tdf" "two_comparison" { Text "D:/cinnabon_fpga/db/a_dpfifo_8d41.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265850990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6s7 " "Found entity 1: cntr_6s7" {  } { { "db/cntr_6s7.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_6s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265851033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265851033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6s7 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cntr_6s7:usedw_counter " "Elaborating entity \"cntr_6s7\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cntr_6s7:usedw_counter\"" {  } { { "db/a_dpfifo_8d41.tdf" "usedw_counter" { Text "D:/cinnabon_fpga/db/a_dpfifo_8d41.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265851034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_m_write cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_m_write\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_m_write" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265851054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma " "Elaborating entity \"byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265851090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:the_sixty_four_bit_byteenable_FSM " "Elaborating entity \"sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_sixty_four_bit_byteenable_FSM" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265851105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "lower_thirty_two_bit_byteenable_FSM" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265851120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:lower_sixteen_bit_byteenable_FSM\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "lower_sixteen_bit_byteenable_FSM" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265851134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_command_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_command_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_command_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265851150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265851314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265852770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265852770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265852770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265852770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265852770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265852770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265852770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265852770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265852770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265852770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265852770 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265852770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8k31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8k31 " "Found entity 1: scfifo_8k31" {  } { { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265852832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265852832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8k31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated " "Elaborating entity \"scfifo_8k31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265852833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fq31 " "Found entity 1: a_dpfifo_fq31" {  } { { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265853398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265853398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fq31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo " "Elaborating entity \"a_dpfifo_fq31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\"" {  } { { "db/scfifo_8k31.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265853400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ndh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ndh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ndh1 " "Found entity 1: altsyncram_ndh1" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265853476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265853476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ndh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram " "Elaborating entity \"altsyncram_ndh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\"" {  } { { "db/a_dpfifo_fq31.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265853477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_809.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_809.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_809 " "Found entity 1: cmpr_809" {  } { { "db/cmpr_809.tdf" "" { Text "D:/cinnabon_fpga/db/cmpr_809.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265853562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265853562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_809 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cmpr_809:almost_full_comparer " "Elaborating entity \"cmpr_809\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cmpr_809:almost_full_comparer\"" {  } { { "db/a_dpfifo_fq31.tdf" "almost_full_comparer" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265853564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2s7 " "Found entity 1: cntr_2s7" {  } { { "db/cntr_2s7.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_2s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265853611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265853611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2s7 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_2s7:usedw_counter " "Elaborating entity \"cntr_2s7\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_2s7:usedw_counter\"" {  } { { "db/a_dpfifo_fq31.tdf" "usedw_counter" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265853612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mrb " "Found entity 1: cntr_mrb" {  } { { "db/cntr_mrb.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_mrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265853659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265853659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mrb cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_mrb:wr_ptr " "Elaborating entity \"cntr_mrb\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_mrb:wr_ptr\"" {  } { { "db/a_dpfifo_fq31.tdf" "wr_ptr" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265853661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_desc_address_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_desc_address_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_desc_address_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265853677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265853832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2553 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265853848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265853848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265853848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265853848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265853848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265853848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265853848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265853848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265853848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265853848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265853848 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2553 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265853848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265853850 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2553 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265853864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265853866 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2553 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265853877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265853884 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2553 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265853899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l0d " "Found entity 1: mux_l0d" {  } { { "db/mux_l0d.tdf" "" { Text "D:/cinnabon_fpga/db/mux_l0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265853936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265853936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l0d cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated " "Elaborating entity \"mux_l0d\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265853938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_status_token_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_status_token_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_status_token_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265853981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265854147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2616 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265854157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854157 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2616 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265854157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pi31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pi31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pi31 " "Found entity 1: scfifo_pi31" {  } { { "db/scfifo_pi31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_pi31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265854194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265854194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pi31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated " "Elaborating entity \"scfifo_pi31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265854195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0p31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0p31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0p31 " "Found entity 1: a_dpfifo_0p31" {  } { { "db/a_dpfifo_0p31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_0p31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265854207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265854207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0p31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo " "Elaborating entity \"a_dpfifo_0p31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\"" {  } { { "db/scfifo_pi31.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_pi31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265854208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pah1 " "Found entity 1: altsyncram_pah1" {  } { { "db/altsyncram_pah1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_pah1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265854271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265854271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pah1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\|altsyncram_pah1:FIFOram " "Elaborating entity \"altsyncram_pah1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\|altsyncram_pah1:FIFOram\"" {  } { { "db/a_dpfifo_0p31.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_0p31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265854272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_stream_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_stream_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_stream_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265854299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265854469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2679 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265854483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 69 " "Parameter \"lpm_width\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583265854483 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2679 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583265854483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5j31 " "Found entity 1: scfifo_5j31" {  } { { "db/scfifo_5j31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_5j31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265854521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265854521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5j31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated " "Elaborating entity \"scfifo_5j31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265854522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_cp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_cp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_cp31 " "Found entity 1: a_dpfifo_cp31" {  } { { "db/a_dpfifo_cp31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_cp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265854543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265854543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_cp31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo " "Elaborating entity \"a_dpfifo_cp31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\"" {  } { { "db/scfifo_5j31.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_5j31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265854544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hbh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hbh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hbh1 " "Found entity 1: altsyncram_hbh1" {  } { { "db/altsyncram_hbh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_hbh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265854603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265854603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hbh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|altsyncram_hbh1:FIFOram " "Elaborating entity \"altsyncram_hbh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|altsyncram_hbh1:FIFOram\"" {  } { { "db/a_dpfifo_cp31.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_cp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265854604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_909.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_909.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_909 " "Found entity 1: cmpr_909" {  } { { "db/cmpr_909.tdf" "" { Text "D:/cinnabon_fpga/db/cmpr_909.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265854670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265854670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_909 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cmpr_909:almost_full_comparer " "Elaborating entity \"cmpr_909\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cmpr_909:almost_full_comparer\"" {  } { { "db/a_dpfifo_cp31.tdf" "almost_full_comparer" { Text "D:/cinnabon_fpga/db/a_dpfifo_cp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265854672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_909 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cmpr_909:two_comparison " "Elaborating entity \"cmpr_909\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cmpr_909:two_comparison\"" {  } { { "db/a_dpfifo_cp31.tdf" "two_comparison" { Text "D:/cinnabon_fpga/db/a_dpfifo_cp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265854691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3s7 " "Found entity 1: cntr_3s7" {  } { { "db/cntr_3s7.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_3s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265854733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265854733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3s7 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cntr_3s7:usedw_counter " "Elaborating entity \"cntr_3s7\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cntr_3s7:usedw_counter\"" {  } { { "db/a_dpfifo_cp31.tdf" "usedw_counter" { Text "D:/cinnabon_fpga/db/a_dpfifo_cp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265854735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nrb " "Found entity 1: cntr_nrb" {  } { { "db/cntr_nrb.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_nrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265854785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265854785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nrb cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cntr_nrb:wr_ptr " "Elaborating entity \"cntr_nrb\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cntr_nrb:wr_ptr\"" {  } { { "db/a_dpfifo_cp31.tdf" "wr_ptr" { Text "D:/cinnabon_fpga/db/a_dpfifo_cp31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265854787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "mm_interconnect_0" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265854801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_ip_bar1_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_ip_bar1_0_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pcie_ip_bar1_0_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_read_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_m_read_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_write_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_m_write_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_read_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_descriptor_read_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_write_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_descriptor_write_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pio_0_s1_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_ip_txs_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_ip_txs_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pcie_ip_txs_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pcie_ip_bar1_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pcie_ip_bar1_0_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pcie_ip_bar1_0_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_read_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_m_read_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_write_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_m_write_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_read_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_descriptor_read_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_write_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_descriptor_write_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "onchip_memory_s1_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "onchip_memory_s1_agent_rsp_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pio_0_s1_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pio_0_s1_agent_rsp_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pcie_ip_txs_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pcie_ip_txs_agent_rsp_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router:router " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router:router\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "router" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_default_decode cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router:router\|cinnabon_fpga_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router:router\|cinnabon_fpga_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_001 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_001\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "router_001" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_001_default_decode cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_001:router_001\|cinnabon_fpga_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_001:router_001\|cinnabon_fpga_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_003 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_003\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "router_003" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_003_default_decode cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_003:router_003\|cinnabon_fpga_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_003:router_003\|cinnabon_fpga_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_005 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_005\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_005:router_005\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "router_005" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_005_default_decode cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_005:router_005\|cinnabon_fpga_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_005_default_decode\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_005:router_005\|cinnabon_fpga_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265855997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_006 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_006\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_006:router_006\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "router_006" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_006_default_decode cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_006:router_006\|cinnabon_fpga_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_006_default_decode\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_006:router_006\|cinnabon_fpga_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_007 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_007\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_007:router_007\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "router_007" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_007_default_decode cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_007:router_007\|cinnabon_fpga_qsys_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_007_default_decode\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_007:router_007\|cinnabon_fpga_qsys_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pcie_ip_bar1_0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pcie_ip_bar1_0_limiter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pcie_ip_bar1_0_limiter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_m_read_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_m_read_limiter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_m_read_limiter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "onchip_memory_s1_burst_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856158 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265856166 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pio_0_s1_burst_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265856349 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "cmd_demux" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "cmd_demux_003" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "cmd_mux" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265856876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "rsp_demux" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux_002 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux_002\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "rsp_mux" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "rsp_mux_003" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859484 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265859492 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859544 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265859553 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265859554 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265859554 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "mm_interconnect_1" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pcie_ip_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pcie_ip_cra_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "pcie_ip_cra_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sgdma_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sgdma_csr_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "sgdma_csr_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pcie_ip_bar2_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pcie_ip_bar2_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "pcie_ip_bar2_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pcie_ip_cra_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pcie_ip_cra_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "pcie_ip_cra_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "pcie_ip_cra_agent_rsp_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_1_router cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_router:router " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_1_router\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_router:router\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "router" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265859976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_1_router_default_decode cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_router:router\|cinnabon_fpga_qsys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_1_router_default_decode\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_router:router\|cinnabon_fpga_qsys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_1_router_001 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_1_router_001\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_router_001:router_001\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "router_001" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_1_router_001_default_decode cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_router_001:router_001\|cinnabon_fpga_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_1_router_001_default_decode\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_router_001:router_001\|cinnabon_fpga_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "pcie_ip_bar2_limiter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "pcie_ip_cra_burst_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265860111 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "cmd_demux" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "cmd_mux" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "rsp_demux" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "rsp_mux" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "pcie_ip_cra_rsp_width_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860292 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265860301 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265860302 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583265860302 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "pcie_ip_cra_cmd_width_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_irq_mapper cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_irq_mapper:irq_mapper " "Elaborating entity \"cinnabon_fpga_qsys_irq_mapper\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_irq_mapper:irq_mapper\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "irq_mapper" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "rst_controller" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "rst_controller_001" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "rst_controller_002" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:cd " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:cd\"" {  } { { "cinnabon_fpga.v" "cd" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 cinnabon_fpga.v(404) " "Verilog HDL assignment warning at cinnabon_fpga.v(404): truncated value with size 32 to match size of target (31)" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265860476 "|cinnabon_fpga|clkdiv:cd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_beat heart_beat:heart_beat_clk50 " "Elaborating entity \"heart_beat\" for hierarchy \"heart_beat:heart_beat_clk50\"" {  } { { "cinnabon_fpga.v" "heart_beat_clk50" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 cinnabon_fpga.v(451) " "Verilog HDL assignment warning at cinnabon_fpga.v(451): truncated value with size 32 to match size of target (26)" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583265860486 "|cinnabon_fpga|heart_beat:heart_beat_clk50"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcqreader adcqreader:aqr " "Elaborating entity \"adcqreader\" for hierarchy \"adcqreader:aqr\"" {  } { { "cinnabon_fpga.v" "aqr" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265860499 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a tx_cpl_buff 9 7 " "Port \"address_a\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1583265863935 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b tx_cpl_buff 9 7 " "Port \"address_b\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1583265863935 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw rd_bypass_fifo 7 6 " "Port \"usedw\" on the entity instantiation of \"rd_bypass_fifo\" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1583265863938 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[8\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583265863960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[7\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583265863960 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bpfifo_usedw\[6\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583265863960 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1583265863960 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b cpl_ram 74 66 " "Port \"q_b\" on the entity instantiation of \"cpl_ram\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic." {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1583265863962 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[73\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583265864013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[72\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583265864013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[71\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583265864013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[70\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583265864013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[69\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583265864013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[68\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583265864013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[67\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583265864013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[66\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583265864013 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1583265864013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_i841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_i841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_i841 " "Found entity 1: sld_ela_trigger_flow_sel_i841" {  } { { "db/sld_ela_trigger_flow_sel_i841.tdf" "" { Text "D:/cinnabon_fpga/db/sld_ela_trigger_flow_sel_i841.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265866003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265866003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c " "Found entity 1: sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c" {  } { { "db/sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c.v" "" { Text "D:/cinnabon_fpga/db/sld_reserved_cinnabon_fpga_auto_signaltap_0_flow_mgr_c90c.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265867072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265867072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gi24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gi24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gi24 " "Found entity 1: altsyncram_gi24" {  } { { "db/altsyncram_gi24.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_gi24.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265867412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265867412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_csb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_csb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_csb " "Found entity 1: mux_csb" {  } { { "db/mux_csb.tdf" "" { Text "D:/cinnabon_fpga/db/mux_csb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265867488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265867488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_r0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r0d " "Found entity 1: mux_r0d" {  } { { "db/mux_r0d.tdf" "" { Text "D:/cinnabon_fpga/db/mux_r0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265867656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265867656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_73g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_73g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_73g " "Found entity 1: decode_73g" {  } { { "db/decode_73g.tdf" "" { Text "D:/cinnabon_fpga/db/decode_73g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265867736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265867736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9ki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9ki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9ki " "Found entity 1: cntr_9ki" {  } { { "db/cntr_9ki.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_9ki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265867824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265867824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5fj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5fj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5fj " "Found entity 1: cntr_5fj" {  } { { "db/cntr_5fj.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_5fj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265867893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265867893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eki " "Found entity 1: cntr_eki" {  } { { "db/cntr_eki.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_eki.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265868001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265868001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "D:/cinnabon_fpga/db/cmpr_lkc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265868053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265868053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s6j " "Found entity 1: cntr_s6j" {  } { { "db/cntr_s6j.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_s6j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265868162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265868162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkc " "Found entity 1: cmpr_hkc" {  } { { "db/cmpr_hkc.tdf" "" { Text "D:/cinnabon_fpga/db/cmpr_hkc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265868209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265868209 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583265868706 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583265868918 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.03.03.15:04:32 Progress: Loading sld2a67e9c5/alt_sld_fab_wrapper_hw.tcl " "2020.03.03.15:04:32 Progress: Loading sld2a67e9c5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265872720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265875511 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265875652 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265879135 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265879282 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265879425 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265879591 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265879595 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265879596 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583265880291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a67e9c5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a67e9c5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2a67e9c5/alt_sld_fab.v" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265880529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265880529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265880612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265880612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265880623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265880623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265880688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265880688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265880774 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265880774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265880774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583265880843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265880843 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "0 " "0 design partitions require synthesis" {  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1583265881774 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "3 " "3 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1583265881774 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1583265881774 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1583265881774 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1583265881774 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "21 " "21 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1583265882794 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add 3 " "Ignored 3 assignments for entity \"add\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity add -sip cores/add/add.sip -library lib_add " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity add -sip cores/add/add.sip -library lib_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1583265882936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity add -sip cores/add/add.sip -library lib_add " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity add -sip cores/add/add.sip -library lib_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1583265882936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity add -sip cores/add/add.sip -library lib_add " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity add -sip cores/add/add.sip -library lib_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1583265882936 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1583265882936 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cinnabon_fpga/cinnabon_fpga.map.smsg " "Generated suppressed messages file D:/cinnabon_fpga/cinnabon_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265883928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 188 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 188 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5196 " "Peak virtual memory: 5196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583265886215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 15:04:46 2020 " "Processing ended: Tue Mar 03 15:04:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583265886215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583265886215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583265886215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583265886215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1583265887762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583265887767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 15:04:47 2020 " "Processing started: Tue Mar 03 15:04:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583265887767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1583265887767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off cinnabon_fpga -c cinnabon_fpga --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off cinnabon_fpga -c cinnabon_fpga --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1583265887767 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1583265887940 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "Top " "Using previously generated Fitter netlist for partition \"Top\"" {  } {  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265888335 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265888803 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265888866 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 65 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 65 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1583265889042 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1583265889052 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 2 0 0 " "Adding 9 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583265889362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265889362 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 323 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Design Software" 0 -1 1583265890013 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 323 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Design Software" 0 -1 1583265890014 ""}
{ "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FS_ADDR\[0\] " "Ignored Virtual Pin assignment to \"FS_ADDR\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1583265890050 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "43 " "Design contains 43 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[0\] " "No output dependent on input pin \"HSMC_ADC_DA\[0\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|HSMC_ADC_DA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[1\] " "No output dependent on input pin \"HSMC_ADC_DA\[1\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|HSMC_ADC_DA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[2\] " "No output dependent on input pin \"HSMC_ADC_DA\[2\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|HSMC_ADC_DA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[3\] " "No output dependent on input pin \"HSMC_ADC_DA\[3\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|HSMC_ADC_DA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[4\] " "No output dependent on input pin \"HSMC_ADC_DA\[4\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|HSMC_ADC_DA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[5\] " "No output dependent on input pin \"HSMC_ADC_DA\[5\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|HSMC_ADC_DA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[6\] " "No output dependent on input pin \"HSMC_ADC_DA\[6\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|HSMC_ADC_DA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[7\] " "No output dependent on input pin \"HSMC_ADC_DA\[7\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|HSMC_ADC_DA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[8\] " "No output dependent on input pin \"HSMC_ADC_DA\[8\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|HSMC_ADC_DA[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[9\] " "No output dependent on input pin \"HSMC_ADC_DA\[9\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|HSMC_ADC_DA[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[10\] " "No output dependent on input pin \"HSMC_ADC_DA\[10\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|HSMC_ADC_DA[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[11\] " "No output dependent on input pin \"HSMC_ADC_DA\[11\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|HSMC_ADC_DA[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[12\] " "No output dependent on input pin \"HSMC_ADC_DA\[12\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|HSMC_ADC_DA[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[13\] " "No output dependent on input pin \"HSMC_ADC_DA\[13\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|HSMC_ADC_DA[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_OSC_SMA_ADC4 " "No output dependent on input pin \"HSMC_OSC_SMA_ADC4\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|HSMC_OSC_SMA_ADC4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_SMA_DAC4 " "No output dependent on input pin \"HSMC_SMA_DAC4\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265890730 "|cinnabon_fpga|HSMC_SMA_DAC4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1583265890730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10098 " "Implemented 10098 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583265890731 ""} { "Info" "ICUT_CUT_TM_OPINS" "201 " "Implemented 201 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583265890731 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "115 " "Implemented 115 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1583265890731 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9492 " "Implemented 9492 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583265890731 ""} { "Info" "ICUT_CUT_TM_RAMS" "197 " "Implemented 197 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1583265890731 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1583265890731 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1583265890731 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1583265890731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 48 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4980 " "Peak virtual memory: 4980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583265891314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 15:04:51 2020 " "Processing ended: Tue Mar 03 15:04:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583265891314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583265891314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583265891314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1583265891314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583265892700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583265892706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 15:04:52 2020 " "Processing started: Tue Mar 03 15:04:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583265892706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1583265892706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cinnabon_fpga -c cinnabon_fpga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cinnabon_fpga -c cinnabon_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1583265892706 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1583265892792 ""}
{ "Info" "0" "" "Project  = cinnabon_fpga" {  } {  } 0 0 "Project  = cinnabon_fpga" 0 0 "Fitter" 0 0 1583265892792 ""}
{ "Info" "0" "" "Revision = cinnabon_fpga" {  } {  } 0 0 "Revision = cinnabon_fpga" 0 0 "Fitter" 0 0 1583265892792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1583265893178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1583265893178 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cinnabon_fpga EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"cinnabon_fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1583265893321 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1583265893368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1583265893368 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has been set to clock1" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 19678 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1583265893435 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_1882:auto_generated\|ram_block1a0 " "Atom \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_1882:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1583265893446 "|cinnabon_fpga|nco:u0k|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_1882:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1583265893446 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1583265893992 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "90.60 1 0 4 " "Fitter is preserving placement for 90.60 percent of the design from 1 Post-Fit partition(s) and 0 imported partition(s) of 4 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1583265894468 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583265894857 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583265894857 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583265894857 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1583265894857 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1583265894857 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34401 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583265894963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34403 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583265894963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34405 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583265894963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1583265894963 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1583265894963 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1583265894973 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1583265897243 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1583265899053 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1583265899053 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 10788 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1583265899053 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4919 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1583265899053 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" {  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1583265899054 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y16_N5            cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip " "PCIEHIP_X0_Y16_N5            cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 19029 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cal_blk0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 10788 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "PLL_5                        cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/cinnabon_fpga/db/altpll_nn81.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4840 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_7                         " "PLL_7                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_8                         " "PLL_8                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_2                         " "PLL_2                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y28_N6                cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 " "CMU_X0_Y28_N6                cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4919 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\] " "PIN_AC2                      PCIE_RX_P\[0\]" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 705 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\]~input " "PIN_AC2                      PCIE_RX_P\[0\]~input" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N6              cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0 " "RXPMA_X0_Y16_N6              cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 706 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 9991 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N8              cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0 " "RXPCS_X0_Y16_N8              cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 13301 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N9              cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0 " "TXPCS_X0_Y16_N9              cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4917 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N7              cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0 " "TXPMA_X0_Y16_N7              cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 859 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 13496 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\] " "PIN_AB4                      PCIE_TX_P\[0\]" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 706 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\]~output " "PIN_AB4                      PCIE_TX_P\[0\]~output" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34200 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y22_N6               " "RXPMA_X0_Y22_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y22_N8               " "RXPCS_X0_Y22_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y22_N9               " "TXPCS_X0_Y22_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y22_N7               " "TXPMA_X0_Y22_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y29_N6               " "RXPMA_X0_Y29_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y29_N8               " "RXPCS_X0_Y29_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y29_N9               " "TXPCS_X0_Y29_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y29_N7               " "TXPMA_X0_Y29_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N6               " "RXPMA_X0_Y35_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N8               " "RXPCS_X0_Y35_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N9               " "TXPCS_X0_Y35_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N7               " "TXPMA_X0_Y35_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y62_N6                 " "CMU_X0_Y62_N6                " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N6               " "RXPMA_X0_Y50_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N8               " "RXPCS_X0_Y50_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N9               " "TXPCS_X0_Y50_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N7               " "TXPMA_X0_Y50_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y56_N6               " "RXPMA_X0_Y56_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y56_N8               " "RXPCS_X0_Y56_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y56_N9               " "TXPCS_X0_Y56_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y56_N7               " "TXPMA_X0_Y56_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N6               " "RXPMA_X0_Y63_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N8               " "RXPCS_X0_Y63_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N9               " "TXPCS_X0_Y63_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N7               " "TXPMA_X0_Y63_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N6               " "RXPMA_X0_Y69_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y69_N8               " "RXPCS_X0_Y69_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y69_N9               " "TXPCS_X0_Y69_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N7               " "TXPMA_X0_Y69_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1583265899057 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1583265899057 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1583265899107 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1583265899107 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 10788 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1583265899107 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4919 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1583265899107 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 0 0 } } { "" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 443 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1583265899160 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 5 4 0 0 " "Implementing clock multiplication of 5, clock division of 4, and phase shift of 0 degrees (0 ps) for pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 19679 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1583265899160 ""}  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 19678 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1583265899160 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/cinnabon_fpga/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4840 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1583265899169 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/cinnabon_fpga/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4841 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1583265899169 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/cinnabon_fpga/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4842 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1583265899169 ""}  } { { "db/altpll_nn81.tdf" "" { Text "D:/cinnabon_fpga/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4840 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1583265899169 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583265900488 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583265900488 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583265900488 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1583265900488 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_fpga.SDC " "Reading SDC File: 'cinnabon_fpga.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1583265900553 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_100\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_100\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_100\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_100\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265900569 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1583265900569 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1583265900571 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1583265900571 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1583265900596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1583265900705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583265900706 ""}  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1583265900706 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1583265900710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583265900710 ""}  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1583265900710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1583265900714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583265900714 ""}  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1583265900714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1583265900714 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583265900715 ""}  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1583265900715 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Synopsys Design Constraints File file not found: 'cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1583265900723 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~24\|combout " "Node \"uuu\|Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900745 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~24\|datad " "Node \"uuu\|Add0~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900745 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1583265900745 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~22\|combout " "Node \"uuu\|Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900745 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~22\|dataa " "Node \"uuu\|Add0~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900745 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1583265900745 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~20\|combout " "Node \"uuu\|Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900747 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~20\|datab " "Node \"uuu\|Add0~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900747 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1583265900747 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~18\|combout " "Node \"uuu\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900747 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~18\|datab " "Node \"uuu\|Add0~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900747 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1583265900747 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~16\|combout " "Node \"uuu\|Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900747 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~16\|datab " "Node \"uuu\|Add0~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900747 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1583265900747 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~14\|datab " "Node \"uuu\|Add0~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900747 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~14\|combout " "Node \"uuu\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900747 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1583265900747 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~12\|dataa " "Node \"uuu\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900748 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~12\|combout " "Node \"uuu\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900748 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1583265900748 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~10\|dataa " "Node \"uuu\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900748 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~10\|combout " "Node \"uuu\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900748 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1583265900748 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~8\|datab " "Node \"uuu\|Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900748 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~8\|combout " "Node \"uuu\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900748 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1583265900748 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~6\|dataa " "Node \"uuu\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900748 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~6\|combout " "Node \"uuu\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900748 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1583265900748 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~4\|datab " "Node \"uuu\|Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900748 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~4\|combout " "Node \"uuu\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900748 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1583265900748 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~2\|datab " "Node \"uuu\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900748 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~2\|combout " "Node \"uuu\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900748 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1583265900748 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~0\|datab " "Node \"uuu\|Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900748 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~0\|combout " "Node \"uuu\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900748 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1583265900748 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|rw_buffed_address~2\|combout " "Node \"uuu\|rw_buffed_address~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900748 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|rw_buffed_address~2\|datac " "Node \"uuu\|rw_buffed_address~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265900748 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1583265900748 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583265900764 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1583265900764 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1583265900764 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1583265900764 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout " "Ignoring clock spec: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1583265900764 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Clock derived from ignored clock: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "Ignoring clock spec: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Reason: Clock derived from ignored clock: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1583265900764 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583265900764 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1583265900764 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Fitter" 0 -1 1583265900765 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583265900765 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1583265900765 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583265900765 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1583265900765 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1583265900863 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583265900881 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583265900881 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583265900881 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583265900881 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1583265900881 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1583265900883 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583265900883 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583265900883 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583265900883 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583265900883 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583265900883 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583265900883 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   4.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583265900883 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  16.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1583265900883 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1583265900883 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Promoted node cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl Global Clock " "Promoted cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl to use location or clock signal Global Clock" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583265901380 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 20002 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583265901380 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Promoted node cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl Global Clock " "Promoted cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl to use location or clock signal Global Clock" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34422 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583265901380 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 22861 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583265901380 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583265901380 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 1059 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583265901380 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn  " "Promoted node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn~clkctrl Global Clock " "Promoted cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn~clkctrl to use location or clock signal Global Clock" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34429 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583265901380 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0 " "Destination node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 27864 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583265901380 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583265901380 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4837 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583265901380 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|reset_n_rr  " "Promoted node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|reset_n_rr " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|reset_n_rr~clkctrl Global Clock " "Promoted cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|reset_n_rr~clkctrl to use location or clock signal Global Clock" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34416 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583265901381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|g_reset_controller.rc_areset_rrr " "Destination node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|g_reset_controller.rc_areset_rrr" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2991 -1 0 } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|g_reset_controller.rc_areset_rrr" } } } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 18984 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583265901381 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583265901381 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4836 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583265901381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Promoted node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl Global Clock " "Promoted cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl to use location or clock signal Global Clock" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34413 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583265901381 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4750 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583265901381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr  " "Promoted node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr~clkctrl Global Clock " "Promoted cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr~clkctrl to use location or clock signal Global Clock" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34423 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583265901381 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 14017 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583265901381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr  " "Promoted node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr~clkctrl Global Clock " "Promoted cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr~clkctrl to use location or clock signal Global Clock" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 462 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34421 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583265901381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[0\] " "Destination node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[0\]" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 17953 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583265901381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[1\] " "Destination node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[1\]" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 17942 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583265901381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[2\] " "Destination node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[2\]" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 17941 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583265901381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[3\] " "Destination node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|cfgctl_add_reg2\[3\]" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 17940 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583265901381 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583265901381 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 462 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 18113 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583265901381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out  " "Promoted node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out~clkctrl Global Clock " "Promoted cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out~clkctrl to use location or clock signal Global Clock" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 339 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583265901381 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 19029 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583265901381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|g_reset_controller.rc_areset_rrr  " "Promoted node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|g_reset_controller.rc_areset_rrr " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|g_reset_controller.rc_areset_rrr~clkctrl Global Clock " "Promoted cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|g_reset_controller.rc_areset_rrr~clkctrl to use location or clock signal Global Clock" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2991 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34415 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583265901381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 " "Destination node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4919 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583265901381 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583265901381 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2991 -1 0 } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|g_reset_controller.rc_areset_rrr" } } } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 18984 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583265901381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_78n:auto_generated\|dffe4  " "Promoted node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_78n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_78n:auto_generated\|dffe4~clkctrl Global Clock " "Promoted cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_78n:auto_generated\|dffe4~clkctrl to use location or clock signal Global Clock" {  } { { "db/shift_taps_78n.tdf" "" { Text "D:/cinnabon_fpga/db/shift_taps_78n.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34430 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583265901382 ""}  } { { "db/shift_taps_78n.tdf" "" { Text "D:/cinnabon_fpga/db/shift_taps_78n.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 21257 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583265901382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|reset_n  " "Promoted node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|reset_n~clkctrl Global Clock " "Promoted cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|reset_n~clkctrl to use location or clock signal Global Clock" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2809 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583265901382 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2809 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4687 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583265901382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Promoted node CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "CLOCK_50~inputclkctrl Global Clock CLKCTRL_G27 " "Promoted CLOCK_50~inputclkctrl to use location or clock signal Global Clock CLKCTRL_G27" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34425 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583265901382 ""}  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34374 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583265901382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Promoted node pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl Global Clock CLKCTRL_G29 " "Promoted pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl to use location or clock signal Global Clock CLKCTRL_G29" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 0 0 } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl" } } } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 922 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583265901382 ""}  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 19678 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583265901382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Promoted node pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl Global Clock CLKCTRL_G28 " "Promoted pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl to use location or clock signal Global Clock CLKCTRL_G28" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34427 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583265901382 ""}  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 19678 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583265901382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "altera_internal_jtag~TCKUTAPclkctrl Global Clock " "Automatically promoted altera_internal_jtag~TCKUTAPclkctrl to use location or clock signal Global Clock" {  } { { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34414 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583265901382 ""}  } { { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 34005 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583265901382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1583265901382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 39031 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583265901382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 39058 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583265901382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 37810 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1583265901382 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1583265901382 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 38501 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583265901382 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1583265906565 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1583265906582 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1583265906586 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1583265906608 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1583265906630 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1583265906665 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1583265906666 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1583265906685 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1583265906685 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1583265907263 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1583265907263 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 10788 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1583265907263 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 4919 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1583265907263 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1583265907263 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] GPIO\[0\]~output " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"GPIO\[0\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 323 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1583265907323 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] HSMC_DAC_WRT_B~output " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"HSMC_DAC_WRT_B~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 323 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 113 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1583265907324 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] HSMC_DAC_WRT_A~output " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"HSMC_DAC_WRT_A~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 323 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 112 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1583265907324 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] HSMC_DAC_CLK_B~output " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"HSMC_DAC_CLK_B~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 323 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 108 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1583265907324 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] HSMC_DAC_CLK_A~output " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"HSMC_DAC_CLK_A~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 323 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 107 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1583265907324 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] HSMC_ADC_CLK_B~output " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"HSMC_ADC_CLK_B~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 323 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 100 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1583265907324 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] HSMC_ADC_CLK_A~output " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"HSMC_ADC_CLK_A~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 323 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 99 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1583265907324 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_P\[1\] " "Node \"PCIE_RX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583265909670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_P\[1\] " "Node \"PCIE_TX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1583265909670 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1583265909670 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583265909670 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1583265911810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1583265914776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583265915151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1583265915229 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1583265923281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583265923281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1583265924085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "93.09 " "Router is attempting to preserve 93.09 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1583265928438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X59_Y57 X69_Y68 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X59_Y57 to location X69_Y68" {  } { { "loc" "" { Generic "D:/cinnabon_fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X59_Y57 to location X69_Y68"} { { 12 { 0 ""} 59 57 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1583265929185 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1583265929185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1583265931238 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1583265931238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583265931245 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.88 " "Total time spent on timing analysis during the Fitter is 0.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1583265931691 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1583265934026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1583265935371 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1583265935378 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1583265936703 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583265939641 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1583265942951 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "119 Cyclone IV GX " "119 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL A15 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at A15" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 798 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 2.5 V V11 " "Pin CLOCK3_50 uses I/O standard 2.5 V at V11" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 799 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AK16 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AK16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 800 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AJ27 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AJ27" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 808 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL AF19 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at AF19" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 827 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL AG4 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 580 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL AF3 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 581 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL AH3 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 582 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL AE5 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at AE5" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 583 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL AH2 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at AH2" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 584 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL AE3 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 585 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL AH4 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 586 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL AE4 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 587 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AF18 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AF18" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 807 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AH27 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AH27" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 588 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AJ28 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AJ28" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 589 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AD24 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AD24" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 590 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AE18 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AE18" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 591 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL AD10 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AD10" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 607 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL AD9 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AD9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 608 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AE9 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AE9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 609 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AE8 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AE8" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 610 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL AE7 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AE7" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 611 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL AF7 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 612 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL AF6 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 613 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL AF9 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 614 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL AB13 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 615 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL AF13 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 616 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AF12 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 617 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AG9 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AG9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 618 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AA13 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 619 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AB11 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 620 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AA12 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 621 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AA15 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 622 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL AH11 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 623 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL AG11 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 624 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL AH12 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at AH12" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 625 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL AG12 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at AG12" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 626 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL AH13 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at AH13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 627 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL AG13 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at AG13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 628 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL AG14 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at AG14" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 629 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL AH14 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH14" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 630 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL AH9 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at AH9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 631 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL AK8 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at AK8" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 632 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL AG10 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL AK7 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK7" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 634 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL AH7 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at AH7" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 635 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL AK6 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at AK6" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL AJ6 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at AJ6" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 637 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL AK5 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at AK5" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 638 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[0\] 3.3-V LVTTL AK29 " "Pin FS_DQ\[0\] uses I/O standard 3.3-V LVTTL at AK29" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 673 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[1\] 3.3-V LVTTL AE23 " "Pin FS_DQ\[1\] uses I/O standard 3.3-V LVTTL at AE23" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 674 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[2\] 3.3-V LVTTL AH24 " "Pin FS_DQ\[2\] uses I/O standard 3.3-V LVTTL at AH24" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 675 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[3\] 3.3-V LVTTL AH23 " "Pin FS_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 676 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[4\] 3.3-V LVTTL AA21 " "Pin FS_DQ\[4\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 677 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[5\] 3.3-V LVTTL AE20 " "Pin FS_DQ\[5\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 678 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[6\] 3.3-V LVTTL Y19 " "Pin FS_DQ\[6\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 679 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[7\] 3.3-V LVTTL AA17 " "Pin FS_DQ\[7\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 680 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[8\] 3.3-V LVTTL AB17 " "Pin FS_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[8] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 681 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[9\] 3.3-V LVTTL Y18 " "Pin FS_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y18" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[9] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 682 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[10\] 3.3-V LVTTL AA20 " "Pin FS_DQ\[10\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[10] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 683 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[11\] 3.3-V LVTTL AE21 " "Pin FS_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[11] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 684 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[12\] 3.3-V LVTTL AH22 " "Pin FS_DQ\[12\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[12] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 685 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[13\] 3.3-V LVTTL AJ24 " "Pin FS_DQ\[13\] uses I/O standard 3.3-V LVTTL at AJ24" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[13] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 686 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[14\] 3.3-V LVTTL AE22 " "Pin FS_DQ\[14\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[14] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 687 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[15\] 3.3-V LVTTL AK28 " "Pin FS_DQ\[15\] uses I/O standard 3.3-V LVTTL at AK28" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[15] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 688 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[16\] 3.3-V LVTTL AK9 " "Pin FS_DQ\[16\] uses I/O standard 3.3-V LVTTL at AK9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[16] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 689 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[17\] 3.3-V LVTTL AJ10 " "Pin FS_DQ\[17\] uses I/O standard 3.3-V LVTTL at AJ10" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[17] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 690 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[18\] 3.3-V LVTTL AK11 " "Pin FS_DQ\[18\] uses I/O standard 3.3-V LVTTL at AK11" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[18] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 691 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[19\] 3.3-V LVTTL AK12 " "Pin FS_DQ\[19\] uses I/O standard 3.3-V LVTTL at AK12" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[19] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 692 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[20\] 3.3-V LVTTL AJ13 " "Pin FS_DQ\[20\] uses I/O standard 3.3-V LVTTL at AJ13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[20] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 693 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[21\] 3.3-V LVTTL AK15 " "Pin FS_DQ\[21\] uses I/O standard 3.3-V LVTTL at AK15" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[21] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 694 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[22\] 3.3-V LVTTL AC16 " "Pin FS_DQ\[22\] uses I/O standard 3.3-V LVTTL at AC16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[22] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 695 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[23\] 3.3-V LVTTL AH16 " "Pin FS_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[23] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 696 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[24\] 3.3-V LVTTL AG16 " "Pin FS_DQ\[24\] uses I/O standard 3.3-V LVTTL at AG16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[24] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 697 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[25\] 3.3-V LVTTL AD16 " "Pin FS_DQ\[25\] uses I/O standard 3.3-V LVTTL at AD16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[25] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 698 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[26\] 3.3-V LVTTL AJ15 " "Pin FS_DQ\[26\] uses I/O standard 3.3-V LVTTL at AJ15" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[26] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 699 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[27\] 3.3-V LVTTL AK14 " "Pin FS_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK14" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[27] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 700 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[28\] 3.3-V LVTTL AK13 " "Pin FS_DQ\[28\] uses I/O standard 3.3-V LVTTL at AK13" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[28] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 701 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[29\] 3.3-V LVTTL AJ12 " "Pin FS_DQ\[29\] uses I/O standard 3.3-V LVTTL at AJ12" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[29] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 702 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[30\] 3.3-V LVTTL AK10 " "Pin FS_DQ\[30\] uses I/O standard 3.3-V LVTTL at AK10" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[30] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 703 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[31\] 3.3-V LVTTL AJ9 " "Pin FS_DQ\[31\] uses I/O standard 3.3-V LVTTL at AJ9" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[31] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 704 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL F17 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at F17" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 707 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL D19 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at D19" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 708 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL K21 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL F19 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 710 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL K22 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 711 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL B21 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 712 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL C21 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 713 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL D22 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 714 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL D21 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 715 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL D23 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at D23" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 716 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL D24 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 717 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL B28 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at B28" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 718 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL C25 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at C25" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 719 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL C26 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at C26" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 720 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL D28 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at D28" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 721 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL D25 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at D25" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 722 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL F20 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at F20" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 723 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL E21 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at E21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 724 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL F23 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at F23" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 725 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL G20 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 726 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL F22 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 727 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL G22 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 728 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL G24 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at G24" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 729 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL G23 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at G23" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 730 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL A25 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at A25" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 731 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL A26 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at A26" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 732 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL A19 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at A19" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 733 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL A28 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at A28" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 734 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL A27 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at A27" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 735 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL B30 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at B30" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 736 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AG28 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AG28" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 737 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AG26 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 738 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL Y21 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 739 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL G16 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 472 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL D18 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at D18" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 473 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL F18 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at F18" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 474 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL AJ16 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at AJ16" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 797 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1583265943217 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1583265943217 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "115 " "Following 115 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 580 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 581 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 582 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 583 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 584 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 585 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 586 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 587 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 807 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 588 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 589 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 590 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 591 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 607 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 608 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 609 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 610 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 611 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 612 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 613 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 614 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 615 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 616 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 617 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 618 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 619 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 620 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 621 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 622 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 623 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 624 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 625 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 626 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 627 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 628 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 629 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 630 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 631 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 632 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 634 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 635 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 637 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 638 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[0\] a permanently disabled " "Pin FS_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 673 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[1\] a permanently disabled " "Pin FS_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 674 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[2\] a permanently disabled " "Pin FS_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 675 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[3\] a permanently disabled " "Pin FS_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 676 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[4\] a permanently disabled " "Pin FS_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 677 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[5\] a permanently disabled " "Pin FS_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 678 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[6\] a permanently disabled " "Pin FS_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 679 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[7\] a permanently disabled " "Pin FS_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 680 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[8\] a permanently disabled " "Pin FS_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[8] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 681 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[9\] a permanently disabled " "Pin FS_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[9] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 682 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[10\] a permanently disabled " "Pin FS_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[10] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 683 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[11\] a permanently disabled " "Pin FS_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[11] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 684 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[12\] a permanently disabled " "Pin FS_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[12] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 685 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[13\] a permanently disabled " "Pin FS_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[13] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 686 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[14\] a permanently disabled " "Pin FS_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[14] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 687 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[15\] a permanently disabled " "Pin FS_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[15] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 688 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[16\] a permanently disabled " "Pin FS_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[16] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 689 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[17\] a permanently disabled " "Pin FS_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[17] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 690 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[18\] a permanently disabled " "Pin FS_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[18] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 691 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[19\] a permanently disabled " "Pin FS_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[19] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 692 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[20\] a permanently disabled " "Pin FS_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[20] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 693 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[21\] a permanently disabled " "Pin FS_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[21] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 694 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[22\] a permanently disabled " "Pin FS_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[22] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 695 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[23\] a permanently disabled " "Pin FS_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[23] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 696 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[24\] a permanently disabled " "Pin FS_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[24] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 697 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[25\] a permanently disabled " "Pin FS_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[25] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 698 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[26\] a permanently disabled " "Pin FS_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[26] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 699 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[27\] a permanently disabled " "Pin FS_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[27] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 700 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[28\] a permanently disabled " "Pin FS_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[28] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 701 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[29\] a permanently disabled " "Pin FS_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[29] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 702 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[30\] a permanently disabled " "Pin FS_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[30] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 703 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[31\] a permanently disabled " "Pin FS_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FS_DQ[31] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 704 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 707 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 708 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 710 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 711 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 712 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 713 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 714 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 715 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 716 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 717 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 718 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 719 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 720 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 721 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 722 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 723 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 724 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 725 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 726 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 727 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 728 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 729 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 730 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 731 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 732 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 733 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 734 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 735 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 736 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 737 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 738 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 739 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_ADA_SDA a permanently disabled " "Pin HSMC_ADA_SDA has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HSMC_ADA_SDA } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_ADA_SDA" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 834 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently enabled " "Pin GPIO\[0\] has a permanently enabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 472 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently enabled " "Pin GPIO\[2\] has a permanently enabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 473 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently enabled " "Pin GPIO\[3\] has a permanently enabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 474 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FAN_CTRL a permanently disabled " "Pin FAN_CTRL has a permanently disabled output enable" {  } { { "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FAN_CTRL } } } { "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/cinnabon_fpga/" { { 0 { 0 ""} 0 796 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1583265943225 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1583265943225 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cinnabon_fpga/cinnabon_fpga.fit.smsg " "Generated suppressed messages file D:/cinnabon_fpga/cinnabon_fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1583265944103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6118 " "Peak virtual memory: 6118 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583265947202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 15:05:47 2020 " "Processing ended: Tue Mar 03 15:05:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583265947202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583265947202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583265947202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1583265947202 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1583265948418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583265948422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 15:05:48 2020 " "Processing started: Tue Mar 03 15:05:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583265948422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1583265948422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cinnabon_fpga -c cinnabon_fpga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cinnabon_fpga -c cinnabon_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1583265948422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1583265949162 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1583265954780 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1583265954922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583265955423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 15:05:55 2020 " "Processing ended: Tue Mar 03 15:05:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583265955423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583265955423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583265955423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1583265955423 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1583265956228 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1583265956911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583265956915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 15:05:56 2020 " "Processing started: Tue Mar 03 15:05:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583265956915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265956915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cinnabon_fpga -c cinnabon_fpga " "Command: quartus_sta cinnabon_fpga -c cinnabon_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265956915 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1583265957002 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add 3 " "Ignored 3 assignments for entity \"add\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity add -sip cores/add/add.sip -library lib_add " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity add -sip cores/add/add.sip -library lib_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1583265957682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity add -sip cores/add/add.sip -library lib_add " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity add -sip cores/add/add.sip -library lib_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1583265957682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity add -sip cores/add/add.sip -library lib_add " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity add -sip cores/add/add.sip -library lib_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1583265957682 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265957682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265957825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265957825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265957870 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265957870 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583265959025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583265959025 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583265959025 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959025 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_fpga.SDC " "Reading SDC File: 'cinnabon_fpga.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959088 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_100\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_100\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_100\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_100\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583265959102 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959102 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959104 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959111 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583265959253 ""}  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583265959258 ""}  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583265959262 ""}  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959262 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583265959262 ""}  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959262 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~24\|combout " "Node \"uuu\|Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959300 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~24\|datad " "Node \"uuu\|Add0~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959300 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959300 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~22\|combout " "Node \"uuu\|Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959300 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~22\|dataa " "Node \"uuu\|Add0~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959300 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959300 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~20\|combout " "Node \"uuu\|Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~20\|datab " "Node \"uuu\|Add0~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~18\|combout " "Node \"uuu\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~18\|datab " "Node \"uuu\|Add0~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~16\|combout " "Node \"uuu\|Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~16\|datab " "Node \"uuu\|Add0~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~14\|datab " "Node \"uuu\|Add0~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~14\|combout " "Node \"uuu\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~12\|dataa " "Node \"uuu\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~12\|combout " "Node \"uuu\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~10\|dataa " "Node \"uuu\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~10\|combout " "Node \"uuu\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~8\|datab " "Node \"uuu\|Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~8\|combout " "Node \"uuu\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~6\|dataa " "Node \"uuu\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~6\|combout " "Node \"uuu\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~4\|datab " "Node \"uuu\|Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~4\|combout " "Node \"uuu\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~2\|datab " "Node \"uuu\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~2\|combout " "Node \"uuu\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~0\|datab " "Node \"uuu\|Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~0\|combout " "Node \"uuu\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959302 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959302 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|rw_buffed_address~2\|combout " "Node \"uuu\|rw_buffed_address~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959303 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|rw_buffed_address~2\|datac " "Node \"uuu\|rw_buffed_address~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583265959303 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959303 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583265959314 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959314 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959314 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959314 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout " "Ignoring clock spec: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959314 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Clock derived from ignored clock: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "Ignoring clock spec: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Reason: Clock derived from ignored clock: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959314 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583265959314 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959314 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959314 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583265959314 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959314 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583265959314 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959367 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583265959385 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583265959385 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583265959385 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583265959385 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959385 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1583265959386 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1583265959430 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1583265959486 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.720 " "Worst-case setup slack is -0.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.720              -7.285 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.720              -7.285 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.536               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.536               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.660               0.000 CLOCK_50  " "   13.660               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.941               0.000 altera_reserved_tck  " "   43.941               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.303               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.318               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 altera_reserved_tck  " "    0.395               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 CLOCK_50  " "    0.396               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.082 " "Worst-case recovery slack is 95.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.082               0.000 altera_reserved_tck  " "   95.082               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.191 " "Worst-case removal slack is 1.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.191               0.000 altera_reserved_tck  " "    1.191               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.307 " "Worst-case minimum pulse width slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.307               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.619               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.619               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.663               0.000 CLOCK_50  " "    9.663               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.724               0.000 altera_reserved_tck  " "   49.724               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265959541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959541 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583265959729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583265959729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583265959729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583265959729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.718 ns " "Worst Case Available Settling Time: 6.718 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583265959729 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583265959729 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959729 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1583265959740 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265959796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961179 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583265961669 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961669 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961669 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961669 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout " "Ignoring clock spec: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961669 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Clock derived from ignored clock: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "Ignoring clock spec: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Reason: Clock derived from ignored clock: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961669 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583265961669 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961669 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961669 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583265961669 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961669 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583265961669 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961669 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961678 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583265961692 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583265961692 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583265961692 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583265961692 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961692 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1583265961727 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.265 " "Worst-case setup slack is -0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265              -1.462 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.265              -1.462 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.553               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.553               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.218               0.000 CLOCK_50  " "   14.218               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.362               0.000 altera_reserved_tck  " "   44.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.305               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.324               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 altera_reserved_tck  " "    0.346               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK_50  " "    0.354               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.548 " "Worst-case recovery slack is 95.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.548               0.000 altera_reserved_tck  " "   95.548               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.092 " "Worst-case removal slack is 1.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.092               0.000 altera_reserved_tck  " "    1.092               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.351 " "Worst-case minimum pulse width slack is 0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.351               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.626               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.626               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.649               0.000 CLOCK_50  " "    9.649               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.717               0.000 altera_reserved_tck  " "   49.717               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265961779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961779 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583265961970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583265961970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583265961970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583265961970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.138 ns " "Worst Case Available Settling Time: 7.138 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583265961970 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583265961970 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265961970 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1583265961983 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583265962335 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265962335 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265962335 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265962335 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout " "Ignoring clock spec: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265962335 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Clock derived from ignored clock: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "Ignoring clock spec: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Reason: Clock derived from ignored clock: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265962335 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583265962336 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265962336 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265962336 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583265962336 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265962336 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583265962336 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265962336 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265962344 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583265962357 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583265962357 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583265962357 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583265962357 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265962357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.703 " "Worst-case setup slack is 1.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.703               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.703               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.764               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   10.764               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.618               0.000 CLOCK_50  " "   16.618               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.278               0.000 altera_reserved_tck  " "   47.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265962377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.117               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.126               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 altera_reserved_tck  " "    0.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265962394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.325 " "Worst-case recovery slack is 97.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.325               0.000 altera_reserved_tck  " "   97.325               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265962406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.555 " "Worst-case removal slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 altera_reserved_tck  " "    0.555               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265962417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.731 " "Worst-case minimum pulse width slack is 1.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.731               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.731               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.729               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.729               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.249               0.000 CLOCK_50  " "    9.249               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.416               0.000 altera_reserved_tck  " "   49.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583265962429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265962429 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583265962639 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583265962639 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583265962639 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583265962639 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.333 ns " "Worst Case Available Settling Time: 9.333 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583265962639 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583265962639 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265962639 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265963397 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265963399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 111 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5083 " "Peak virtual memory: 5083 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583265963726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 15:06:03 2020 " "Processing ended: Tue Mar 03 15:06:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583265963726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583265963726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583265963726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265963726 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583265965051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583265965056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 15:06:04 2020 " "Processing started: Tue Mar 03 15:06:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583265965056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1583265965056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cinnabon_fpga -c cinnabon_fpga " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cinnabon_fpga -c cinnabon_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1583265965056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1583265965950 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1583265967932 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cinnabon_fpga_7_1200mv_85c_slow.svo D:/cinnabon_fpga/sim/modelsim/ simulation " "Generated file cinnabon_fpga_7_1200mv_85c_slow.svo in folder \"D:/cinnabon_fpga/sim/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1583265976469 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1583265976616 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cinnabon_fpga_7_1200mv_0c_slow.svo D:/cinnabon_fpga/sim/modelsim/ simulation " "Generated file cinnabon_fpga_7_1200mv_0c_slow.svo in folder \"D:/cinnabon_fpga/sim/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1583265985275 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1583265985430 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cinnabon_fpga_min_1200mv_0c_fast.svo D:/cinnabon_fpga/sim/modelsim/ simulation " "Generated file cinnabon_fpga_min_1200mv_0c_fast.svo in folder \"D:/cinnabon_fpga/sim/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1583265994004 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1583265994170 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cinnabon_fpga.svo D:/cinnabon_fpga/sim/modelsim/ simulation " "Generated file cinnabon_fpga.svo in folder \"D:/cinnabon_fpga/sim/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1583266002675 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cinnabon_fpga_7_1200mv_85c_v_slow.sdo D:/cinnabon_fpga/sim/modelsim/ simulation " "Generated file cinnabon_fpga_7_1200mv_85c_v_slow.sdo in folder \"D:/cinnabon_fpga/sim/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1583266004415 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cinnabon_fpga_7_1200mv_0c_v_slow.sdo D:/cinnabon_fpga/sim/modelsim/ simulation " "Generated file cinnabon_fpga_7_1200mv_0c_v_slow.sdo in folder \"D:/cinnabon_fpga/sim/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1583266006179 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cinnabon_fpga_min_1200mv_0c_v_fast.sdo D:/cinnabon_fpga/sim/modelsim/ simulation " "Generated file cinnabon_fpga_min_1200mv_0c_v_fast.sdo in folder \"D:/cinnabon_fpga/sim/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1583266007977 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cinnabon_fpga_v.sdo D:/cinnabon_fpga/sim/modelsim/ simulation " "Generated file cinnabon_fpga_v.sdo in folder \"D:/cinnabon_fpga/sim/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1583266009759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 5 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583266011842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 15:06:51 2020 " "Processing ended: Tue Mar 03 15:06:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583266011842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583266011842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583266011842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1583266011842 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 443 s " "Quartus Prime Full Compilation was successful. 0 errors, 443 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1583266012662 ""}
