
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/alinx/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/alinx/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'alinx' on host 'alinx-System-Product-Name' (Linux_x86_64 version 5.4.0-164-generic) on Fri Nov 10 17:56:04 CST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/media/alinx/nvme4t/yang/course_s3_tcl/ax7035/07_edge_detector/vivado/auto_create_project/ip/hls/edge_detector'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project edge_detector 
INFO: [HLS 200-10] Creating and opening project '/media/alinx/nvme4t/yang/course_s3_tcl/ax7035/07_edge_detector/vivado/auto_create_project/ip/hls/edge_detector/edge_detector'.
INFO: [HLS 200-1510] Running: set_top edge_detector 
INFO: [HLS 200-1510] Running: add_files source/edge_detector.cpp -cflags -I/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include -std=c++0x 
INFO: [HLS 200-10] Adding design file 'source/edge_detector.cpp' to the project
INFO: [HLS 200-1510] Running: add_files source/edge_detector.h 
INFO: [HLS 200-10] Adding design file 'source/edge_detector.h' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/media/alinx/nvme4t/yang/course_s3_tcl/ax7035/07_edge_detector/vivado/auto_create_project/ip/hls/edge_detector/edge_detector/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-2 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-2'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] Analyzing design file 'source/edge_detector.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_reshape' is ignored (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_video_mem.hpp:759:47)
WARNING: [HLS 207-5544] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (source/edge_detector.cpp:159:50)
WARNING: [HLS 207-5544] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (source/edge_detector.cpp:161:50)
WARNING: [HLS 207-5544] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (source/edge_detector.cpp:163:50)
WARNING: [HLS 207-5544] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (source/edge_detector.cpp:165:40)
WARNING: [HLS 207-5544] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (source/edge_detector.cpp:167:50)
WARNING: [HLS 207-5544] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (source/edge_detector.cpp:169:50)
WARNING: [HLS 207-5544] Invalid variable in '#pragma HLS stream': expect variable to have 'hls::stream or array' type (source/edge_detector.cpp:171:40)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (source/edge_detector.cpp:177:52)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file source/edge_detector.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/home/alinx/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_axi_sdata.h:51:45)
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/home/alinx/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_axi_sdata.h:61:23)
WARNING: [HLS 207-5292] unused parameter 'src' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:1530:34)
WARNING: [HLS 207-5292] unused parameter 't1' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:45:52)
WARNING: [HLS 207-5292] unused parameter 'm1' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:48:52)
WARNING: [HLS 207-5292] unused parameter 'b1' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:51:52)
WARNING: [HLS 207-5292] unused parameter 'm0' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:95:52)
WARNING: [HLS 207-5292] unused parameter 'm1' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:96:52)
WARNING: [HLS 207-5292] unused parameter 'm2' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:97:52)
WARNING: [HLS 207-5292] unused parameter 'src_buf3' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:573:54)
WARNING: [HLS 207-5292] unused parameter 'src_buf4' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:1267:54)
WARNING: [HLS 207-5292] unused parameter '_src_mat' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:1564:72)
WARNING: [HLS 207-5292] unused parameter 'read_index' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:1580:26)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.46 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.06 seconds; current allocated memory: 1.357 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 29,887 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /media/alinx/nvme4t/yang/course_s3_tcl/ax7035/07_edge_detector/vivado/auto_create_project/ip/hls/edge_detector/edge_detector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,871 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /media/alinx/nvme4t/yang/course_s3_tcl/ax7035/07_edge_detector/vivado/auto_create_project/ip/hls/edge_detector/edge_detector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 735 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /media/alinx/nvme4t/yang/course_s3_tcl/ax7035/07_edge_detector/vivado/auto_create_project/ip/hls/edge_detector/edge_detector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 888 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /media/alinx/nvme4t/yang/course_s3_tcl/ax7035/07_edge_detector/vivado/auto_create_project/ip/hls/edge_detector/edge_detector/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:652:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat()', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:652:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:657:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat()' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_structs.hpp:657:2)
INFO: [HLS 214-131] Inlining function 'CalculateGRAY(unsigned char, unsigned char, unsigned char)' into 'void xfrgb2gray<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&)' (source/edge_detector.cpp:71:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:272:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:271:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:261:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:260:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:257:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:256:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::xFSobelFilter3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:447:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::xFSobelFilter3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:446:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::ProcessSobel3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, StreamType<1>::name (*) [(1920) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' into 'void xf::cv::xFSobelFilter3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:392:9)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()' into 'edge_detector(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_uint<8>)' (source/edge_detector.cpp:158:43)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()' into 'edge_detector(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_uint<8>)' (source/edge_detector.cpp:160:43)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat()' into 'edge_detector(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_uint<8>)' (source/edge_detector.cpp:162:43)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat()' into 'edge_detector(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_uint<8>)' (source/edge_detector.cpp:164:43)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat()' into 'edge_detector(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_uint<8>)' (source/edge_detector.cpp:166:43)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat()' into 'edge_detector(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_uint<8>)' (source/edge_detector.cpp:168:43)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat()' into 'edge_detector(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, ap_uint<8>)' (source/edge_detector.cpp:170:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_325_1' is marked as complete unroll implied by the pipeline pragma (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_utility.hpp:325:23)
INFO: [HLS 214-291] Loop 'Compute_Grad_Loop' is marked as complete unroll implied by the pipeline pragma (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:153:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_1' is marked as complete unroll implied by the pipeline pragma (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:158:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_325_1' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_utility.hpp:325:23) in function 'xf::cv::xFSobelFilter3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920, false>' completely with a factor of 1 (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:310:0)
INFO: [HLS 214-186] Unrolling loop 'Compute_Grad_Loop' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:153:5) in function 'xf::cv::xFSobel3x3<1, 1, 0, 0>' completely with a factor of 1 (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_1' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:158:20) in function 'xf::cv::xFSobel3x3<1, 1, 0, 0>' completely with a factor of 1 (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:138:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<16, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<24>)' into 'int xf::cv::AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_infra.hpp:101:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<16, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xfrgb2gray<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&)' (source/edge_detector.cpp:59:0)
INFO: [HLS 214-178] Inlining function 'ExtractPixel(ap_uint<24>&, ap_uint<8>*)' into 'void xfrgb2gray<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&)' (source/edge_detector.cpp:59:0)
INFO: [HLS 214-178] Inlining function 'saturate_cast(int, int)' into 'void xfrgb2gray<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&)' (source/edge_detector.cpp:59:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<8>)' into 'void xfrgb2gray<1080, 1920>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&)' (source/edge_detector.cpp:59:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::xFSobelFilter3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:310:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<8>)' into 'void xf::cv::xFSobelFilter3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920, false>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:310:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void AddWeightedKernel<1080, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, float, xf::cv::Mat<0, 1080, 1920, 1, 2>&, float, float, xf::cv::Mat<0, 1080, 1920, 1, 2>&)' (source/edge_detector.cpp:87:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<8>)' into 'void AddWeightedKernel<1080, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, float, xf::cv::Mat<0, 1080, 1920, 1, 2>&, float, float, xf::cv::Mat<0, 1080, 1920, 1, 2>&)' (source/edge_detector.cpp:87:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void thresholding<1080, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, ap_uint<8>&)' (source/edge_detector.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<8>)' into 'void thresholding<1080, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, ap_uint<8>&)' (source/edge_detector.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xfgray2rgb<1080, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/edge_detector.cpp:130:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<16, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<24>)' into 'void xfgray2rgb<1080, 1920>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, xf::cv::Mat<16, 1080, 1920, 1, 2>&)' (source/edge_detector.cpp:130:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<16, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'int xf::cv::xfMat2AXIvideo<24, 16, 1080, 1920, 1, 2>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&)' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/common/xf_infra.hpp:181:0)
INFO: [HLS 214-248] Applying array_partition to 'GradientValuesX': Complete partitioning on dimension 1. (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:319:5)
INFO: [HLS 214-248] Applying array_partition to 'GradientValuesY': Complete partitioning on dimension 1. (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:321:5)
INFO: [HLS 214-248] Applying array_partition to 'src_buf1': Complete partitioning on dimension 1. (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:328:5)
INFO: [HLS 214-248] Applying array_partition to 'src_buf2': Complete partitioning on dimension 1. (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:329:9)
INFO: [HLS 214-248] Applying array_partition to 'src_buf3': Complete partitioning on dimension 1. (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:330:9)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 1. (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:339:46)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations.
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:337:47)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.91 seconds. CPU system time: 0.44 seconds. Elapsed time: 6.79 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.361 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] source/edge_detector.cpp:8: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.366 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_67_2' (source/edge_detector.cpp:67) in function 'xfrgb2gray<1080, 1920>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_432_2' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:432) in function 'xf::cv::xFSobelFilter3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920, false>' automatically.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 in function 'xf::cv::xFSobelFilter3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920, false>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_67_2' (source/edge_detector.cpp:67) in function 'xfrgb2gray<1080, 1920>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_432_2' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:432) in function 'xf::cv::xFSobelFilter3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920, false>' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_6_1' (source/edge_detector.cpp:6) in function 'xfrgb2gray<1080, 1920>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_432_2' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:432) in function 'xf::cv::xFSobelFilter3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920, false>' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'value' (source/edge_detector.cpp:63) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'edge_detector' (source/edge_detector.cpp:150:1), detected/extracted 8 process function(s): 
	 'Block_entry1_proc'
	 'xf::cv::AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>'
	 'xfrgb2gray<1080, 1920>'
	 'xf::cv::xFSobelFilter3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920, false>'
	 'AddWeightedKernel<1080, 1920>'
	 'thresholding<1080, 1920>'
	 'xfgray2rgb<1080, 1920>'
	 'xf::cv::xfMat2AXIvideo<24, 16, 1080, 1920, 1, 2>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:95:52) to (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:127:1) in function 'xf::cv::xFGradientY3x3<0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:45:52) to (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:80:1) in function 'xf::cv::xFGradientX3x3<0, 0>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.391 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_1' (source/edge_detector.cpp:65:19) in function 'xfrgb2gray<1080, 1920>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_135_1' (source/edge_detector.cpp:135:20) in function 'xfgray2rgb<1080, 1920>'.
WARNING: [HLS 200-960] Cannot flatten loop 'Row_Loop' (/media/alinx/nvme4t/yang/Vitis_Libraries-main/vision/L1/include/imgproc/xf_sobel.hpp:366:5) in function 'xf::cv::xFSobelFilter3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920, false>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_1' (source/edge_detector.cpp:23:20) in function 'thresholding<1080, 1920>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_3' (source/edge_detector.cpp:35:20) in function 'thresholding<1080, 1920>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_1' (source/edge_detector.cpp:101:20) in function 'AddWeightedKernel<1080, 1920>'.
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for edge_detector because Block_entry1_proc has non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.564 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'edge_detector' ...
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_start_hunt' to 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_col_zxi2mat' to 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_last_hunt' to 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2xfMat<24, 16, 1080, 1920, 1, 2>' to 'AXIvideo2xfMat_24_16_1080_1920_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfrgb2gray<1080, 1920>' to 'xfrgb2gray_1080_1920_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFGradientX3x3<0, 0>' to 'xFGradientX3x3_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFGradientY3x3<0, 0>' to 'xFGradientY3x3_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFSobel3x3<1, 1, 0, 0>' to 'xFSobel3x3_1_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFSobelFilter3x3<0, 0, 1080, 1920, 1, 0, 0, 1, 2, 2, 2, 1, 1, 1920, false>' to 'xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_2_2_2_1_1_1920_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'AddWeightedKernel<1080, 1920>' to 'AddWeightedKernel_1080_1920_s'.
WARNING: [SYN 201-103] Legalizing function name 'thresholding<1080, 1920>_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_37_4' to 'thresholding_1080_1920_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_37_4'.
WARNING: [SYN 201-103] Legalizing function name 'thresholding<1080, 1920>_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_25_2' to 'thresholding_1080_1920_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_25_2'.
WARNING: [SYN 201-103] Legalizing function name 'thresholding<1080, 1920>' to 'thresholding_1080_1920_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfgray2rgb<1080, 1920>' to 'xfgray2rgb_1080_1920_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2AXIvideo<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_col_mat2axi' to 'xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2AXIvideo<24, 16, 1080, 1920, 1, 2>' to 'xfMat2AXIvideo_24_16_1080_1920_1_2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.564 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_start_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_start_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.566 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.566 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_zxi2mat'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_zxi2mat'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.566 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.566 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_last_hunt'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_last_hunt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.566 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.566 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat_24_16_1080_1920_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfrgb2gray_1080_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1_VITIS_LOOP_67_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_65_1_VITIS_LOOP_67_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Clear_Row_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Clear_Row_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFGradientX3x3_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFGradientX3x3<0, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'xFGradientX3x3<0, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.567 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFGradientY3x3_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFGradientY3x3<0, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'xFGradientY3x3<0, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobel3x3_1_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFSobel3x3<1, 1, 0, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'xFSobel3x3<1, 1, 0, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.568 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.569 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_2_2_2_1_1_1920_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.569 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddWeightedKernel_1080_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1_VITIS_LOOP_103_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_101_1_VITIS_LOOP_103_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'thresholding_1080_1920_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_37_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_3_VITIS_LOOP_37_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_35_3_VITIS_LOOP_37_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'thresholding_1080_1920_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1_VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_1_VITIS_LOOP_25_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.571 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'thresholding_1080_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.571 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfgray2rgb_1080_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1_VITIS_LOOP_137_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_135_1_VITIS_LOOP_137_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.571 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col_mat2axi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_col_mat2axi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.571 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2AXIvideo_24_16_1080_1920_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.571 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO threshold_1_channel (from Block_entry1_proc_U0 to thresholding_1080_1920_U0) to 5 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.572 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.572 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.572 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_start_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.572 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat' pipeline 'loop_col_zxi2mat' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_col_zxi2mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.573 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_24_16_1080_1920_1_2_Pipeline_loop_last_hunt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat_24_16_1080_1920_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat_24_16_1080_1920_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfrgb2gray_1080_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfrgb2gray_1080_1920_s' pipeline 'VITIS_LOOP_65_1_VITIS_LOOP_67_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_12ns_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_15ns_22ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfrgb2gray_1080_1920_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop' pipeline 'Clear_Row_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFGradientX3x3_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFGradientX3x3_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFGradientY3x3_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFGradientY3x3_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobel3x3_1_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobel3x3_1_1_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.579 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Col_Loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFSobelFilter3x3_Pipeline_Col_Loop' pipeline 'Col_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_Pipeline_Col_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_2_2_2_1_1_1920_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_2_2_2_1_1_1920_false_s_buf_RAM_S2P_BRAM_1R1W' to 'xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_2_2_2_1_1_1920_false_s_buf_RAM_S2P_BRAbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_2_2_2_1_1_1920_false_s_buf_1_RAM_S2P_BRAM_1R1W' to 'xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_2_2_2_1_1_1920_false_s_buf_1_RAM_S2P_Bcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_2_2_2_1_1_1920_false_s_buf_2_RAM_S2P_BRAM_1R1W' to 'xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_2_2_2_1_1_1920_false_s_buf_2_RAM_S2P_BdEe' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_2_2_2_1_1_1920_false_s'.
INFO: [RTMG 210-278] Implementing memory 'edge_detector_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_2_2_2_1_1_1920_false_s_buf_RAM_S2P_BRAbkb' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddWeightedKernel_1080_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AddWeightedKernel_1080_1920_s' pipeline 'VITIS_LOOP_101_1_VITIS_LOOP_103_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddWeightedKernel_1080_1920_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'thresholding_1080_1920_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_37_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'thresholding_1080_1920_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_37_4' pipeline 'VITIS_LOOP_35_3_VITIS_LOOP_37_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'thresholding_1080_1920_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_37_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.585 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'thresholding_1080_1920_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'thresholding_1080_1920_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_25_2' pipeline 'VITIS_LOOP_23_1_VITIS_LOOP_25_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'thresholding_1080_1920_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_25_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.585 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'thresholding_1080_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'thresholding_1080_1920_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfgray2rgb_1080_1920_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfgray2rgb_1080_1920_s' pipeline 'VITIS_LOOP_135_1_VITIS_LOOP_137_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfgray2rgb_1080_1920_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi' pipeline 'loop_col_mat2axi' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.587 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2AXIvideo_24_16_1080_1920_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2AXIvideo_24_16_1080_1920_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detector/threshold' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'edge_detector' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detector'.
INFO: [RTMG 210-285] Implementing FIFO 'threshold_1_channel_U(edge_detector_fifo_w8_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcImg_data_U(edge_detector_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'grayImg_data_U(edge_detector_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sobelImg_x_data_U(edge_detector_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sobelImg_y_data_U(edge_detector_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sobelImg_data_U(edge_detector_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'thresholdImg_data_U(edge_detector_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgbSobel_data_U(edge_detector_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfrgb2gray_1080_1920_U0_U(edge_detector_start_for_xfrgb2gray_1080_1920_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_2_2_2_1_1_1920_false_U0_U(edge_detector_start_for_xFSobelFilter3x3_0_0_1080_1920_1_0_0_1_2_2_2_1_1_1920_false_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AddWeightedKernel_1080_1920_U0_U(edge_detector_start_for_AddWeightedKernel_1080_1920_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfgray2rgb_1080_1920_U0_U(edge_detector_start_for_xfgray2rgb_1080_1920_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0_U(edge_detector_start_for_xfMat2AXIvideo_24_16_1080_1920_1_2_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.590 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 1.606 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for edge_detector.
INFO: [VLOG 209-307] Generating Verilog RTL for edge_detector.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.83 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.08 seconds. CPU system time: 1.27 seconds. Elapsed time: 17.8 seconds; current allocated memory: 277.012 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script '/home/alinx/Xilinx/Vivado/2023.1/scripts/Vivado_init.tcl'
445 Beta devices matching pattern found, 56 enabled.
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alinx/Xilinx/Vivado/2023.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Nov 10 17:56:32 2023...
INFO: [HLS 200-802] Generated output file edge_detector/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8.5 seconds. CPU system time: 0.68 seconds. Elapsed time: 11.67 seconds; current allocated memory: 7.527 MB.
