0.6
2018.2
Jun 14 2018
20:41:02
E:/sandy/projects/co 2/mips/test/test.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v,1549652815,verilog,,,,ALU;ALUControl;Forwarding;INSmem;PC;control;control_mux;hazard;mips;regfile;signextend;stage1;stage2;stage3;stage4;stage5;tb_mips,,,,,,,,
