&&&& RUNNING TensorRT.trtexec [TensorRT v8502] # /usr/src/tensorrt/bin/trtexec --onnx=./onnx_files/superpoint.onnx --saveEngine=./trt_engine_files/superpoint.stereo.480x640.fp32.noDLA.engine --minShapes=image:2x1x480x640 --optShapes=image:2x1x480x640 --maxShapes=image:2x1x480x640 --useCudaGraph --verbose --warmUp=1000 --iterations=100 --duration=100
[02/16/2025-23:46:45] [I] === Model Options ===
[02/16/2025-23:46:45] [I] Format: ONNX
[02/16/2025-23:46:45] [I] Model: ./onnx_files/superpoint.onnx
[02/16/2025-23:46:45] [I] Output:
[02/16/2025-23:46:45] [I] === Build Options ===
[02/16/2025-23:46:45] [I] Max batch: explicit batch
[02/16/2025-23:46:45] [I] Memory Pools: workspace: default, dlaSRAM: default, dlaLocalDRAM: default, dlaGlobalDRAM: default
[02/16/2025-23:46:45] [I] minTiming: 1
[02/16/2025-23:46:45] [I] avgTiming: 8
[02/16/2025-23:46:45] [I] Precision: FP32
[02/16/2025-23:46:45] [I] LayerPrecisions: 
[02/16/2025-23:46:45] [I] Calibration: 
[02/16/2025-23:46:45] [I] Refit: Disabled
[02/16/2025-23:46:45] [I] Sparsity: Disabled
[02/16/2025-23:46:45] [I] Safe mode: Disabled
[02/16/2025-23:46:45] [I] DirectIO mode: Disabled
[02/16/2025-23:46:45] [I] Restricted mode: Disabled
[02/16/2025-23:46:45] [I] Build only: Disabled
[02/16/2025-23:46:45] [I] Save engine: ./trt_engine_files/superpoint.stereo.480x640.fp32.noDLA.engine
[02/16/2025-23:46:45] [I] Load engine: 
[02/16/2025-23:46:45] [I] Profiling verbosity: 0
[02/16/2025-23:46:45] [I] Tactic sources: Using default tactic sources
[02/16/2025-23:46:45] [I] timingCacheMode: local
[02/16/2025-23:46:45] [I] timingCacheFile: 
[02/16/2025-23:46:45] [I] Heuristic: Disabled
[02/16/2025-23:46:45] [I] Preview Features: Use default preview flags.
[02/16/2025-23:46:45] [I] Input(s)s format: fp32:CHW
[02/16/2025-23:46:45] [I] Output(s)s format: fp32:CHW
[02/16/2025-23:46:45] [I] Input build shape: image=2x1x480x640+2x1x480x640+2x1x480x640
[02/16/2025-23:46:45] [I] Input calibration shapes: model
[02/16/2025-23:46:45] [I] === System Options ===
[02/16/2025-23:46:45] [I] Device: 0
[02/16/2025-23:46:45] [I] DLACore: 
[02/16/2025-23:46:45] [I] Plugins:
[02/16/2025-23:46:45] [I] === Inference Options ===
[02/16/2025-23:46:45] [I] Batch: Explicit
[02/16/2025-23:46:45] [I] Input inference shape: image=2x1x480x640
[02/16/2025-23:46:45] [I] Iterations: 100
[02/16/2025-23:46:45] [I] Duration: 100s (+ 1000ms warm up)
[02/16/2025-23:46:45] [I] Sleep time: 0ms
[02/16/2025-23:46:45] [I] Idle time: 0ms
[02/16/2025-23:46:45] [I] Streams: 1
[02/16/2025-23:46:45] [I] ExposeDMA: Disabled
[02/16/2025-23:46:45] [I] Data transfers: Enabled
[02/16/2025-23:46:45] [I] Spin-wait: Disabled
[02/16/2025-23:46:45] [I] Multithreading: Disabled
[02/16/2025-23:46:45] [I] CUDA Graph: Enabled
[02/16/2025-23:46:45] [I] Separate profiling: Disabled
[02/16/2025-23:46:45] [I] Time Deserialize: Disabled
[02/16/2025-23:46:45] [I] Time Refit: Disabled
[02/16/2025-23:46:45] [I] NVTX verbosity: 0
[02/16/2025-23:46:45] [I] Persistent Cache Ratio: 0
[02/16/2025-23:46:45] [I] Inputs:
[02/16/2025-23:46:45] [I] === Reporting Options ===
[02/16/2025-23:46:45] [I] Verbose: Enabled
[02/16/2025-23:46:45] [I] Averages: 10 inferences
[02/16/2025-23:46:45] [I] Percentiles: 90,95,99
[02/16/2025-23:46:45] [I] Dump refittable layers:Disabled
[02/16/2025-23:46:45] [I] Dump output: Disabled
[02/16/2025-23:46:45] [I] Profile: Disabled
[02/16/2025-23:46:45] [I] Export timing to JSON file: 
[02/16/2025-23:46:45] [I] Export output to JSON file: 
[02/16/2025-23:46:45] [I] Export profile to JSON file: 
[02/16/2025-23:46:45] [I] 
[02/16/2025-23:46:45] [I] === Device Information ===
[02/16/2025-23:46:45] [I] Selected Device: Orin
[02/16/2025-23:46:45] [I] Compute Capability: 8.7
[02/16/2025-23:46:45] [I] SMs: 8
[02/16/2025-23:46:45] [I] Compute Clock Rate: 0.765 GHz
[02/16/2025-23:46:45] [I] Device Global Memory: 7336 MiB
[02/16/2025-23:46:45] [I] Shared Memory per SM: 164 KiB
[02/16/2025-23:46:45] [I] Memory Bus Width: 64 bits (ECC disabled)
[02/16/2025-23:46:45] [I] Memory Clock Rate: 0.765 GHz
[02/16/2025-23:46:45] [I] 
[02/16/2025-23:46:45] [I] TensorRT version: 8.5.2
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::BatchedNMSDynamic_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::BatchedNMS_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::BatchTilePlugin_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::Clip_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::CoordConvAC version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::CropAndResizeDynamic version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::CropAndResize version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::DecodeBbox3DPlugin version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::DetectionLayer_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::EfficientNMS_Explicit_TF_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::EfficientNMS_Implicit_TF_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::EfficientNMS_ONNX_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::EfficientNMS_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::FlattenConcat_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::GenerateDetection_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::GridAnchor_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::GridAnchorRect_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::GroupNorm version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::InstanceNormalization_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::InstanceNormalization_TRT version 2
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::LayerNorm version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::LReLU_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::MultilevelCropAndResize_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::MultilevelProposeROI_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::MultiscaleDeformableAttnPlugin_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::NMSDynamic_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::NMS_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::Normalize_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::PillarScatterPlugin version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::PriorBox_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::ProposalDynamic version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::ProposalLayer_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::Proposal version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::PyramidROIAlign_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::Region_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::Reorg_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::ResizeNearest_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::ROIAlign_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::RPROI_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::ScatterND version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::SeqLen2Spatial version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::SpecialSlice_TRT version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::SplitGeLU version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::Split version 1
[02/16/2025-23:46:45] [V] [TRT] Registered plugin creator - ::VoxelGeneratorPlugin version 1
[02/16/2025-23:46:46] [I] [TRT] [MemUsageChange] Init CUDA: CPU +220, GPU +0, now: CPU 249, GPU 3950 (MiB)
[02/16/2025-23:46:46] [V] [TRT] Trying to load shared library libnvinfer_builder_resource.so.8.5.2
[02/16/2025-23:46:46] [V] [TRT] Loaded shared library libnvinfer_builder_resource.so.8.5.2
[02/16/2025-23:46:48] [I] [TRT] [MemUsageChange] Init builder kernel library: CPU +302, GPU +283, now: CPU 574, GPU 4247 (MiB)
[02/16/2025-23:46:48] [I] Start parsing network model
[02/16/2025-23:46:48] [I] [TRT] ----------------------------------------------------------------
[02/16/2025-23:46:48] [I] [TRT] Input filename:   ./onnx_files/superpoint.onnx
[02/16/2025-23:46:48] [I] [TRT] ONNX IR version:  0.0.8
[02/16/2025-23:46:48] [I] [TRT] Opset version:    17
[02/16/2025-23:46:48] [I] [TRT] Producer name:    pytorch
[02/16/2025-23:46:48] [I] [TRT] Producer version: 2.0.0
[02/16/2025-23:46:48] [I] [TRT] Domain:           
[02/16/2025-23:46:48] [I] [TRT] Model version:    0
[02/16/2025-23:46:48] [I] [TRT] Doc string:       
[02/16/2025-23:46:48] [I] [TRT] ----------------------------------------------------------------
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::BatchedNMSDynamic_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::BatchedNMS_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::BatchTilePlugin_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::Clip_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::CoordConvAC version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::CropAndResizeDynamic version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::CropAndResize version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::DecodeBbox3DPlugin version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::DetectionLayer_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::EfficientNMS_Explicit_TF_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::EfficientNMS_Implicit_TF_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::EfficientNMS_ONNX_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::EfficientNMS_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::FlattenConcat_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::GenerateDetection_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::GridAnchor_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::GridAnchorRect_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::GroupNorm version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::InstanceNormalization_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::InstanceNormalization_TRT version 2
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::LayerNorm version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::LReLU_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::MultilevelCropAndResize_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::MultilevelProposeROI_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::MultiscaleDeformableAttnPlugin_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::NMSDynamic_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::NMS_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::Normalize_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::PillarScatterPlugin version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::PriorBox_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::ProposalDynamic version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::ProposalLayer_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::Proposal version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::PyramidROIAlign_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::Region_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::Reorg_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::ResizeNearest_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::ROIAlign_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::RPROI_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::ScatterND version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::SeqLen2Spatial version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::SpecialSlice_TRT version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::SplitGeLU version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::Split version 1
[02/16/2025-23:46:48] [V] [TRT] Plugin creator already registered - ::VoxelGeneratorPlugin version 1
[02/16/2025-23:46:48] [V] [TRT] Adding network input: image with dtype: float32, dimensions: (-1, 1, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: image for ONNX tensor: image
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: conv1a.weight
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: conv1a.bias
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: conv1b.weight
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: conv1b.bias
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: conv2a.weight
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: conv2a.bias
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: conv2b.weight
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: conv2b.bias
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: conv3a.weight
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: conv3a.bias
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: conv3b.weight
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: conv3b.bias
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: conv4a.weight
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: conv4a.bias
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: conv4b.weight
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: conv4b.bias
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: convPa.weight
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: convPa.bias
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: convPb.weight
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: convPb.bias
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: convDa.weight
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: convDa.bias
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: convDb.weight
[02/16/2025-23:46:48] [V] [TRT] Importing initializer: convDb.bias
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /conv1a/Conv [Conv]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: image
[02/16/2025-23:46:48] [V] [TRT] Searching for input: conv1a.weight
[02/16/2025-23:46:48] [V] [TRT] Searching for input: conv1a.bias
[02/16/2025-23:46:48] [V] [TRT] /conv1a/Conv [Conv] inputs: [image -> (-1, 1, -1, -1)[FLOAT]], [conv1a.weight -> (64, 1, 3, 3)[FLOAT]], [conv1a.bias -> (64)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Convolution input dimensions: (-1, 1, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /conv1a/Conv for ONNX node: /conv1a/Conv
[02/16/2025-23:46:48] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[02/16/2025-23:46:48] [V] [TRT] Convolution output dimensions: (-1, 64, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /conv1a/Conv_output_0 for ONNX tensor: /conv1a/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /conv1a/Conv [Conv] outputs: [/conv1a/Conv_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /relu/Relu [Relu]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /conv1a/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu/Relu [Relu] inputs: [/conv1a/Conv_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /relu/Relu for ONNX node: /relu/Relu
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /relu/Relu_output_0 for ONNX tensor: /relu/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu/Relu [Relu] outputs: [/relu/Relu_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /conv1b/Conv [Conv]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /relu/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: conv1b.weight
[02/16/2025-23:46:48] [V] [TRT] Searching for input: conv1b.bias
[02/16/2025-23:46:48] [V] [TRT] /conv1b/Conv [Conv] inputs: [/relu/Relu_output_0 -> (-1, 64, -1, -1)[FLOAT]], [conv1b.weight -> (64, 64, 3, 3)[FLOAT]], [conv1b.bias -> (64)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Convolution input dimensions: (-1, 64, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /conv1b/Conv for ONNX node: /conv1b/Conv
[02/16/2025-23:46:48] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[02/16/2025-23:46:48] [V] [TRT] Convolution output dimensions: (-1, 64, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /conv1b/Conv_output_0 for ONNX tensor: /conv1b/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /conv1b/Conv [Conv] outputs: [/conv1b/Conv_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /relu_1/Relu [Relu]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /conv1b/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu_1/Relu [Relu] inputs: [/conv1b/Conv_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /relu_1/Relu for ONNX node: /relu_1/Relu
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /relu_1/Relu_output_0 for ONNX tensor: /relu_1/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu_1/Relu [Relu] outputs: [/relu_1/Relu_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /pool/MaxPool [MaxPool]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /relu_1/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] /pool/MaxPool [MaxPool] inputs: [/relu_1/Relu_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /pool/MaxPool for ONNX node: /pool/MaxPool
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /pool/MaxPool_output_0 for ONNX tensor: /pool/MaxPool_output_0
[02/16/2025-23:46:48] [V] [TRT] /pool/MaxPool [MaxPool] outputs: [/pool/MaxPool_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /conv2a/Conv [Conv]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /pool/MaxPool_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: conv2a.weight
[02/16/2025-23:46:48] [V] [TRT] Searching for input: conv2a.bias
[02/16/2025-23:46:48] [V] [TRT] /conv2a/Conv [Conv] inputs: [/pool/MaxPool_output_0 -> (-1, 64, -1, -1)[FLOAT]], [conv2a.weight -> (64, 64, 3, 3)[FLOAT]], [conv2a.bias -> (64)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Convolution input dimensions: (-1, 64, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /conv2a/Conv for ONNX node: /conv2a/Conv
[02/16/2025-23:46:48] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[02/16/2025-23:46:48] [V] [TRT] Convolution output dimensions: (-1, 64, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /conv2a/Conv_output_0 for ONNX tensor: /conv2a/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /conv2a/Conv [Conv] outputs: [/conv2a/Conv_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /relu_2/Relu [Relu]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /conv2a/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu_2/Relu [Relu] inputs: [/conv2a/Conv_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /relu_2/Relu for ONNX node: /relu_2/Relu
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /relu_2/Relu_output_0 for ONNX tensor: /relu_2/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu_2/Relu [Relu] outputs: [/relu_2/Relu_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /conv2b/Conv [Conv]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /relu_2/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: conv2b.weight
[02/16/2025-23:46:48] [V] [TRT] Searching for input: conv2b.bias
[02/16/2025-23:46:48] [V] [TRT] /conv2b/Conv [Conv] inputs: [/relu_2/Relu_output_0 -> (-1, 64, -1, -1)[FLOAT]], [conv2b.weight -> (64, 64, 3, 3)[FLOAT]], [conv2b.bias -> (64)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Convolution input dimensions: (-1, 64, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /conv2b/Conv for ONNX node: /conv2b/Conv
[02/16/2025-23:46:48] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[02/16/2025-23:46:48] [V] [TRT] Convolution output dimensions: (-1, 64, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /conv2b/Conv_output_0 for ONNX tensor: /conv2b/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /conv2b/Conv [Conv] outputs: [/conv2b/Conv_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /relu_3/Relu [Relu]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /conv2b/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu_3/Relu [Relu] inputs: [/conv2b/Conv_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /relu_3/Relu for ONNX node: /relu_3/Relu
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /relu_3/Relu_output_0 for ONNX tensor: /relu_3/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu_3/Relu [Relu] outputs: [/relu_3/Relu_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /pool_1/MaxPool [MaxPool]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /relu_3/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] /pool_1/MaxPool [MaxPool] inputs: [/relu_3/Relu_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /pool_1/MaxPool for ONNX node: /pool_1/MaxPool
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /pool_1/MaxPool_output_0 for ONNX tensor: /pool_1/MaxPool_output_0
[02/16/2025-23:46:48] [V] [TRT] /pool_1/MaxPool [MaxPool] outputs: [/pool_1/MaxPool_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /conv3a/Conv [Conv]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /pool_1/MaxPool_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: conv3a.weight
[02/16/2025-23:46:48] [V] [TRT] Searching for input: conv3a.bias
[02/16/2025-23:46:48] [V] [TRT] /conv3a/Conv [Conv] inputs: [/pool_1/MaxPool_output_0 -> (-1, 64, -1, -1)[FLOAT]], [conv3a.weight -> (128, 64, 3, 3)[FLOAT]], [conv3a.bias -> (128)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Convolution input dimensions: (-1, 64, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /conv3a/Conv for ONNX node: /conv3a/Conv
[02/16/2025-23:46:48] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 128
[02/16/2025-23:46:48] [V] [TRT] Convolution output dimensions: (-1, 128, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /conv3a/Conv_output_0 for ONNX tensor: /conv3a/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /conv3a/Conv [Conv] outputs: [/conv3a/Conv_output_0 -> (-1, 128, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /relu_4/Relu [Relu]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /conv3a/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu_4/Relu [Relu] inputs: [/conv3a/Conv_output_0 -> (-1, 128, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /relu_4/Relu for ONNX node: /relu_4/Relu
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /relu_4/Relu_output_0 for ONNX tensor: /relu_4/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu_4/Relu [Relu] outputs: [/relu_4/Relu_output_0 -> (-1, 128, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /conv3b/Conv [Conv]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /relu_4/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: conv3b.weight
[02/16/2025-23:46:48] [V] [TRT] Searching for input: conv3b.bias
[02/16/2025-23:46:48] [V] [TRT] /conv3b/Conv [Conv] inputs: [/relu_4/Relu_output_0 -> (-1, 128, -1, -1)[FLOAT]], [conv3b.weight -> (128, 128, 3, 3)[FLOAT]], [conv3b.bias -> (128)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Convolution input dimensions: (-1, 128, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /conv3b/Conv for ONNX node: /conv3b/Conv
[02/16/2025-23:46:48] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 128
[02/16/2025-23:46:48] [V] [TRT] Convolution output dimensions: (-1, 128, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /conv3b/Conv_output_0 for ONNX tensor: /conv3b/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /conv3b/Conv [Conv] outputs: [/conv3b/Conv_output_0 -> (-1, 128, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /relu_5/Relu [Relu]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /conv3b/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu_5/Relu [Relu] inputs: [/conv3b/Conv_output_0 -> (-1, 128, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /relu_5/Relu for ONNX node: /relu_5/Relu
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /relu_5/Relu_output_0 for ONNX tensor: /relu_5/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu_5/Relu [Relu] outputs: [/relu_5/Relu_output_0 -> (-1, 128, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /pool_2/MaxPool [MaxPool]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /relu_5/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] /pool_2/MaxPool [MaxPool] inputs: [/relu_5/Relu_output_0 -> (-1, 128, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /pool_2/MaxPool for ONNX node: /pool_2/MaxPool
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /pool_2/MaxPool_output_0 for ONNX tensor: /pool_2/MaxPool_output_0
[02/16/2025-23:46:48] [V] [TRT] /pool_2/MaxPool [MaxPool] outputs: [/pool_2/MaxPool_output_0 -> (-1, 128, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /conv4a/Conv [Conv]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /pool_2/MaxPool_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: conv4a.weight
[02/16/2025-23:46:48] [V] [TRT] Searching for input: conv4a.bias
[02/16/2025-23:46:48] [V] [TRT] /conv4a/Conv [Conv] inputs: [/pool_2/MaxPool_output_0 -> (-1, 128, -1, -1)[FLOAT]], [conv4a.weight -> (128, 128, 3, 3)[FLOAT]], [conv4a.bias -> (128)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Convolution input dimensions: (-1, 128, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /conv4a/Conv for ONNX node: /conv4a/Conv
[02/16/2025-23:46:48] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 128
[02/16/2025-23:46:48] [V] [TRT] Convolution output dimensions: (-1, 128, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /conv4a/Conv_output_0 for ONNX tensor: /conv4a/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /conv4a/Conv [Conv] outputs: [/conv4a/Conv_output_0 -> (-1, 128, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /relu_6/Relu [Relu]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /conv4a/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu_6/Relu [Relu] inputs: [/conv4a/Conv_output_0 -> (-1, 128, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /relu_6/Relu for ONNX node: /relu_6/Relu
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /relu_6/Relu_output_0 for ONNX tensor: /relu_6/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu_6/Relu [Relu] outputs: [/relu_6/Relu_output_0 -> (-1, 128, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /conv4b/Conv [Conv]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /relu_6/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: conv4b.weight
[02/16/2025-23:46:48] [V] [TRT] Searching for input: conv4b.bias
[02/16/2025-23:46:48] [V] [TRT] /conv4b/Conv [Conv] inputs: [/relu_6/Relu_output_0 -> (-1, 128, -1, -1)[FLOAT]], [conv4b.weight -> (128, 128, 3, 3)[FLOAT]], [conv4b.bias -> (128)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Convolution input dimensions: (-1, 128, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /conv4b/Conv for ONNX node: /conv4b/Conv
[02/16/2025-23:46:48] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 128
[02/16/2025-23:46:48] [V] [TRT] Convolution output dimensions: (-1, 128, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /conv4b/Conv_output_0 for ONNX tensor: /conv4b/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /conv4b/Conv [Conv] outputs: [/conv4b/Conv_output_0 -> (-1, 128, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /relu_7/Relu [Relu]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /conv4b/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu_7/Relu [Relu] inputs: [/conv4b/Conv_output_0 -> (-1, 128, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /relu_7/Relu for ONNX node: /relu_7/Relu
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /relu_7/Relu_output_0 for ONNX tensor: /relu_7/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu_7/Relu [Relu] outputs: [/relu_7/Relu_output_0 -> (-1, 128, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /convPa/Conv [Conv]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /relu_7/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: convPa.weight
[02/16/2025-23:46:48] [V] [TRT] Searching for input: convPa.bias
[02/16/2025-23:46:48] [V] [TRT] /convPa/Conv [Conv] inputs: [/relu_7/Relu_output_0 -> (-1, 128, -1, -1)[FLOAT]], [convPa.weight -> (256, 128, 3, 3)[FLOAT]], [convPa.bias -> (256)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Convolution input dimensions: (-1, 128, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /convPa/Conv for ONNX node: /convPa/Conv
[02/16/2025-23:46:48] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[02/16/2025-23:46:48] [V] [TRT] Convolution output dimensions: (-1, 256, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /convPa/Conv_output_0 for ONNX tensor: /convPa/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /convPa/Conv [Conv] outputs: [/convPa/Conv_output_0 -> (-1, 256, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /relu_8/Relu [Relu]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /convPa/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu_8/Relu [Relu] inputs: [/convPa/Conv_output_0 -> (-1, 256, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /relu_8/Relu for ONNX node: /relu_8/Relu
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /relu_8/Relu_output_0 for ONNX tensor: /relu_8/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu_8/Relu [Relu] outputs: [/relu_8/Relu_output_0 -> (-1, 256, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /convPb/Conv [Conv]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /relu_8/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: convPb.weight
[02/16/2025-23:46:48] [V] [TRT] Searching for input: convPb.bias
[02/16/2025-23:46:48] [V] [TRT] /convPb/Conv [Conv] inputs: [/relu_8/Relu_output_0 -> (-1, 256, -1, -1)[FLOAT]], [convPb.weight -> (65, 256, 1, 1)[FLOAT]], [convPb.bias -> (65)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Convolution input dimensions: (-1, 256, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /convPb/Conv for ONNX node: /convPb/Conv
[02/16/2025-23:46:48] [V] [TRT] Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 65
[02/16/2025-23:46:48] [V] [TRT] Convolution output dimensions: (-1, 65, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /convPb/Conv_output_0 for ONNX tensor: /convPb/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /convPb/Conv [Conv] outputs: [/convPb/Conv_output_0 -> (-1, 65, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Softmax [Softmax]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /convPb/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /Softmax [Softmax] inputs: [/convPb/Conv_output_0 -> (-1, 65, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Softmax for ONNX node: /Softmax
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Softmax_output_0 for ONNX tensor: /Softmax_output_0
[02/16/2025-23:46:48] [V] [TRT] /Softmax [Softmax] outputs: [/Softmax_output_0 -> (-1, 65, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant [Constant] outputs: [/Constant_output_0 -> ()[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant_1 [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant_1 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant_1 [Constant] outputs: [/Constant_1_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant_2 [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant_2 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant_2 [Constant] outputs: [/Constant_2_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant_3 [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant_3 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant_3 [Constant] outputs: [/Constant_3_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant_4 [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant_4 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant_4 [Constant] outputs: [/Constant_4_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Slice [Slice]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Softmax_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_2_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_3_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_1_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_4_output_0
[02/16/2025-23:46:48] [V] [TRT] /Slice [Slice] inputs: [/Softmax_output_0 -> (-1, 65, -1, -1)[FLOAT]], [/Constant_2_output_0 -> (1)[INT32]], [/Constant_3_output_0 -> (1)[INT32]], [/Constant_1_output_0 -> (1)[INT32]], [/Constant_4_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Slice for ONNX node: /Slice
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Slice_output_0 for ONNX tensor: /Slice_output_0
[02/16/2025-23:46:48] [V] [TRT] /Slice [Slice] outputs: [/Slice_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Shape [Shape]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Slice_output_0
[02/16/2025-23:46:48] [V] [TRT] /Shape [Shape] inputs: [/Slice_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Shape for ONNX node: /Shape
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Shape_output_0 for ONNX tensor: /Shape_output_0
[02/16/2025-23:46:48] [V] [TRT] /Shape [Shape] outputs: [/Shape_output_0 -> (4)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant_5 [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant_5 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant_5 [Constant] outputs: [/Constant_5_output_0 -> ()[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Gather [Gather]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Shape_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_5_output_0
[02/16/2025-23:46:48] [V] [TRT] /Gather [Gather] inputs: [/Shape_output_0 -> (4)[INT32]], [/Constant_5_output_0 -> ()[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Constant_5_output_0 for ONNX node: /Constant_5_output_0
[02/16/2025-23:46:48] [V] [TRT] Using Gather axis: 0
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Gather for ONNX node: /Gather
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Gather_output_0 for ONNX tensor: /Gather_output_0
[02/16/2025-23:46:48] [V] [TRT] /Gather [Gather] outputs: [/Gather_output_0 -> ()[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Shape_1 [Shape]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Slice_output_0
[02/16/2025-23:46:48] [V] [TRT] /Shape_1 [Shape] inputs: [/Slice_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Shape_1 for ONNX node: /Shape_1
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Shape_1_output_0 for ONNX tensor: /Shape_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /Shape_1 [Shape] outputs: [/Shape_1_output_0 -> (4)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant_6 [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant_6 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant_6 [Constant] outputs: [/Constant_6_output_0 -> ()[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Gather_1 [Gather]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Shape_1_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_6_output_0
[02/16/2025-23:46:48] [V] [TRT] /Gather_1 [Gather] inputs: [/Shape_1_output_0 -> (4)[INT32]], [/Constant_6_output_0 -> ()[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Constant_6_output_0 for ONNX node: /Constant_6_output_0
[02/16/2025-23:46:48] [V] [TRT] Using Gather axis: 0
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Gather_1 for ONNX node: /Gather_1
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Gather_1_output_0 for ONNX tensor: /Gather_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /Gather_1 [Gather] outputs: [/Gather_1_output_0 -> ()[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Shape_2 [Shape]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Slice_output_0
[02/16/2025-23:46:48] [V] [TRT] /Shape_2 [Shape] inputs: [/Slice_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Shape_2 for ONNX node: /Shape_2
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Shape_2_output_0 for ONNX tensor: /Shape_2_output_0
[02/16/2025-23:46:48] [V] [TRT] /Shape_2 [Shape] outputs: [/Shape_2_output_0 -> (4)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant_7 [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant_7 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant_7 [Constant] outputs: [/Constant_7_output_0 -> ()[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Gather_2 [Gather]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Shape_2_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_7_output_0
[02/16/2025-23:46:48] [V] [TRT] /Gather_2 [Gather] inputs: [/Shape_2_output_0 -> (4)[INT32]], [/Constant_7_output_0 -> ()[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Constant_7_output_0 for ONNX node: /Constant_7_output_0
[02/16/2025-23:46:48] [V] [TRT] Using Gather axis: 0
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Gather_2 for ONNX node: /Gather_2
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Gather_2_output_0 for ONNX tensor: /Gather_2_output_0
[02/16/2025-23:46:48] [V] [TRT] /Gather_2 [Gather] outputs: [/Gather_2_output_0 -> ()[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Transpose [Transpose]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Slice_output_0
[02/16/2025-23:46:48] [V] [TRT] /Transpose [Transpose] inputs: [/Slice_output_0 -> (-1, 64, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Transpose for ONNX node: /Transpose
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Transpose_output_0 for ONNX tensor: /Transpose_output_0
[02/16/2025-23:46:48] [V] [TRT] /Transpose [Transpose] outputs: [/Transpose_output_0 -> (-1, -1, -1, 64)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: Constant_39 [Constant]
[02/16/2025-23:46:48] [V] [TRT] Constant_39 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] Constant_39 [Constant] outputs: [onnx::Unsqueeze_65 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Unsqueeze [Unsqueeze]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Gather_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: onnx::Unsqueeze_65
[02/16/2025-23:46:48] [V] [TRT] /Unsqueeze [Unsqueeze] inputs: [/Gather_output_0 -> ()[INT32]], [onnx::Unsqueeze_65 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Original shape: (), unsqueezing to: (1,)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Unsqueeze for ONNX node: /Unsqueeze
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Unsqueeze_output_0 for ONNX tensor: /Unsqueeze_output_0
[02/16/2025-23:46:48] [V] [TRT] /Unsqueeze [Unsqueeze] outputs: [/Unsqueeze_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: Constant_41 [Constant]
[02/16/2025-23:46:48] [V] [TRT] Constant_41 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] Constant_41 [Constant] outputs: [onnx::Unsqueeze_67 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Unsqueeze_1 [Unsqueeze]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Gather_1_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: onnx::Unsqueeze_67
[02/16/2025-23:46:48] [V] [TRT] /Unsqueeze_1 [Unsqueeze] inputs: [/Gather_1_output_0 -> ()[INT32]], [onnx::Unsqueeze_67 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Original shape: (), unsqueezing to: (1,)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Unsqueeze_1 for ONNX node: /Unsqueeze_1
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Unsqueeze_1_output_0 for ONNX tensor: /Unsqueeze_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /Unsqueeze_1 [Unsqueeze] outputs: [/Unsqueeze_1_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: Constant_43 [Constant]
[02/16/2025-23:46:48] [V] [TRT] Constant_43 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] Constant_43 [Constant] outputs: [onnx::Unsqueeze_69 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Unsqueeze_2 [Unsqueeze]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Gather_2_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: onnx::Unsqueeze_69
[02/16/2025-23:46:48] [V] [TRT] /Unsqueeze_2 [Unsqueeze] inputs: [/Gather_2_output_0 -> ()[INT32]], [onnx::Unsqueeze_69 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Original shape: (), unsqueezing to: (1,)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Unsqueeze_2 for ONNX node: /Unsqueeze_2
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Unsqueeze_2_output_0 for ONNX tensor: /Unsqueeze_2_output_0
[02/16/2025-23:46:48] [V] [TRT] /Unsqueeze_2 [Unsqueeze] outputs: [/Unsqueeze_2_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant_8 [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant_8 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant_8 [Constant] outputs: [/Constant_8_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant_9 [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant_9 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant_9 [Constant] outputs: [/Constant_9_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Concat [Concat]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Unsqueeze_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Unsqueeze_1_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Unsqueeze_2_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_8_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_9_output_0
[02/16/2025-23:46:48] [V] [TRT] /Concat [Concat] inputs: [/Unsqueeze_output_0 -> (1)[INT32]], [/Unsqueeze_1_output_0 -> (1)[INT32]], [/Unsqueeze_2_output_0 -> (1)[INT32]], [/Constant_8_output_0 -> (1)[INT32]], [/Constant_9_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Constant_8_output_0 for ONNX node: /Constant_8_output_0
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Constant_9_output_0 for ONNX node: /Constant_9_output_0
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Concat for ONNX node: /Concat
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Concat_output_0 for ONNX tensor: /Concat_output_0
[02/16/2025-23:46:48] [V] [TRT] /Concat [Concat] outputs: [/Concat_output_0 -> (5)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Reshape [Reshape]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Transpose_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Concat_output_0
[02/16/2025-23:46:48] [V] [TRT] /Reshape [Reshape] inputs: [/Transpose_output_0 -> (-1, -1, -1, 64)[FLOAT]], [/Concat_output_0 -> (5)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Reshape for ONNX node: /Reshape
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Reshape_output_0 for ONNX tensor: /Reshape_output_0
[02/16/2025-23:46:48] [V] [TRT] /Reshape [Reshape] outputs: [/Reshape_output_0 -> (-1, -1, -1, 8, 8)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Transpose_1 [Transpose]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Reshape_output_0
[02/16/2025-23:46:48] [V] [TRT] /Transpose_1 [Transpose] inputs: [/Reshape_output_0 -> (-1, -1, -1, 8, 8)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Transpose_1 for ONNX node: /Transpose_1
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Transpose_1_output_0 for ONNX tensor: /Transpose_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /Transpose_1 [Transpose] outputs: [/Transpose_1_output_0 -> (-1, -1, 8, -1, 8)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant_10 [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant_10 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant_10 [Constant] outputs: [/Constant_10_output_0 -> ()[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Mul [Mul]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Gather_1_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_10_output_0
[02/16/2025-23:46:48] [V] [TRT] /Mul [Mul] inputs: [/Gather_1_output_0 -> ()[INT32]], [/Constant_10_output_0 -> ()[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Constant_10_output_0 for ONNX node: /Constant_10_output_0
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Mul for ONNX node: /Mul
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Mul_output_0 for ONNX tensor: /Mul_output_0
[02/16/2025-23:46:48] [V] [TRT] /Mul [Mul] outputs: [/Mul_output_0 -> ()[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant_11 [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant_11 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant_11 [Constant] outputs: [/Constant_11_output_0 -> ()[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Mul_1 [Mul]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Gather_2_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_11_output_0
[02/16/2025-23:46:48] [V] [TRT] /Mul_1 [Mul] inputs: [/Gather_2_output_0 -> ()[INT32]], [/Constant_11_output_0 -> ()[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Constant_11_output_0 for ONNX node: /Constant_11_output_0
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Mul_1 for ONNX node: /Mul_1
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Mul_1_output_0 for ONNX tensor: /Mul_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /Mul_1 [Mul] outputs: [/Mul_1_output_0 -> ()[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: Constant_54 [Constant]
[02/16/2025-23:46:48] [V] [TRT] Constant_54 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] Constant_54 [Constant] outputs: [onnx::Unsqueeze_82 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Unsqueeze_3 [Unsqueeze]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Gather_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: onnx::Unsqueeze_82
[02/16/2025-23:46:48] [V] [TRT] /Unsqueeze_3 [Unsqueeze] inputs: [/Gather_output_0 -> ()[INT32]], [onnx::Unsqueeze_82 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Original shape: (), unsqueezing to: (1,)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Unsqueeze_3 for ONNX node: /Unsqueeze_3
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Unsqueeze_3_output_0 for ONNX tensor: /Unsqueeze_3_output_0
[02/16/2025-23:46:48] [V] [TRT] /Unsqueeze_3 [Unsqueeze] outputs: [/Unsqueeze_3_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: Constant_56 [Constant]
[02/16/2025-23:46:48] [V] [TRT] Constant_56 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] Constant_56 [Constant] outputs: [onnx::Unsqueeze_84 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Unsqueeze_4 [Unsqueeze]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Mul_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: onnx::Unsqueeze_84
[02/16/2025-23:46:48] [V] [TRT] /Unsqueeze_4 [Unsqueeze] inputs: [/Mul_output_0 -> ()[INT32]], [onnx::Unsqueeze_84 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Original shape: (), unsqueezing to: (1,)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Unsqueeze_4 for ONNX node: /Unsqueeze_4
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Unsqueeze_4_output_0 for ONNX tensor: /Unsqueeze_4_output_0
[02/16/2025-23:46:48] [V] [TRT] /Unsqueeze_4 [Unsqueeze] outputs: [/Unsqueeze_4_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: Constant_58 [Constant]
[02/16/2025-23:46:48] [V] [TRT] Constant_58 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] Constant_58 [Constant] outputs: [onnx::Unsqueeze_86 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Unsqueeze_5 [Unsqueeze]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Mul_1_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: onnx::Unsqueeze_86
[02/16/2025-23:46:48] [V] [TRT] /Unsqueeze_5 [Unsqueeze] inputs: [/Mul_1_output_0 -> ()[INT32]], [onnx::Unsqueeze_86 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Original shape: (), unsqueezing to: (1,)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Unsqueeze_5 for ONNX node: /Unsqueeze_5
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Unsqueeze_5_output_0 for ONNX tensor: /Unsqueeze_5_output_0
[02/16/2025-23:46:48] [V] [TRT] /Unsqueeze_5 [Unsqueeze] outputs: [/Unsqueeze_5_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Concat_1 [Concat]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Unsqueeze_3_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Unsqueeze_4_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Unsqueeze_5_output_0
[02/16/2025-23:46:48] [V] [TRT] /Concat_1 [Concat] inputs: [/Unsqueeze_3_output_0 -> (1)[INT32]], [/Unsqueeze_4_output_0 -> (1)[INT32]], [/Unsqueeze_5_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Concat_1 for ONNX node: /Concat_1
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Concat_1_output_0 for ONNX tensor: /Concat_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /Concat_1 [Concat] outputs: [/Concat_1_output_0 -> (3)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Reshape_1 [Reshape]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Transpose_1_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Concat_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /Reshape_1 [Reshape] inputs: [/Transpose_1_output_0 -> (-1, -1, 8, -1, 8)[FLOAT]], [/Concat_1_output_0 -> (3)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Reshape_1 for ONNX node: /Reshape_1
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Reshape_1_output_0 for ONNX tensor: /Reshape_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /Reshape_1 [Reshape] outputs: [/Reshape_1_output_0 -> (-1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant_12 [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant_12 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant_12 [Constant] outputs: [/Constant_12_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Unsqueeze_6 [Unsqueeze]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Reshape_1_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_12_output_0
[02/16/2025-23:46:48] [V] [TRT] /Unsqueeze_6 [Unsqueeze] inputs: [/Reshape_1_output_0 -> (-1, -1, -1)[FLOAT]], [/Constant_12_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Original shape: (_, _, _), unsqueezing to: (_, _, _, _)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Unsqueeze_6 for ONNX node: /Unsqueeze_6
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Unsqueeze_6_output_0 for ONNX tensor: /Unsqueeze_6_output_0
[02/16/2025-23:46:48] [V] [TRT] /Unsqueeze_6 [Unsqueeze] outputs: [/Unsqueeze_6_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Shape_3 [Shape]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Unsqueeze_6_output_0
[02/16/2025-23:46:48] [V] [TRT] /Shape_3 [Shape] inputs: [/Unsqueeze_6_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Shape_3 for ONNX node: /Shape_3
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Shape_3_output_0 for ONNX tensor: /Shape_3_output_0
[02/16/2025-23:46:48] [V] [TRT] /Shape_3 [Shape] outputs: [/Shape_3_output_0 -> (4)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /ConstantOfShape [ConstantOfShape]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Shape_3_output_0
[02/16/2025-23:46:48] [V] [TRT] /ConstantOfShape [ConstantOfShape] inputs: [/Shape_3_output_0 -> (4)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /ConstantOfShape for ONNX node: /ConstantOfShape
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /ConstantOfShape_output_0 for ONNX tensor: /ConstantOfShape_output_0
[02/16/2025-23:46:48] [V] [TRT] /ConstantOfShape [ConstantOfShape] outputs: [/ConstantOfShape_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /MaxPool [MaxPool]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Unsqueeze_6_output_0
[02/16/2025-23:46:48] [V] [TRT] /MaxPool [MaxPool] inputs: [/Unsqueeze_6_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /MaxPool for ONNX node: /MaxPool
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /MaxPool_output_0 for ONNX tensor: /MaxPool_output_0
[02/16/2025-23:46:48] [V] [TRT] /MaxPool [MaxPool] outputs: [/MaxPool_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Equal [Equal]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Unsqueeze_6_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /MaxPool_output_0
[02/16/2025-23:46:48] [V] [TRT] /Equal [Equal] inputs: [/Unsqueeze_6_output_0 -> (1, -1, -1, -1)[FLOAT]], [/MaxPool_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Equal for ONNX node: /Equal
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Equal_output_0 for ONNX tensor: /Equal_output_0
[02/16/2025-23:46:48] [V] [TRT] /Equal [Equal] outputs: [/Equal_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Cast [Cast]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Equal_output_0
[02/16/2025-23:46:48] [V] [TRT] /Cast [Cast] inputs: [/Equal_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Casting to type: float32
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Cast for ONNX node: /Cast
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Cast_output_0 for ONNX tensor: /Cast_output_0
[02/16/2025-23:46:48] [V] [TRT] /Cast [Cast] outputs: [/Cast_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /MaxPool_1 [MaxPool]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Cast_output_0
[02/16/2025-23:46:48] [V] [TRT] /MaxPool_1 [MaxPool] inputs: [/Cast_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /MaxPool_1 for ONNX node: /MaxPool_1
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /MaxPool_1_output_0 for ONNX tensor: /MaxPool_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /MaxPool_1 [MaxPool] outputs: [/MaxPool_1_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant_13 [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant_13 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant_13 [Constant] outputs: [/Constant_13_output_0 -> ()[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Greater [Greater]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /MaxPool_1_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_13_output_0
[02/16/2025-23:46:48] [V] [TRT] /Greater [Greater] inputs: [/MaxPool_1_output_0 -> (1, -1, -1, -1)[FLOAT]], [/Constant_13_output_0 -> ()[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Constant_13_output_0 for ONNX node: /Constant_13_output_0
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Greater for ONNX node: /Greater
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Greater_output_0 for ONNX tensor: /Greater_output_0
[02/16/2025-23:46:48] [V] [TRT] /Greater [Greater] outputs: [/Greater_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Where [Where]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Greater_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /ConstantOfShape_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Unsqueeze_6_output_0
[02/16/2025-23:46:48] [V] [TRT] /Where [Where] inputs: [/Greater_output_0 -> (1, -1, -1, -1)[BOOL]], [/ConstantOfShape_output_0 -> (1, -1, -1, -1)[FLOAT]], [/Unsqueeze_6_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Where for ONNX node: /Where
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Where_output_0 for ONNX tensor: /Where_output_0
[02/16/2025-23:46:48] [V] [TRT] /Where [Where] outputs: [/Where_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /MaxPool_2 [MaxPool]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Where_output_0
[02/16/2025-23:46:48] [V] [TRT] /MaxPool_2 [MaxPool] inputs: [/Where_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /MaxPool_2 for ONNX node: /MaxPool_2
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /MaxPool_2_output_0 for ONNX tensor: /MaxPool_2_output_0
[02/16/2025-23:46:48] [V] [TRT] /MaxPool_2 [MaxPool] outputs: [/MaxPool_2_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Equal_1 [Equal]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Where_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /MaxPool_2_output_0
[02/16/2025-23:46:48] [V] [TRT] /Equal_1 [Equal] inputs: [/Where_output_0 -> (1, -1, -1, -1)[FLOAT]], [/MaxPool_2_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Equal_1 for ONNX node: /Equal_1
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Equal_1_output_0 for ONNX tensor: /Equal_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /Equal_1 [Equal] outputs: [/Equal_1_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Not [Not]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Greater_output_0
[02/16/2025-23:46:48] [V] [TRT] /Not [Not] inputs: [/Greater_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Not for ONNX node: /Not
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Not_output_0 for ONNX tensor: /Not_output_0
[02/16/2025-23:46:48] [V] [TRT] /Not [Not] outputs: [/Not_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /And [And]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Equal_1_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Not_output_0
[02/16/2025-23:46:48] [V] [TRT] /And [And] inputs: [/Equal_1_output_0 -> (1, -1, -1, -1)[BOOL]], [/Not_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /And for ONNX node: /And
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /And_output_0 for ONNX tensor: /And_output_0
[02/16/2025-23:46:48] [V] [TRT] /And [And] outputs: [/And_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Or [Or]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Equal_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /And_output_0
[02/16/2025-23:46:48] [V] [TRT] /Or [Or] inputs: [/Equal_output_0 -> (1, -1, -1, -1)[BOOL]], [/And_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Or for ONNX node: /Or
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Or_output_0 for ONNX tensor: /Or_output_0
[02/16/2025-23:46:48] [V] [TRT] /Or [Or] outputs: [/Or_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Cast_1 [Cast]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Or_output_0
[02/16/2025-23:46:48] [V] [TRT] /Cast_1 [Cast] inputs: [/Or_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Casting to type: float32
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Cast_1 for ONNX node: /Cast_1
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Cast_1_output_0 for ONNX tensor: /Cast_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /Cast_1 [Cast] outputs: [/Cast_1_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /MaxPool_3 [MaxPool]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Cast_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /MaxPool_3 [MaxPool] inputs: [/Cast_1_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /MaxPool_3 for ONNX node: /MaxPool_3
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /MaxPool_3_output_0 for ONNX tensor: /MaxPool_3_output_0
[02/16/2025-23:46:48] [V] [TRT] /MaxPool_3 [MaxPool] outputs: [/MaxPool_3_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant_14 [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant_14 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant_14 [Constant] outputs: [/Constant_14_output_0 -> ()[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Greater_1 [Greater]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /MaxPool_3_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_14_output_0
[02/16/2025-23:46:48] [V] [TRT] /Greater_1 [Greater] inputs: [/MaxPool_3_output_0 -> (1, -1, -1, -1)[FLOAT]], [/Constant_14_output_0 -> ()[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Constant_14_output_0 for ONNX node: /Constant_14_output_0
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Greater_1 for ONNX node: /Greater_1
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Greater_1_output_0 for ONNX tensor: /Greater_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /Greater_1 [Greater] outputs: [/Greater_1_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Where_1 [Where]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Greater_1_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /ConstantOfShape_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Unsqueeze_6_output_0
[02/16/2025-23:46:48] [V] [TRT] /Where_1 [Where] inputs: [/Greater_1_output_0 -> (1, -1, -1, -1)[BOOL]], [/ConstantOfShape_output_0 -> (1, -1, -1, -1)[FLOAT]], [/Unsqueeze_6_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Where_1 for ONNX node: /Where_1
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Where_1_output_0 for ONNX tensor: /Where_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /Where_1 [Where] outputs: [/Where_1_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /MaxPool_4 [MaxPool]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Where_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /MaxPool_4 [MaxPool] inputs: [/Where_1_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /MaxPool_4 for ONNX node: /MaxPool_4
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /MaxPool_4_output_0 for ONNX tensor: /MaxPool_4_output_0
[02/16/2025-23:46:48] [V] [TRT] /MaxPool_4 [MaxPool] outputs: [/MaxPool_4_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Equal_2 [Equal]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Where_1_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /MaxPool_4_output_0
[02/16/2025-23:46:48] [V] [TRT] /Equal_2 [Equal] inputs: [/Where_1_output_0 -> (1, -1, -1, -1)[FLOAT]], [/MaxPool_4_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Equal_2 for ONNX node: /Equal_2
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Equal_2_output_0 for ONNX tensor: /Equal_2_output_0
[02/16/2025-23:46:48] [V] [TRT] /Equal_2 [Equal] outputs: [/Equal_2_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Not_1 [Not]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Greater_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /Not_1 [Not] inputs: [/Greater_1_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Not_1 for ONNX node: /Not_1
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Not_1_output_0 for ONNX tensor: /Not_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /Not_1 [Not] outputs: [/Not_1_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /And_1 [And]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Equal_2_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Not_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /And_1 [And] inputs: [/Equal_2_output_0 -> (1, -1, -1, -1)[BOOL]], [/Not_1_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /And_1 for ONNX node: /And_1
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /And_1_output_0 for ONNX tensor: /And_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /And_1 [And] outputs: [/And_1_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Or_1 [Or]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Or_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /And_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /Or_1 [Or] inputs: [/Or_output_0 -> (1, -1, -1, -1)[BOOL]], [/And_1_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Or_1 for ONNX node: /Or_1
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Or_1_output_0 for ONNX tensor: /Or_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /Or_1 [Or] outputs: [/Or_1_output_0 -> (1, -1, -1, -1)[BOOL]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Where_2 [Where]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Or_1_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Unsqueeze_6_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /ConstantOfShape_output_0
[02/16/2025-23:46:48] [V] [TRT] /Where_2 [Where] inputs: [/Or_1_output_0 -> (1, -1, -1, -1)[BOOL]], [/Unsqueeze_6_output_0 -> (1, -1, -1, -1)[FLOAT]], [/ConstantOfShape_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Where_2 for ONNX node: /Where_2
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Where_2_output_0 for ONNX tensor: /Where_2_output_0
[02/16/2025-23:46:48] [V] [TRT] /Where_2 [Where] outputs: [/Where_2_output_0 -> (1, -1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Gather_3 [Gather]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Where_2_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_output_0
[02/16/2025-23:46:48] [V] [TRT] /Gather_3 [Gather] inputs: [/Where_2_output_0 -> (1, -1, -1, -1)[FLOAT]], [/Constant_output_0 -> ()[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Constant_output_0 for ONNX node: /Constant_output_0
[02/16/2025-23:46:48] [V] [TRT] Using Gather axis: 0
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Gather_3 for ONNX node: /Gather_3
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: scores_31 for ONNX tensor: scores
[02/16/2025-23:46:48] [V] [TRT] /Gather_3 [Gather] outputs: [scores -> (-1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /convDa/Conv [Conv]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /relu_7/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: convDa.weight
[02/16/2025-23:46:48] [V] [TRT] Searching for input: convDa.bias
[02/16/2025-23:46:48] [V] [TRT] /convDa/Conv [Conv] inputs: [/relu_7/Relu_output_0 -> (-1, 128, -1, -1)[FLOAT]], [convDa.weight -> (256, 128, 3, 3)[FLOAT]], [convDa.bias -> (256)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Convolution input dimensions: (-1, 128, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /convDa/Conv for ONNX node: /convDa/Conv
[02/16/2025-23:46:48] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[02/16/2025-23:46:48] [V] [TRT] Convolution output dimensions: (-1, 256, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /convDa/Conv_output_0 for ONNX tensor: /convDa/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /convDa/Conv [Conv] outputs: [/convDa/Conv_output_0 -> (-1, 256, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /relu_9/Relu [Relu]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /convDa/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu_9/Relu [Relu] inputs: [/convDa/Conv_output_0 -> (-1, 256, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /relu_9/Relu for ONNX node: /relu_9/Relu
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /relu_9/Relu_output_0 for ONNX tensor: /relu_9/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] /relu_9/Relu [Relu] outputs: [/relu_9/Relu_output_0 -> (-1, 256, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /convDb/Conv [Conv]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /relu_9/Relu_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: convDb.weight
[02/16/2025-23:46:48] [V] [TRT] Searching for input: convDb.bias
[02/16/2025-23:46:48] [V] [TRT] /convDb/Conv [Conv] inputs: [/relu_9/Relu_output_0 -> (-1, 256, -1, -1)[FLOAT]], [convDb.weight -> (256, 256, 1, 1)[FLOAT]], [convDb.bias -> (256)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Convolution input dimensions: (-1, 256, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /convDb/Conv for ONNX node: /convDb/Conv
[02/16/2025-23:46:48] [V] [TRT] Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[02/16/2025-23:46:48] [V] [TRT] Convolution output dimensions: (-1, 256, -1, -1)
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /convDb/Conv_output_0 for ONNX tensor: /convDb/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /convDb/Conv [Conv] outputs: [/convDb/Conv_output_0 -> (-1, 256, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Abs [Abs]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /convDb/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /Abs [Abs] inputs: [/convDb/Conv_output_0 -> (-1, 256, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Abs for ONNX node: /Abs
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Abs_output_0 for ONNX tensor: /Abs_output_0
[02/16/2025-23:46:48] [V] [TRT] /Abs [Abs] outputs: [/Abs_output_0 -> (-1, 256, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant_15 [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant_15 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant_15 [Constant] outputs: [/Constant_15_output_0 -> ()[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Pow [Pow]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Abs_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_15_output_0
[02/16/2025-23:46:48] [V] [TRT] /Pow [Pow] inputs: [/Abs_output_0 -> (-1, 256, -1, -1)[FLOAT]], [/Constant_15_output_0 -> ()[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Constant_15_output_0 for ONNX node: /Constant_15_output_0
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Pow for ONNX node: /Pow
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Pow_output_0 for ONNX tensor: /Pow_output_0
[02/16/2025-23:46:48] [V] [TRT] /Pow [Pow] outputs: [/Pow_output_0 -> (-1, 256, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant_16 [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant_16 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant_16 [Constant] outputs: [/Constant_16_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /ReduceSum [ReduceSum]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Pow_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_16_output_0
[02/16/2025-23:46:48] [V] [TRT] /ReduceSum [ReduceSum] inputs: [/Pow_output_0 -> (-1, 256, -1, -1)[FLOAT]], [/Constant_16_output_0 -> (1)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /ReduceSum for ONNX node: /ReduceSum
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /ReduceSum_output_0 for ONNX tensor: /ReduceSum_output_0
[02/16/2025-23:46:48] [V] [TRT] /ReduceSum [ReduceSum] outputs: [/ReduceSum_output_0 -> (-1, 1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant_17 [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant_17 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant_17 [Constant] outputs: [/Constant_17_output_0 -> ()[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Pow_1 [Pow]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /ReduceSum_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_17_output_0
[02/16/2025-23:46:48] [V] [TRT] /Pow_1 [Pow] inputs: [/ReduceSum_output_0 -> (-1, 1, -1, -1)[FLOAT]], [/Constant_17_output_0 -> ()[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Constant_17_output_0 for ONNX node: /Constant_17_output_0
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Pow_1 for ONNX node: /Pow_1
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Pow_1_output_0 for ONNX tensor: /Pow_1_output_0
[02/16/2025-23:46:48] [V] [TRT] /Pow_1 [Pow] outputs: [/Pow_1_output_0 -> (-1, 1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Constant_18 [Constant]
[02/16/2025-23:46:48] [V] [TRT] /Constant_18 [Constant] inputs: 
[02/16/2025-23:46:48] [V] [TRT] /Constant_18 [Constant] outputs: [/Constant_18_output_0 -> ()[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Clip [Clip]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Pow_1_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Constant_18_output_0
[02/16/2025-23:46:48] [V] [TRT] /Clip [Clip] inputs: [/Pow_1_output_0 -> (-1, 1, -1, -1)[FLOAT]], [/Constant_18_output_0 -> ()[FLOAT]], [optional input, not set], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Constant_18_output_0 for ONNX node: /Constant_18_output_0
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Clip_output_0 for ONNX tensor: /Clip_output_0
[02/16/2025-23:46:48] [V] [TRT] /Clip [Clip] outputs: [/Clip_output_0 -> (-1, 1, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Shape_4 [Shape]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /convDb/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] /Shape_4 [Shape] inputs: [/convDb/Conv_output_0 -> (-1, 256, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Shape_4 for ONNX node: /Shape_4
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Shape_4_output_0 for ONNX tensor: /Shape_4_output_0
[02/16/2025-23:46:48] [V] [TRT] /Shape_4 [Shape] outputs: [/Shape_4_output_0 -> (4)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Expand [Expand]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Clip_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Shape_4_output_0
[02/16/2025-23:46:48] [V] [TRT] /Expand [Expand] inputs: [/Clip_output_0 -> (-1, 1, -1, -1)[FLOAT]], [/Shape_4_output_0 -> (4)[INT32]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Expand for ONNX node: /Expand
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: /Expand_output_0 for ONNX tensor: /Expand_output_0
[02/16/2025-23:46:48] [V] [TRT] /Expand [Expand] outputs: [/Expand_output_0 -> (-1, 256, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Parsing node: /Div [Div]
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /convDb/Conv_output_0
[02/16/2025-23:46:48] [V] [TRT] Searching for input: /Expand_output_0
[02/16/2025-23:46:48] [V] [TRT] /Div [Div] inputs: [/convDb/Conv_output_0 -> (-1, 256, -1, -1)[FLOAT]], [/Expand_output_0 -> (-1, 256, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Registering layer: /Div for ONNX node: /Div
[02/16/2025-23:46:48] [V] [TRT] Registering tensor: descriptors_36 for ONNX tensor: descriptors
[02/16/2025-23:46:48] [V] [TRT] /Div [Div] outputs: [descriptors -> (-1, 256, -1, -1)[FLOAT]], 
[02/16/2025-23:46:48] [V] [TRT] Marking scores_31 as output: scores
[02/16/2025-23:46:48] [V] [TRT] Marking descriptors_36 as output: descriptors
[02/16/2025-23:46:48] [I] Finish parsing network model
[02/16/2025-23:46:48] [V] [TRT] Original: 79 layers
[02/16/2025-23:46:48] [V] [TRT] After dead-layer removal: 79 layers
[02/16/2025-23:46:48] [V] [TRT] Applying generic optimizations to the graph for inference.
[02/16/2025-23:46:48] [V] [TRT] Running: ConstShuffleFusion on (Unnamed Layer* 84) [Constant]
[02/16/2025-23:46:48] [V] [TRT] ConstShuffleFusion: Fusing (Unnamed Layer* 84) [Constant] with (Unnamed Layer* 85) [Shuffle]
[02/16/2025-23:46:48] [V] [TRT] Running: ConstShuffleFusion on /Constant_13_output_0
[02/16/2025-23:46:48] [V] [TRT] ConstShuffleFusion: Fusing /Constant_13_output_0 with (Unnamed Layer* 93) [Shuffle]
[02/16/2025-23:46:48] [V] [TRT] Running: ConstShuffleFusion on /Constant_14_output_0
[02/16/2025-23:46:48] [V] [TRT] ConstShuffleFusion: Fusing /Constant_14_output_0 with (Unnamed Layer* 104) [Shuffle]
[02/16/2025-23:46:48] [V] [TRT] Running: ConstShuffleFusion on /Constant_15_output_0
[02/16/2025-23:46:48] [V] [TRT] ConstShuffleFusion: Fusing /Constant_15_output_0 with (Unnamed Layer* 120) [Shuffle]
[02/16/2025-23:46:48] [V] [TRT] Running: ConstShuffleFusion on /Constant_17_output_0
[02/16/2025-23:46:48] [V] [TRT] ConstShuffleFusion: Fusing /Constant_17_output_0 with (Unnamed Layer* 124) [Shuffle]
[02/16/2025-23:46:48] [V] [TRT] Running: ConstShuffleFusion on /Constant_18_output_0
[02/16/2025-23:46:48] [V] [TRT] ConstShuffleFusion: Fusing /Constant_18_output_0 with (Unnamed Layer* 128) [Shuffle]
[02/16/2025-23:46:48] [V] [TRT] Running: ConstShuffleFusion on (Unnamed Layer* 127) [Constant]
[02/16/2025-23:46:48] [V] [TRT] ConstShuffleFusion: Fusing (Unnamed Layer* 127) [Constant] with (Unnamed Layer* 129) [Shuffle]
[02/16/2025-23:46:48] [V] [TRT] Running: ShuffleErasure on (Unnamed Layer* 23) [Shuffle]
[02/16/2025-23:46:48] [V] [TRT] Removing (Unnamed Layer* 23) [Shuffle]
[02/16/2025-23:46:48] [V] [TRT] Running: ShuffleShuffleFusion on /Transpose
[02/16/2025-23:46:48] [V] [TRT] ShuffleShuffleFusion: Fusing /Transpose with /Reshape
[02/16/2025-23:46:48] [V] [TRT] Running: ShuffleShuffleFusion on /Transpose + /Reshape
[02/16/2025-23:46:48] [V] [TRT] ShuffleShuffleFusion: Fusing /Transpose + /Reshape with /Transpose_1
[02/16/2025-23:46:48] [V] [TRT] Running: ShuffleShuffleFusion on /Reshape_1
[02/16/2025-23:46:48] [V] [TRT] ShuffleShuffleFusion: Fusing /Reshape_1 with /Unsqueeze_6
[02/16/2025-23:46:48] [V] [TRT] After Myelin optimization: 51 layers
[02/16/2025-23:46:48] [V] [TRT] Applying ScaleNodes fusions.
[02/16/2025-23:46:48] [V] [TRT] After scale fusion: 51 layers
[02/16/2025-23:46:48] [V] [TRT] Running: ConvReluFusion on /conv1a/Conv
[02/16/2025-23:46:48] [V] [TRT] ConvReluFusion: Fusing /conv1a/Conv with /relu/Relu
[02/16/2025-23:46:48] [V] [TRT] Running: ConvReluFusion on /conv1b/Conv
[02/16/2025-23:46:48] [V] [TRT] ConvReluFusion: Fusing /conv1b/Conv with /relu_1/Relu
[02/16/2025-23:46:48] [V] [TRT] Running: ConvReluFusion on /conv2a/Conv
[02/16/2025-23:46:48] [V] [TRT] ConvReluFusion: Fusing /conv2a/Conv with /relu_2/Relu
[02/16/2025-23:46:48] [V] [TRT] Running: ConvReluFusion on /conv2b/Conv
[02/16/2025-23:46:48] [V] [TRT] ConvReluFusion: Fusing /conv2b/Conv with /relu_3/Relu
[02/16/2025-23:46:48] [V] [TRT] Running: ConvReluFusion on /conv3a/Conv
[02/16/2025-23:46:48] [V] [TRT] ConvReluFusion: Fusing /conv3a/Conv with /relu_4/Relu
[02/16/2025-23:46:48] [V] [TRT] Running: ConvReluFusion on /conv3b/Conv
[02/16/2025-23:46:48] [V] [TRT] ConvReluFusion: Fusing /conv3b/Conv with /relu_5/Relu
[02/16/2025-23:46:48] [V] [TRT] Running: ConvReluFusion on /conv4a/Conv
[02/16/2025-23:46:48] [V] [TRT] ConvReluFusion: Fusing /conv4a/Conv with /relu_6/Relu
[02/16/2025-23:46:48] [V] [TRT] Running: ConvReluFusion on /conv4b/Conv
[02/16/2025-23:46:48] [V] [TRT] ConvReluFusion: Fusing /conv4b/Conv with /relu_7/Relu
[02/16/2025-23:46:48] [V] [TRT] Running: ConvReluFusion on /convPa/Conv
[02/16/2025-23:46:48] [V] [TRT] ConvReluFusion: Fusing /convPa/Conv with /relu_8/Relu
[02/16/2025-23:46:48] [V] [TRT] Running: ConvReluFusion on /convDa/Conv
[02/16/2025-23:46:48] [V] [TRT] ConvReluFusion: Fusing /convDa/Conv with /relu_9/Relu
[02/16/2025-23:46:48] [V] [TRT] After dupe layer removal: 41 layers
[02/16/2025-23:46:48] [V] [TRT] After final dead-layer removal: 41 layers
[02/16/2025-23:46:48] [V] [TRT] After tensor merging: 41 layers
[02/16/2025-23:46:48] [V] [TRT] Running: PointWiseFusion on /Abs
[02/16/2025-23:46:48] [V] [TRT] PointWiseFusion: Fusing /Abs with /Pow
[02/16/2025-23:46:48] [V] [TRT] Running: PointWiseFusion on /Constant_15_output_0 + (Unnamed Layer* 120) [Shuffle]
[02/16/2025-23:46:48] [V] [TRT] PointWiseFusion: Fusing /Constant_15_output_0 + (Unnamed Layer* 120) [Shuffle] with PWN(/Abs, /Pow)
[02/16/2025-23:46:48] [V] [TRT] Running: PointWiseFusion on /Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle]
[02/16/2025-23:46:48] [V] [TRT] PointWiseFusion: Fusing /Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle] with /Pow_1
[02/16/2025-23:46:48] [V] [TRT] Running: PointWiseFusion on PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1)
[02/16/2025-23:46:48] [V] [TRT] PointWiseFusion: Fusing PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1) with (Unnamed Layer* 130) [ElementWise]
[02/16/2025-23:46:48] [V] [TRT] Running: PointWiseFusion on /Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle]
[02/16/2025-23:46:48] [V] [TRT] PointWiseFusion: Fusing /Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle] with PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])
[02/16/2025-23:46:48] [V] [TRT] Running: PointWiseFusion on PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise]))
[02/16/2025-23:46:48] [V] [TRT] PointWiseFusion: Fusing PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])) with (Unnamed Layer* 131) [ElementWise]
[02/16/2025-23:46:48] [V] [TRT] Running: PointWiseFusion on (Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle]
[02/16/2025-23:46:48] [V] [TRT] PointWiseFusion: Fusing (Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle] with PWN(PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])), (Unnamed Layer* 131) [ElementWise])
[02/16/2025-23:46:48] [V] [TRT] After vertical fusions: 34 layers
[02/16/2025-23:46:48] [V] [TRT] After dupe layer removal: 34 layers
[02/16/2025-23:46:48] [V] [TRT] After final dead-layer removal: 34 layers
[02/16/2025-23:46:48] [V] [TRT] Merging layers: /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu
[02/16/2025-23:46:48] [V] [TRT] After tensor merging: 33 layers
[02/16/2025-23:46:48] [V] [TRT] Eliminating slice /Slice by retargeting /Slice_output_0 from /Slice_output_0 to (Unnamed Layer* 22) [Softmax]_output
[02/16/2025-23:46:48] [V] [TRT] After slice removal: 32 layers
[02/16/2025-23:46:48] [V] [TRT] After concat removal: 32 layers
[02/16/2025-23:46:48] [V] [TRT] Trying to split Reshape and strided tensor
[02/16/2025-23:46:48] [V] [TRT] Graph construction and optimization completed in 0.0304162 seconds.
[02/16/2025-23:46:48] [I] [TRT] ---------- Layers Running on DLA ----------
[02/16/2025-23:46:48] [I] [TRT] ---------- Layers Running on GPU ----------
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] CONVOLUTION: /conv1a/Conv + /relu/Relu
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] CONVOLUTION: /conv1b/Conv + /relu_1/Relu
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] POOLING: /pool/MaxPool
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] CONVOLUTION: /conv2a/Conv + /relu_2/Relu
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] CONVOLUTION: /conv2b/Conv + /relu_3/Relu
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] POOLING: /pool_1/MaxPool
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] CONVOLUTION: /conv3a/Conv + /relu_4/Relu
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] CONVOLUTION: /conv3b/Conv + /relu_5/Relu
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] POOLING: /pool_2/MaxPool
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] CONVOLUTION: /conv4a/Conv + /relu_6/Relu
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] CONVOLUTION: /conv4b/Conv + /relu_7/Relu
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] CONVOLUTION: /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] CONVOLUTION: /convPb/Conv
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] SOFTMAX: /Softmax
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] SHUFFLE: /Transpose + /Reshape + /Transpose_1
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] SHUFFLE: /Reshape_1 + /Unsqueeze_6
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] POOLING: /MaxPool
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] MYELIN: {ForeignNode[/Equal.../Cast]}
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] POOLING: /MaxPool_1
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] MYELIN: {ForeignNode[/Constant_13_output_0 + (Unnamed Layer* 93) [Shuffle].../Where]}
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] POOLING: /MaxPool_2
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] MYELIN: {ForeignNode[/Not.../Cast_1]}
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] POOLING: /MaxPool_3
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] MYELIN: {ForeignNode[/Constant_14_output_0 + (Unnamed Layer* 104) [Shuffle].../Where_1]}
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] CONVOLUTION: /convDb/Conv
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] POINTWISE: PWN(/Constant_15_output_0 + (Unnamed Layer* 120) [Shuffle], PWN(/Abs, /Pow))
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] REDUCE: /ReduceSum
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] POINTWISE: PWN((Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle], PWN(PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])), (Unnamed Layer* 131) [ElementWise]))
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] SLICE: /Expand
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] ELEMENTWISE: /Div
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] POOLING: /MaxPool_4
[02/16/2025-23:46:48] [I] [TRT] [GpuLayer] MYELIN: {ForeignNode[/Not_1.../Gather_3]}
[02/16/2025-23:46:48] [V] [TRT] Trying to load shared library libcublas.so.11
[02/16/2025-23:46:48] [V] [TRT] Loaded shared library libcublas.so.11
[02/16/2025-23:46:49] [V] [TRT] Using cublas as plugin tactic source
[02/16/2025-23:46:49] [V] [TRT] Trying to load shared library libcublasLt.so.11
[02/16/2025-23:46:49] [V] [TRT] Loaded shared library libcublasLt.so.11
[02/16/2025-23:46:49] [V] [TRT] Using cublasLt as core library tactic source
[02/16/2025-23:46:49] [I] [TRT] [MemUsageChange] Init cuBLAS/cuBLASLt: CPU +534, GPU +633, now: CPU 1116, GPU 4895 (MiB)
[02/16/2025-23:46:49] [V] [TRT] Trying to load shared library libcudnn.so.8
[02/16/2025-23:46:49] [V] [TRT] Loaded shared library libcudnn.so.8
[02/16/2025-23:46:49] [V] [TRT] Using cuDNN as plugin tactic source
[02/16/2025-23:46:49] [V] [TRT] Using cuDNN as core library tactic source
[02/16/2025-23:46:49] [I] [TRT] [MemUsageChange] Init cuDNN: CPU +82, GPU +124, now: CPU 1198, GPU 5019 (MiB)
[02/16/2025-23:46:49] [I] [TRT] Local timing cache in use. Profiling results in this builder pass will not be stored.
[02/16/2025-23:46:49] [V] [TRT] Constructing optimization profile number 0 [1/1].
[02/16/2025-23:46:49] [V] [TRT] Reserving memory for host IO tensors. Host: 0 bytes
[02/16/2025-23:46:49] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:49] [V] [TRT] *************** Autotuning Reformat: Float(307200,307200,640,1) -> Float(307200,1,640,1) ***************
[02/16/2025-23:46:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(image -> <out>) (Reformat)
[02/16/2025-23:46:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.111038
[02/16/2025-23:46:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.127525
[02/16/2025-23:46:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.11099
[02/16/2025-23:46:49] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.11099
[02/16/2025-23:46:49] [V] [TRT] *************** Autotuning Reformat: Float(307200,307200,640,1) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:46:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(image -> <out>) (Reformat)
[02/16/2025-23:46:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.524558
[02/16/2025-23:46:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.526533
[02/16/2025-23:46:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.529115
[02/16/2025-23:46:49] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.524558
[02/16/2025-23:46:49] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:49] [V] [TRT] *************** Autotuning Reformat: Float(19660800,307200,640,1) -> Float(19660800,1,40960,64) ***************
[02/16/2025-23:46:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 15.7391
[02/16/2025-23:46:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 4.65981
[02/16/2025-23:46:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 15.6824
[02/16/2025-23:46:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 4.65981
[02/16/2025-23:46:49] [V] [TRT] *************** Autotuning Reformat: Float(19660800,307200,640,1) -> Float(4915200,1:4,10240,16) ***************
[02/16/2025-23:46:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 16.5603
[02/16/2025-23:46:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 4.66225
[02/16/2025-23:46:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 16.5382
[02/16/2025-23:46:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 4.66225
[02/16/2025-23:46:50] [V] [TRT] *************** Autotuning Reformat: Float(19660800,1,40960,64) -> Float(19660800,307200,640,1) ***************
[02/16/2025-23:46:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 26.0542
[02/16/2025-23:46:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 5.46542
[02/16/2025-23:46:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 26.1738
[02/16/2025-23:46:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 5.46542
[02/16/2025-23:46:50] [V] [TRT] *************** Autotuning Reformat: Float(19660800,1,40960,64) -> Float(4915200,1:4,10240,16) ***************
[02/16/2025-23:46:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 8.19252
[02/16/2025-23:46:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 4.01946
[02/16/2025-23:46:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 8.19588
[02/16/2025-23:46:51] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 4.01946
[02/16/2025-23:46:51] [V] [TRT] *************** Autotuning Reformat: Float(4915200,1:4,10240,16) -> Float(19660800,307200,640,1) ***************
[02/16/2025-23:46:51] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:51] [V] [TRT] Tactic: 0x00000000000003e8 Time: 26.1233
[02/16/2025-23:46:51] [V] [TRT] Tactic: 0x00000000000003ea Time: 5.46606
[02/16/2025-23:46:51] [V] [TRT] Tactic: 0x0000000000000000 Time: 26.2268
[02/16/2025-23:46:51] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 5.46606
[02/16/2025-23:46:51] [V] [TRT] *************** Autotuning Reformat: Float(4915200,1:4,10240,16) -> Float(19660800,1,40960,64) ***************
[02/16/2025-23:46:51] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:51] [V] [TRT] Tactic: 0x00000000000003e8 Time: 8.17534
[02/16/2025-23:46:51] [V] [TRT] Tactic: 0x00000000000003ea Time: 4.01912
[02/16/2025-23:46:51] [V] [TRT] Tactic: 0x0000000000000000 Time: 8.17801
[02/16/2025-23:46:51] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 4.01912
[02/16/2025-23:46:51] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:51] [V] [TRT] *************** Autotuning Reformat: Float(19660800,307200,640,1) -> Float(4915200,1:4,10240,16) ***************
[02/16/2025-23:46:51] [V] [TRT] *************** Autotuning Reformat: Float(19660800,1,40960,64) -> Float(19660800,307200,640,1) ***************
[02/16/2025-23:46:51] [V] [TRT] *************** Autotuning Reformat: Float(19660800,1,40960,64) -> Float(4915200,1:4,10240,16) ***************
[02/16/2025-23:46:51] [V] [TRT] *************** Autotuning Reformat: Float(4915200,1:4,10240,16) -> Float(19660800,307200,640,1) ***************
[02/16/2025-23:46:51] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:51] [V] [TRT] *************** Autotuning Reformat: Float(4915200,76800,320,1) -> Float(4915200,1,20480,64) ***************
[02/16/2025-23:46:51] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/pool/MaxPool_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:51] [V] [TRT] Tactic: 0x00000000000003e8 Time: 3.91204
[02/16/2025-23:46:51] [V] [TRT] Tactic: 0x00000000000003ea Time: 1.172
[02/16/2025-23:46:51] [V] [TRT] Tactic: 0x0000000000000000 Time: 3.91438
[02/16/2025-23:46:51] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 1.172
[02/16/2025-23:46:51] [V] [TRT] *************** Autotuning Reformat: Float(4915200,76800,320,1) -> Float(1228800,1:4,5120,16) ***************
[02/16/2025-23:46:51] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/pool/MaxPool_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:51] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.14711
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003ea Time: 1.17252
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.14032
[02/16/2025-23:46:52] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 1.17252
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(4915200,1,20480,64) -> Float(4915200,76800,320,1) ***************
[02/16/2025-23:46:52] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/pool/MaxPool_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003e8 Time: 6.49566
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003ea Time: 1.37912
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x0000000000000000 Time: 6.5205
[02/16/2025-23:46:52] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 1.37912
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(4915200,1,20480,64) -> Float(1228800,1:4,5120,16) ***************
[02/16/2025-23:46:52] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/pool/MaxPool_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.98836
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.99365
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.98821
[02/16/2025-23:46:52] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.99365
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1:4,5120,16) -> Float(4915200,76800,320,1) ***************
[02/16/2025-23:46:52] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/pool/MaxPool_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003e8 Time: 6.50816
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003ea Time: 1.37769
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x0000000000000000 Time: 6.50819
[02/16/2025-23:46:52] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 1.37769
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1:4,5120,16) -> Float(4915200,1,20480,64) ***************
[02/16/2025-23:46:52] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/pool/MaxPool_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.97282
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.994533
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.97328
[02/16/2025-23:46:52] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.994533
[02/16/2025-23:46:52] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(4915200,76800,320,1) -> Float(4915200,1,20480,64) ***************
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(4915200,76800,320,1) -> Float(1228800,1:4,5120,16) ***************
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(4915200,1,20480,64) -> Float(4915200,76800,320,1) ***************
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(4915200,1,20480,64) -> Float(1228800,1:4,5120,16) ***************
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1:4,5120,16) -> Float(4915200,76800,320,1) ***************
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1:4,5120,16) -> Float(4915200,1,20480,64) ***************
[02/16/2025-23:46:52] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(4915200,76800,320,1) -> Float(1228800,1:4,5120,16) ***************
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(4915200,1,20480,64) -> Float(4915200,76800,320,1) ***************
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(4915200,1,20480,64) -> Float(1228800,1:4,5120,16) ***************
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1:4,5120,16) -> Float(4915200,76800,320,1) ***************
[02/16/2025-23:46:52] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(1228800,19200,160,1) -> Float(1228800,1,10240,64) ***************
[02/16/2025-23:46:52] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/pool_1/MaxPool_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.986386
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.302085
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.986002
[02/16/2025-23:46:52] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.302085
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(1228800,19200,160,1) -> Float(307200,1:4,2560,16) ***************
[02/16/2025-23:46:52] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/pool_1/MaxPool_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.04275
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.301541
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.04345
[02/16/2025-23:46:52] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.301541
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1,10240,64) -> Float(1228800,19200,160,1) ***************
[02/16/2025-23:46:52] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/pool_1/MaxPool_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.51511
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.35611
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.29698
[02/16/2025-23:46:52] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.35611
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1,10240,64) -> Float(307200,1:4,2560,16) ***************
[02/16/2025-23:46:52] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/pool_1/MaxPool_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.502656
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.261019
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.502953
[02/16/2025-23:46:52] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.261019
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,2560,16) -> Float(1228800,19200,160,1) ***************
[02/16/2025-23:46:52] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/pool_1/MaxPool_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.5793
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.355365
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.60701
[02/16/2025-23:46:52] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.355365
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,2560,16) -> Float(1228800,1,10240,64) ***************
[02/16/2025-23:46:52] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/pool_1/MaxPool_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.499771
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.26176
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.499675
[02/16/2025-23:46:52] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.26176
[02/16/2025-23:46:52] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(2457600,19200,160,1) -> Float(2457600,1,20480,128) ***************
[02/16/2025-23:46:52] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_4/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003e8 Time: 3.01424
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.591835
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x0000000000000000 Time: 3.02179
[02/16/2025-23:46:52] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.591835
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(2457600,19200,160,1) -> Float(614400,1:4,5120,32) ***************
[02/16/2025-23:46:52] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_4/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.93369
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.602981
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.92544
[02/16/2025-23:46:52] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.602981
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(2457600,1,20480,128) -> Float(2457600,19200,160,1) ***************
[02/16/2025-23:46:52] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_4/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.9885
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.70843
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.87173
[02/16/2025-23:46:52] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.70843
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(2457600,1,20480,128) -> Float(614400,1:4,5120,32) ***************
[02/16/2025-23:46:52] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_4/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.01198
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.516357
[02/16/2025-23:46:52] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.998555
[02/16/2025-23:46:52] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.516357
[02/16/2025-23:46:52] [V] [TRT] *************** Autotuning Reformat: Float(614400,1:4,5120,32) -> Float(2457600,19200,160,1) ***************
[02/16/2025-23:46:52] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_4/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 3.21137
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.699447
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.49717
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.699447
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,1:4,5120,32) -> Float(2457600,1,20480,128) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_4/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.989774
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.509499
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.991209
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.509499
[02/16/2025-23:46:53] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(2457600,19200,160,1) -> Float(614400,1:4,5120,32) ***************
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(2457600,1,20480,128) -> Float(2457600,19200,160,1) ***************
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(2457600,1,20480,128) -> Float(614400,1:4,5120,32) ***************
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,1:4,5120,32) -> Float(2457600,19200,160,1) ***************
[02/16/2025-23:46:53] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,4800,80,1) -> Float(614400,1,10240,128) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/pool_2/MaxPool_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.467205
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.157774
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.469079
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.157774
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,4800,80,1) -> Float(153600,1:4,2560,32) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/pool_2/MaxPool_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.506171
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.158505
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.509577
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.158505
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,1,10240,128) -> Float(614400,4800,80,1) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/pool_2/MaxPool_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.392206
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.187186
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.393518
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.187186
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,1,10240,128) -> Float(153600,1:4,2560,32) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/pool_2/MaxPool_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.257271
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.139984
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.256233
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.139984
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(153600,1:4,2560,32) -> Float(614400,4800,80,1) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/pool_2/MaxPool_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.394487
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.18555
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.392768
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.18555
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(153600,1:4,2560,32) -> Float(614400,1,10240,128) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/pool_2/MaxPool_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.254647
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.139513
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.254418
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.139513
[02/16/2025-23:46:53] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,4800,80,1) -> Float(614400,1,10240,128) ***************
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,4800,80,1) -> Float(153600,1:4,2560,32) ***************
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,1,10240,128) -> Float(614400,4800,80,1) ***************
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,1,10240,128) -> Float(153600,1:4,2560,32) ***************
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(153600,1:4,2560,32) -> Float(614400,4800,80,1) ***************
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(153600,1:4,2560,32) -> Float(614400,1,10240,128) ***************
[02/16/2025-23:46:53] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,4800,80,1) -> Float(614400,1,10240,128) ***************
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,4800,80,1) -> Float(153600,1:4,2560,32) ***************
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,1,10240,128) -> Float(614400,4800,80,1) ***************
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,1,10240,128) -> Float(153600,1:4,2560,32) ***************
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(153600,1:4,2560,32) -> Float(614400,4800,80,1) ***************
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(153600,1:4,2560,32) -> Float(614400,1,10240,128) ***************
[02/16/2025-23:46:53] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(2457600,4800,80,1) -> Float(2457600,1,40960,512) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.09178
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.592411
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.08809
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.592411
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(2457600,4800,80,1) -> Float(614400,1:4,10240,128) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.19086
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.592233
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.18541
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.592233
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(2457600,1,40960,512) -> Float(2457600,4800,80,1) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.59636
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.698135
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.59408
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.698135
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(2457600,1,40960,512) -> Float(614400,1:4,10240,128) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.998405
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.506464
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.99904
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.506464
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,1:4,10240,128) -> Float(2457600,4800,80,1) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.58129
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.699346
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.59925
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.699346
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,1:4,10240,128) -> Float(2457600,1,40960,512) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.989915
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.50725
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.990752
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.50725
[02/16/2025-23:46:53] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(2457600,4800,80,1) -> Float(2457600,1,40960,512) long-strided ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_8/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.931026
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.30219
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.927351
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.30219
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(2457600,4800,80,1) -> Float(614400,1:4,10240,128) long-strided ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_8/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.01397
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.301906
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.00811
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.301906
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(2457600,4800,80,1) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_8/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.244841
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.486139
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.303118
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.244841
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(2457600,4800,80,1) -> Float(1228800,1,20480,256) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_8/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.932142
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.302139
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.92763
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.302139
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(2457600,4800,80,1) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_8/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.01154
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.302213
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.01467
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.302213
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(2457600,1,40960,512) -> Float(2457600,4800,80,1) long-strided ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_8/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.803077
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.357655
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.803141
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.357655
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(2457600,1,40960,512) -> Float(614400,1:4,10240,128) long-strided ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_8/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.505838
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.264786
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.506016
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.264786
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(2457600,1,40960,512) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_8/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.806519
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.355173
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.803863
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.355173
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(2457600,1,40960,512) -> Float(1228800,1,20480,256) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_8/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.436018
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.417225
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.435118
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.417225
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(2457600,1,40960,512) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_8/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.50533
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.261166
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.505765
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.261166
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,1:4,10240,128) -> Float(2457600,4800,80,1) long-strided ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_8/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.802144
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.356613
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.802281
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.356613
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,1:4,10240,128) -> Float(2457600,1,40960,512) long-strided ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_8/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.500914
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.263374
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.501943
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.263374
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,1:4,10240,128) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_8/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.809015
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.355991
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.802254
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.355991
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,1:4,10240,128) -> Float(1228800,1,20480,256) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_8/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.501669
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.262153
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.502464
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.262153
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(614400,1:4,10240,128) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/relu_8/Relu_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.597321
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.259986
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.597605
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.259986
[02/16/2025-23:46:53] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(312000,1,5200,65) -> Float(312000,4800,80,1) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convPb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.200201
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.178272
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.199918
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.178272
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(81600,1:4,1360,17) -> Float(312000,4800,80,1) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convPb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.202967
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.173202
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.203269
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.173202
[02/16/2025-23:46:53] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(312000,4800,80,1) -> Float(312000,1,5200,65) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> (Unnamed Layer* 22) [Softmax]_output) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.187081
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.174926
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.186309
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.174926
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(312000,4800,80,1) -> Float(81600,1:4,1360,17) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> (Unnamed Layer* 22) [Softmax]_output) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.223982
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.166962
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.224526
[02/16/2025-23:46:53] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.166962
[02/16/2025-23:46:53] [V] [TRT] *************** Autotuning Reformat: Float(312000,4800,80,1) -> Float(14400,4800:32,80,1) ***************
[02/16/2025-23:46:53] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> (Unnamed Layer* 22) [Softmax]_output) (Reformat)
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.26135
[02/16/2025-23:46:53] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.166889
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.26171
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.166889
[02/16/2025-23:46:54] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(312000,4800,80,1) -> Float(312000,1,5200,65) long-strided ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.182679
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.102677
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.181696
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.102677
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(312000,4800,80,1) -> Float(81600,1:4,1360,17) long-strided ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.191246
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.085328
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.19136
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.085328
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(312000,4800,80,1) -> Float(14400,4800:32,80,1) long-strided ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.444919
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0854514
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.444773
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0854514
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(312000,4800,80,1) -> Float(307200,4800,80,1) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.066691
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.129058
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0818172
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.066691
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(312000,4800,80,1) -> Float(307200,1,5120,64) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.182117
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0850537
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.181678
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0850537
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(312000,4800,80,1) -> Float(76800,1:4,1280,16) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.190487
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0848594
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.190062
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0848594
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(312000,4800,80,1) -> Float(9600,4800:32,80,1) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.444686
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0847314
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.445326
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0847314
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(312000,1,5200,65) -> Float(312000,4800,80,1) long-strided ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.195835
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.103879
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.196709
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.103879
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(312000,1,5200,65) -> Float(81600,1:4,1360,17) long-strided ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.132597
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0857371
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.13389
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0857371
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(312000,1,5200,65) -> Float(14400,4800:32,80,1) long-strided ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.561266
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0835954
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.565088
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0835954
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(312000,1,5200,65) -> Float(307200,4800,80,1) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.196603
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.102761
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.19696
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.102761
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(312000,1,5200,65) -> Float(307200,1,5120,64) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.115691
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0831863
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.115643
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0831863
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(312000,1,5200,65) -> Float(76800,1:4,1280,16) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.133607
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.083728
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.134027
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.083728
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(312000,1,5200,65) -> Float(9600,4800:32,80,1) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.567191
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0840183
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.563342
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0840183
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(81600,1:4,1360,17) -> Float(312000,4800,80,1) long-strided ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.198971
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.101895
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.201147
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.101895
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(81600,1:4,1360,17) -> Float(312000,1,5200,65) long-strided ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.133474
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.13589
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.132827
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.132827
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(81600,1:4,1360,17) -> Float(14400,4800:32,80,1) long-strided ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.551282
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0812343
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.552722
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0812343
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(81600,1:4,1360,17) -> Float(307200,4800,80,1) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.198601
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.102313
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.202002
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.102313
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(81600,1:4,1360,17) -> Float(307200,1,5120,64) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.133086
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0808411
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.132533
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0808411
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(81600,1:4,1360,17) -> Float(76800,1:4,1280,16) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.157458
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0805371
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.15792
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0805371
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(81600,1:4,1360,17) -> Float(9600,4800:32,80,1) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.552805
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0806331
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.553435
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0806331
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(14400,4800:32,80,1) -> Float(312000,4800,80,1) long-strided ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.200361
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0998583
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.202039
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0998583
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(14400,4800:32,80,1) -> Float(312000,1,5200,65) long-strided ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.132425
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.133611
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.132697
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.132425
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(14400,4800:32,80,1) -> Float(81600,1:4,1360,17) long-strided ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.158235
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0876274
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.158775
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0876274
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(14400,4800:32,80,1) -> Float(307200,4800,80,1) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.198898
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.101392
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.201399
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.101392
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(14400,4800:32,80,1) -> Float(307200,1,5120,64) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.13392
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0784594
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.13328
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0784594
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(14400,4800:32,80,1) -> Float(76800,1:4,1280,16) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.158318
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0783383
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.157138
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0783383
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(14400,4800:32,80,1) -> Float(9600,4800:32,80,1) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Slice_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.548288
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0785349
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0817006
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0785349
[02/16/2025-23:46:54] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(307200,5120,640,8,1) -> Float(307200,5120,1,64,8) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Transpose_1_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.118345
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.293477
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.116942
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.116942
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(307200,5120,640,8,1) -> Float(76800,1280,1:4,16,2) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Transpose_1_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.133728
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.292654
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.13429
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.133728
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(307200,5120,640,8,1) -> Float(38400,640,640:32,8,1) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Transpose_1_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 5.28683
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.669088
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 5.28606
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.669088
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(307200,5120,1,64,8) -> Float(307200,5120,640,8,1) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Transpose_1_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.128098
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.668055
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.127083
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.127083
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(307200,5120,1,64,8) -> Float(76800,1280,1:4,16,2) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Transpose_1_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.133511
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.664686
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.13368
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.133511
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(307200,5120,1,64,8) -> Float(38400,640,640:32,8,1) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Transpose_1_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 5.29935
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.66592
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 5.30454
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.66592
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(76800,1280,1:4,16,2) -> Float(307200,5120,640,8,1) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Transpose_1_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.13589
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.668416
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.136165
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.13589
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(76800,1280,1:4,16,2) -> Float(307200,5120,1,64,8) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Transpose_1_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.132917
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.667931
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.132718
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.132718
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(76800,1280,1:4,16,2) -> Float(38400,640,640:32,8,1) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Transpose_1_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 5.3062
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.667401
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 5.30496
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.667401
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(38400,640,640:32,8,1) -> Float(307200,5120,640,8,1) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Transpose_1_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.173417
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.668425
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.172475
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.172475
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(38400,640,640:32,8,1) -> Float(307200,5120,1,64,8) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Transpose_1_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.132789
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.666807
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.132873
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.132789
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(38400,640,640:32,8,1) -> Float(76800,1280,1:4,16,2) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Transpose_1_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.158149
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.662784
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.158295
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.158149
[02/16/2025-23:46:54] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(614400,307200,640,1) -> Float(614400,1,1280,2) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /Unsqueeze_6_output_0) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.116905
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.287662
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.116587
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.116587
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(614400,307200,640,1) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /Unsqueeze_6_output_0) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.259355
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.271305
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.261463
[02/16/2025-23:46:54] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.259355
[02/16/2025-23:46:54] [V] [TRT] *************** Autotuning Reformat: Float(614400,307200,640,1) -> Float(307200,307200:32,640,1) ***************
[02/16/2025-23:46:54] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /Unsqueeze_6_output_0) (Reformat)
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003e8 Time: 25.0637
[02/16/2025-23:46:54] [V] [TRT] Tactic: 0x00000000000003ea Time: 2.64293
[02/16/2025-23:46:55] [V] [TRT] Tactic: 0x0000000000000000 Time: 25.0156
[02/16/2025-23:46:55] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 2.64293
[02/16/2025-23:46:55] [V] [TRT] *************** Autotuning Reformat: Float(614400,1,1280,2) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:55] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /Unsqueeze_6_output_0) (Reformat)
[02/16/2025-23:46:55] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.11797
[02/16/2025-23:46:55] [V] [TRT] Tactic: 0x00000000000003ea Time: 2.57495
[02/16/2025-23:46:55] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.116178
[02/16/2025-23:46:55] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.116178
[02/16/2025-23:46:55] [V] [TRT] *************** Autotuning Reformat: Float(614400,1,1280,2) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:46:55] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /Unsqueeze_6_output_0) (Reformat)
[02/16/2025-23:46:55] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.258176
[02/16/2025-23:46:55] [V] [TRT] Tactic: 0x00000000000003ea Time: 2.51953
[02/16/2025-23:46:55] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.258254
[02/16/2025-23:46:55] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.258176
[02/16/2025-23:46:55] [V] [TRT] *************** Autotuning Reformat: Float(614400,1,1280,2) -> Float(307200,307200:32,640,1) ***************
[02/16/2025-23:46:55] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /Unsqueeze_6_output_0) (Reformat)
[02/16/2025-23:46:55] [V] [TRT] Tactic: 0x00000000000003e8 Time: 25.0343
[02/16/2025-23:46:55] [V] [TRT] Tactic: 0x00000000000003ea Time: 2.52235
[02/16/2025-23:46:55] [V] [TRT] Tactic: 0x0000000000000000 Time: 25.0169
[02/16/2025-23:46:55] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 2.52235
[02/16/2025-23:46:55] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:55] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /Unsqueeze_6_output_0) (Reformat)
[02/16/2025-23:46:55] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.158501
[02/16/2025-23:46:55] [V] [TRT] Tactic: 0x00000000000003ea Time: 2.57298
[02/16/2025-23:46:55] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.158363
[02/16/2025-23:46:55] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.158363
[02/16/2025-23:46:55] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(614400,1,1280,2) ***************
[02/16/2025-23:46:55] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /Unsqueeze_6_output_0) (Reformat)
[02/16/2025-23:46:55] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.133979
[02/16/2025-23:46:55] [V] [TRT] Tactic: 0x00000000000003ea Time: 2.46097
[02/16/2025-23:46:55] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.133255
[02/16/2025-23:46:55] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.133255
[02/16/2025-23:46:55] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(307200,307200:32,640,1) ***************
[02/16/2025-23:46:55] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /Unsqueeze_6_output_0) (Reformat)
[02/16/2025-23:46:55] [V] [TRT] Tactic: 0x00000000000003e8 Time: 25.0649
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 2.49283
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 25.0439
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 2.49283
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,307200:32,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /Unsqueeze_6_output_0) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.420206
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 2.57579
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.419849
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.419849
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,307200:32,640,1) -> Float(614400,1,1280,2) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /Unsqueeze_6_output_0) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.216174
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 2.44222
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.212626
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.212626
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,307200:32,640,1) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /Unsqueeze_6_output_0) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.360754
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 2.49419
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.361586
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.360754
[02/16/2025-23:46:56] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(614400,307200,640,1) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Unsqueeze_6_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.267081
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.267822
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.267415
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.267081
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(614400,1,1280,2) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Unsqueeze_6_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.116683
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 2.54133
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.115575
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.115575
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(614400,1,1280,2) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Unsqueeze_6_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.259099
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 2.48678
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.259497
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.259099
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Unsqueeze_6_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.156311
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 2.57488
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.158341
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.156311
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,307200:32,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Unsqueeze_6_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.417582
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 2.57701
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.419369
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.417582
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,307200:32,640,1) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/Unsqueeze_6_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.370405
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 2.49945
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.36901
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.36901
[02/16/2025-23:46:56] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(614400,1,1280,2) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,307200:32,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(614400,307200,640,1) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(614400,307200,640,1) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(614400,1,1280,2) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,307200:32,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(614400,307200,640,1) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(614400,307200,640,1) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(614400,307200,640,1) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(614400,307200,640,1) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(614400,1,1280,2) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,307200:32,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(614400,307200,640,1) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:46:56] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(2457600,4800,80,1) -> Float(2457600,1,40960,512) long-strided ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(2457600,4800,80,1) -> Float(614400,1:4,10240,128) long-strided ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(2457600,4800,80,1) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(2457600,4800,80,1) -> Float(1228800,1,20480,256) ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(2457600,4800,80,1) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(2457600,1,40960,512) -> Float(2457600,4800,80,1) long-strided ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(2457600,1,40960,512) -> Float(614400,1:4,10240,128) long-strided ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(2457600,1,40960,512) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(2457600,1,40960,512) -> Float(1228800,1,20480,256) ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(2457600,1,40960,512) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(614400,1:4,10240,128) -> Float(2457600,4800,80,1) long-strided ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(614400,1:4,10240,128) -> Float(2457600,1,40960,512) long-strided ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(614400,1:4,10240,128) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(614400,1:4,10240,128) -> Float(1228800,1,20480,256) ***************
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(614400,1:4,10240,128) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:56] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(1228800,4800,80,1) -> Float(1228800,1,20480,256) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /convDb/Conv_output_0) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.923794
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.301257
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.935671
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.301257
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(1228800,4800,80,1) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /convDb/Conv_output_0) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.01771
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.301719
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.01473
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.301719
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(1228800,4800,80,1) -> Float(38400,4800:32,80,1) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /convDb/Conv_output_0) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.74172
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.301774
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.74052
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.301774
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(1228800,4800,80,1) -> Float(1:4,4800,80,1) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /convDb/Conv_output_0) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.01331
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 1.05597
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.03765
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 1.01331
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1,20480,256) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /convDb/Conv_output_0) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.790834
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.357417
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.787168
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.357417
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1,20480,256) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /convDb/Conv_output_0) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.503922
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.261851
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.503557
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.261851
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1,20480,256) -> Float(38400,4800:32,80,1) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /convDb/Conv_output_0) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.15981
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.260242
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.15807
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.260242
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1,20480,256) -> Float(1:4,4800,80,1) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /convDb/Conv_output_0) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.33776
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 1.65481
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.33919
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 1.65481
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,5120,64) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /convDb/Conv_output_0) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.805765
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.361746
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.807031
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.361746
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,5120,64) -> Float(1228800,1,20480,256) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /convDb/Conv_output_0) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.505719
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.264082
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.502971
[02/16/2025-23:46:56] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.264082
[02/16/2025-23:46:56] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,5120,64) -> Float(38400,4800:32,80,1) ***************
[02/16/2025-23:46:56] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /convDb/Conv_output_0) (Reformat)
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.15728
[02/16/2025-23:46:56] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.261696
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.16742
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.261696
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,5120,64) -> Float(1:4,4800,80,1) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /convDb/Conv_output_0) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.33235
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 1.6575
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.33168
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 1.6575
[02/16/2025-23:46:57] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(1228800,4800,80,1) -> Float(1228800,1,20480,256) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.930473
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.304955
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.930898
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.304955
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(1228800,4800,80,1) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.01573
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.307067
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.02199
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.307067
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(1228800,4800,80,1) -> Float(38400,4800:32,80,1) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.75201
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.306711
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.75191
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.306711
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(1228800,4800,80,1) -> Float(1:4,4800,80,1) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.01515
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 1.05615
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.03515
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 1.01515
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1,20480,256) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.804334
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.356736
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.798185
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.356736
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1,20480,256) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.503593
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.262231
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.503575
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.262231
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1,20480,256) -> Float(38400,4800:32,80,1) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.15685
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.261655
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.16078
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.261655
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1,20480,256) -> Float(1:4,4800,80,1) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.32942
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 1.65259
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.33554
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 1.65259
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,5120,64) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.799063
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.360498
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.79739
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.360498
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,5120,64) -> Float(1228800,1,20480,256) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.505714
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.265353
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.499941
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.265353
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,5120,64) -> Float(38400,4800:32,80,1) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.15732
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.261408
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.16311
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.261408
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,5120,64) -> Float(1:4,4800,80,1) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.40875
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 1.65673
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.33467
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 1.65673
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(38400,4800:32,80,1) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.79365
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.36347
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.790976
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.36347
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(38400,4800:32,80,1) -> Float(1228800,1,20480,256) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.506528
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.265376
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.507694
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.265376
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(38400,4800:32,80,1) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.606313
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.264558
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.601339
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.264558
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(38400,4800:32,80,1) -> Float(1:4,4800,80,1) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.30399
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 1.70418
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.30518
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 1.70418
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(1:4,4800,80,1) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.604311
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 10.2667
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.604576
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.604311
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(1:4,4800,80,1) -> Float(1228800,1,20480,256) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.89489
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x00000000000003ea Time: 10.1797
[02/16/2025-23:46:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.89917
[02/16/2025-23:46:57] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 2.89489
[02/16/2025-23:46:57] [V] [TRT] *************** Autotuning Reformat: Float(1:4,4800,80,1) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:57] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.93002
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 10.1822
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.89882
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 2.89882
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1:4,4800,80,1) -> Float(38400,4800:32,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/convDb/Conv_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.08643
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 10.2196
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.09408
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 2.08643
[02/16/2025-23:46:58] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1,20480,256) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,5120,64) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(38400,4800:32,80,1) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1:4,4800,80,1) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,4800,80,1) -> Float(4800,1,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /ReduceSum_output_0) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0120358
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0135692
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0120202
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0120202
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,4800,80,1) -> Float(4800,1:4,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /ReduceSum_output_0) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0122366
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0244998
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0125432
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0122366
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,4800,80,1) -> Float(4800,4800:32,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /ReduceSum_output_0) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.843602
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0917463
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.843927
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0917463
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,4800,80,1) -> Float(1:4,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> /ReduceSum_output_0) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0102413
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0250309
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00936286
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.00936286
[02/16/2025-23:46:58] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,4800,80,1) -> Float(4800,1,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0109345
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0133698
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00930057
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.00930057
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,4800,80,1) -> Float(4800,1:4,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0127832
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.016575
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0122438
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0122438
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,4800,80,1) -> Float(4800,4800:32,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.845806
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0919726
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.84512
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0919726
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,4800,80,1) -> Float(1:4,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00943057
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0209953
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00985326
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.00943057
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,1,80,1) -> Float(4800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00852329
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.014352
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0073968
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0073968
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,1,80,1) -> Float(4800,1:4,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0122781
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0870766
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0121935
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0121935
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,1,80,1) -> Float(4800,4800:32,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.842834
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0861006
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.844119
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0861006
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,1,80,1) -> Float(1:4,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0143835
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0206779
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0143579
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0143579
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,1:4,80,1) -> Float(4800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00901714
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0897714
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00851818
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.00851818
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,1:4,80,1) -> Float(4800,1,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00853728
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0897691
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00865398
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.00853728
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,1:4,80,1) -> Float(4800,4800:32,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.826757
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0868114
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.826834
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0868114
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,1:4,80,1) -> Float(1:4,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0146555
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.288974
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0144795
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0144795
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,4800:32,80,1) -> Float(4800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0115358
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0900709
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0105518
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0105518
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,4800:32,80,1) -> Float(4800,1,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0108624
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0899977
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0104702
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0104702
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,4800:32,80,1) -> Float(4800,1:4,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0146213
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0874263
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0146002
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0146002
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,4800:32,80,1) -> Float(1:4,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0170814
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.285175
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0171637
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0170814
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1:4,4800,80,1) -> Float(4800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0084843
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0522164
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00850824
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0084843
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1:4,4800,80,1) -> Float(4800,1,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00850017
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0519421
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00835657
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.00835657
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1:4,4800,80,1) -> Float(4800,1:4,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0126556
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.286345
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0127596
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0126556
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1:4,4800,80,1) -> Float(4800,4800:32,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(/ReduceSum_output_0 -> <out>) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.82293
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 2.52821
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.829751
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.82293
[02/16/2025-23:46:58] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,1,80,1) -> Float(4800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,1:4,80,1) -> Float(4800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(4800,4800:32,80,1) -> Float(4800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1:4,4800,80,1) -> Float(4800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1228800,4800,80,1) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1228800,4800,80,1) -> Float(38400,4800:32,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1228800,4800,80,1) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1228800,4800,80,1) -> Float(38400,4800:32,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1,20480,256) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1,20480,256) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1228800,1,20480,256) -> Float(38400,4800:32,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,5120,64) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,5120,64) -> Float(38400,4800:32,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(38400,4800:32,80,1) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(38400,4800:32,80,1) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1:4,4800,80,1) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1:4,4800,80,1) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1:4,4800,80,1) -> Float(38400,4800:32,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1228800,4800,80,1) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(1228800,4800,80,1) -> Float(38400,4800:32,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,5120,64) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,5120,64) -> Float(38400,4800:32,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(38400,4800:32,80,1) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(38400,4800:32,80,1) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:46:58] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,5120,64) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(38400,4800:32,80,1) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> descriptors) (Reformat)
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.786967
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.361573
[02/16/2025-23:46:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.785445
[02/16/2025-23:46:58] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.361573
[02/16/2025-23:46:58] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(614400,307200,640,1) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:58] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:58] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:58] [V] [TRT] =============== Computing reformatting costs: 
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(614400,1,1280,2) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(307200,1:4,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning Reformat: Float(307200,307200:32,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:46:58] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:46:58] [V] [TRT] *************** Autotuning format combination: Float(307200,307200,640,1) -> Float(19660800,307200,640,1) ***************
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: /conv1a/Conv + /relu/Relu (CudaDepthwiseConvolution)
[02/16/2025-23:46:58] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: /conv1a/Conv + /relu/Relu (FusedConvActConvolution)
[02/16/2025-23:46:58] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[02/16/2025-23:46:58] [V] [TRT] --------------- Timing Runner: /conv1a/Conv + /relu/Relu (CudnnConvolution)
[02/16/2025-23:46:59] [V] [TRT] Tactic: 0x0000000000000000 Time: 18.0253
[02/16/2025-23:46:59] [V] [TRT] Tactic: 0x0000000000000001 Time: 13.2487
[02/16/2025-23:46:59] [V] [TRT] Tactic: 0x0000000000000002 Time: 18.5551
[02/16/2025-23:47:00] [V] [TRT] Tactic: 0x0000000000000005 Time: 32.093
[02/16/2025-23:47:00] [V] [TRT] Tactic: 0x0000000000000006 Time: 17.7127
[02/16/2025-23:47:00] [V] [TRT] Tactic: 0x0000000000000038 Time: 18.0517
[02/16/2025-23:47:00] [V] [TRT] Tactic: 0x0000000000000039 Time: 13.263
[02/16/2025-23:47:00] [V] [TRT] Tactic: 0x000000000000003a Time: 18.5963
[02/16/2025-23:47:01] [V] [TRT] Tactic: 0x000000000000003d Time: 32.0933
[02/16/2025-23:47:01] [V] [TRT] Tactic: 0x000000000000003e Time: 17.7033
[02/16/2025-23:47:01] [V] [TRT] Tactic: 0x0000000000000070 Time: 18.0353
[02/16/2025-23:47:01] [V] [TRT] Tactic: 0x0000000000000071 Time: 13.2629
[02/16/2025-23:47:01] [V] [TRT] Tactic: 0x0000000000000072 Time: 18.5713
[02/16/2025-23:47:02] [V] [TRT] Tactic: 0x0000000000000075 Time: 32.021
[02/16/2025-23:47:02] [V] [TRT] Tactic: 0x0000000000000076 Time: 17.6231
[02/16/2025-23:47:02] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 13.2487
[02/16/2025-23:47:02] [V] [TRT] --------------- Timing Runner: /conv1a/Conv + /relu/Relu (CaskGemmConvolution)
[02/16/2025-23:47:02] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:47:02] [V] [TRT] --------------- Timing Runner: /conv1a/Conv + /relu/Relu (CaskConvolution)
[02/16/2025-23:47:02] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[02/16/2025-23:47:02] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 8.05228
[02/16/2025-23:47:02] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[02/16/2025-23:47:02] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 3.38879
[02/16/2025-23:47:02] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[02/16/2025-23:47:02] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 4.13479
[02/16/2025-23:47:02] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[02/16/2025-23:47:02] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 3.52773
[02/16/2025-23:47:02] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[02/16/2025-23:47:02] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 7.18853
[02/16/2025-23:47:02] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[02/16/2025-23:47:02] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 10.4963
[02/16/2025-23:47:02] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[02/16/2025-23:47:02] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 7.23568
[02/16/2025-23:47:02] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[02/16/2025-23:47:02] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 6.43053
[02/16/2025-23:47:02] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[02/16/2025-23:47:02] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 7.56052
[02/16/2025-23:47:02] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[02/16/2025-23:47:02] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 3.47325
[02/16/2025-23:47:02] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[02/16/2025-23:47:02] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 11.0253
[02/16/2025-23:47:02] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[02/16/2025-23:47:03] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 11.739
[02/16/2025-23:47:03] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[02/16/2025-23:47:03] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 6.94983
[02/16/2025-23:47:03] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[02/16/2025-23:47:03] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 10.9133
[02/16/2025-23:47:03] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[02/16/2025-23:47:03] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 9.62008
[02/16/2025-23:47:03] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[02/16/2025-23:47:03] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 5.67024
[02/16/2025-23:47:03] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[02/16/2025-23:47:03] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 11.5737
[02/16/2025-23:47:03] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[02/16/2025-23:47:03] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 8.30828
[02/16/2025-23:47:03] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[02/16/2025-23:47:03] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 11.792
[02/16/2025-23:47:03] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[02/16/2025-23:47:03] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 8.22244
[02/16/2025-23:47:03] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[02/16/2025-23:47:03] [V] [TRT] Tactic: 0x4727434768e46395 Time: 5.44245
[02/16/2025-23:47:03] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[02/16/2025-23:47:03] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 6.18257
[02/16/2025-23:47:03] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile244t_nt_v1 Tactic: 0xb1e4019cd8c44d5e
[02/16/2025-23:47:04] [V] [TRT] Tactic: 0xb1e4019cd8c44d5e Time: 11.7373
[02/16/2025-23:47:04] [V] [TRT] Fastest Tactic: 0xa8609adc4e0ceb90 Time: 3.38879
[02/16/2025-23:47:04] [V] [TRT] --------------- Timing Runner: /conv1a/Conv + /relu/Relu (CaskFlattenConvolution)
[02/16/2025-23:47:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:47:04] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xa8609adc4e0ceb90
[02/16/2025-23:47:04] [V] [TRT] *************** Autotuning format combination: Float(307200,1,640,1) -> Float(19660800,1,40960,64) ***************
[02/16/2025-23:47:04] [V] [TRT] --------------- Timing Runner: /conv1a/Conv + /relu/Relu (CaskConvolution)
[02/16/2025-23:47:04] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[02/16/2025-23:47:04] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 13.5977
[02/16/2025-23:47:04] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[02/16/2025-23:47:04] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 12.6074
[02/16/2025-23:47:04] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_large_nhwc_tn_v1 Tactic: 0xca7eeb8d9143d738
[02/16/2025-23:47:04] [V] [TRT] Tactic: 0xca7eeb8d9143d738 Time: 13.7701
[02/16/2025-23:47:04] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[02/16/2025-23:47:04] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 11.8173
[02/16/2025-23:47:04] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[02/16/2025-23:47:04] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 11.1354
[02/16/2025-23:47:04] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[02/16/2025-23:47:04] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 38.0024
[02/16/2025-23:47:04] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[02/16/2025-23:47:05] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 14.4903
[02/16/2025-23:47:05] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[02/16/2025-23:47:05] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 9.62228
[02/16/2025-23:47:05] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[02/16/2025-23:47:05] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 10.8371
[02/16/2025-23:47:05] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[02/16/2025-23:47:05] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 8.79997
[02/16/2025-23:47:05] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[02/16/2025-23:47:05] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 12.3135
[02/16/2025-23:47:05] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[02/16/2025-23:47:05] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 16.2593
[02/16/2025-23:47:05] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[02/16/2025-23:47:05] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 13.5227
[02/16/2025-23:47:05] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[02/16/2025-23:47:05] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 8.39528
[02/16/2025-23:47:05] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[02/16/2025-23:47:05] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 13.3351
[02/16/2025-23:47:05] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[02/16/2025-23:47:06] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 8.54447
[02/16/2025-23:47:06] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[02/16/2025-23:47:06] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 8.94972
[02/16/2025-23:47:06] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[02/16/2025-23:47:06] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 8.7515
[02/16/2025-23:47:06] [V] [TRT] Fastest Tactic: 0xf48db81f02eca9ee Time: 8.39528
[02/16/2025-23:47:06] [V] [TRT] --------------- Timing Runner: /conv1a/Conv + /relu/Relu (CaskFlattenConvolution)
[02/16/2025-23:47:06] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:47:06] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xf48db81f02eca9ee
[02/16/2025-23:47:06] [V] [TRT] *************** Autotuning format combination: Float(307200,1:4,640,1) -> Float(4915200,1:4,10240,16) ***************
[02/16/2025-23:47:06] [V] [TRT] --------------- Timing Runner: /conv1a/Conv + /relu/Relu (CudaDepthwiseConvolution)
[02/16/2025-23:47:06] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:47:06] [V] [TRT] --------------- Timing Runner: /conv1a/Conv + /relu/Relu (CaskGemmConvolution)
[02/16/2025-23:47:06] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:47:06] [V] [TRT] --------------- Timing Runner: /conv1a/Conv + /relu/Relu (CaskConvolution)
[02/16/2025-23:47:06] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[02/16/2025-23:47:06] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 13.5362
[02/16/2025-23:47:06] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x27b316f52c109002
[02/16/2025-23:47:06] [V] [TRT] Tactic: 0x27b316f52c109002 Time: 14.5236
[02/16/2025-23:47:06] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x412c44dfeaf9161d
[02/16/2025-23:47:06] [V] [TRT] Tactic: 0x412c44dfeaf9161d Time: 14.7735
[02/16/2025-23:47:06] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x3e2b881168d9689d
[02/16/2025-23:47:06] [V] [TRT] Tactic: 0x3e2b881168d9689d Time: 30.459
[02/16/2025-23:47:06] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0xbdfdef6b84f7ccc9
[02/16/2025-23:47:07] [V] [TRT] Tactic: 0xbdfdef6b84f7ccc9 Time: 14.7084
[02/16/2025-23:47:07] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0xf90060ce8193b811
[02/16/2025-23:47:07] [V] [TRT] Tactic: 0xf90060ce8193b811 Time: 13.0958
[02/16/2025-23:47:07] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x7bc32c782b800c48
[02/16/2025-23:47:07] [V] [TRT] Tactic: 0x7bc32c782b800c48 Time: 13.1194
[02/16/2025-23:47:07] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x3e191488237fab8f
[02/16/2025-23:47:07] [V] [TRT] Tactic: 0x3e191488237fab8f Time: 30.5718
[02/16/2025-23:47:07] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x998c97842e775a17
[02/16/2025-23:47:07] [V] [TRT] Tactic: 0x998c97842e775a17 Time: 23.0472
[02/16/2025-23:47:07] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[02/16/2025-23:47:07] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 12.6633
[02/16/2025-23:47:07] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x614e89f7852edbc3
[02/16/2025-23:47:08] [V] [TRT] Tactic: 0x614e89f7852edbc3 Time: 22.0046
[02/16/2025-23:47:08] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_large_nhwc_tn_v1 Tactic: 0xca7eeb8d9143d738
[02/16/2025-23:47:08] [V] [TRT] Tactic: 0xca7eeb8d9143d738 Time: 13.8081
[02/16/2025-23:47:08] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x679a281f7660c436
[02/16/2025-23:47:08] [V] [TRT] Tactic: 0x679a281f7660c436 Time: 32.6475
[02/16/2025-23:47:08] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0x634e99502974e4da
[02/16/2025-23:47:08] [V] [TRT] Tactic: 0x634e99502974e4da Time: 13.3022
[02/16/2025-23:47:08] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[02/16/2025-23:47:08] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 11.8576
[02/16/2025-23:47:08] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xd7f5d575d49a4bc7
[02/16/2025-23:47:09] [V] [TRT] Tactic: 0xd7f5d575d49a4bc7 Time: 37.64
[02/16/2025-23:47:09] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0x36303f399d3ee4fd
[02/16/2025-23:47:09] [V] [TRT] Tactic: 0x36303f399d3ee4fd Time: 14.8484
[02/16/2025-23:47:09] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x385bfab9332b1413
[02/16/2025-23:47:09] [V] [TRT] Tactic: 0x385bfab9332b1413 Time: 23.1804
[02/16/2025-23:47:09] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[02/16/2025-23:47:09] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 8.11321
[02/16/2025-23:47:09] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6716429226d146f7
[02/16/2025-23:47:09] [V] [TRT] Tactic: 0x6716429226d146f7 Time: 10.0004
[02/16/2025-23:47:09] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[02/16/2025-23:47:09] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 11.1536
[02/16/2025-23:47:09] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xba0185279ccb2b85
[02/16/2025-23:47:09] [V] [TRT] Tactic: 0xba0185279ccb2b85 Time: 8.76611
[02/16/2025-23:47:09] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x112d7e4d280f396d
[02/16/2025-23:47:10] [V] [TRT] Tactic: 0x112d7e4d280f396d Time: 20.2215
[02/16/2025-23:47:10] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb47d7d926de02dee
[02/16/2025-23:47:10] [V] [TRT] Tactic: 0xb47d7d926de02dee Time: 16.6037
[02/16/2025-23:47:10] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x482b48242255b8ce
[02/16/2025-23:47:10] [V] [TRT] Tactic: 0x482b48242255b8ce Time: 22.3636
[02/16/2025-23:47:10] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[02/16/2025-23:47:10] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 38.0947
[02/16/2025-23:47:10] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[02/16/2025-23:47:10] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 14.5799
[02/16/2025-23:47:11] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[02/16/2025-23:47:11] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 9.72575
[02/16/2025-23:47:11] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xf4156675c5f728d4
[02/16/2025-23:47:11] [V] [TRT] Tactic: 0xf4156675c5f728d4 Time: 20.8754
[02/16/2025-23:47:11] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[02/16/2025-23:47:11] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 10.9075
[02/16/2025-23:47:11] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xc0a715d897e240bb
[02/16/2025-23:47:11] [V] [TRT] Tactic: 0xc0a715d897e240bb Time: 16.4648
[02/16/2025-23:47:11] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xd4428a7355769d7d
[02/16/2025-23:47:11] [V] [TRT] Tactic: 0xd4428a7355769d7d Time: 18.0739
[02/16/2025-23:47:11] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[02/16/2025-23:47:11] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 8.85137
[02/16/2025-23:47:11] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6e2a3c7a7fc5e4e1
[02/16/2025-23:47:12] [V] [TRT] Tactic: 0x6e2a3c7a7fc5e4e1 Time: 34.429
[02/16/2025-23:47:12] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[02/16/2025-23:47:12] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 7.50208
[02/16/2025-23:47:12] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xeb65d4c1e8fa2294
[02/16/2025-23:47:12] [V] [TRT] Tactic: 0xeb65d4c1e8fa2294 Time: 15.5339
[02/16/2025-23:47:12] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[02/16/2025-23:47:12] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 12.3112
[02/16/2025-23:47:12] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xcedbed6d66c946d0
[02/16/2025-23:47:12] [V] [TRT] Tactic: 0xcedbed6d66c946d0 Time: 8.21429
[02/16/2025-23:47:12] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[02/16/2025-23:47:12] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 16.2602
[02/16/2025-23:47:12] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[02/16/2025-23:47:12] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 13.4403
[02/16/2025-23:47:12] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xe797e099911c0624
[02/16/2025-23:47:13] [V] [TRT] Tactic: 0xe797e099911c0624 Time: 12.6618
[02/16/2025-23:47:13] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x25b2b9d5c9d5ca0d
[02/16/2025-23:47:13] [V] [TRT] Tactic: 0x25b2b9d5c9d5ca0d Time: 14.4196
[02/16/2025-23:47:13] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x13cc2ad8dcd32ba2
[02/16/2025-23:47:13] [V] [TRT] Tactic: 0x13cc2ad8dcd32ba2 Time: 10.9466
[02/16/2025-23:47:13] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x7aa21282feb15f1a
[02/16/2025-23:47:13] [V] [TRT] Tactic: 0x7aa21282feb15f1a Time: 9.48323
[02/16/2025-23:47:13] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[02/16/2025-23:47:13] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 8.33518
[02/16/2025-23:47:13] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x21246c8544eff903
[02/16/2025-23:47:13] [V] [TRT] Tactic: 0x21246c8544eff903 Time: 11.8024
[02/16/2025-23:47:13] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xd920b33c9bd27143
[02/16/2025-23:47:13] [V] [TRT] Tactic: 0xd920b33c9bd27143 Time: 14.8998
[02/16/2025-23:47:13] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[02/16/2025-23:47:13] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 13.3205
[02/16/2025-23:47:13] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[02/16/2025-23:47:13] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 7.73532
[02/16/2025-23:47:13] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[02/16/2025-23:47:14] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 8.51905
[02/16/2025-23:47:14] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xa9a06d0633580c0c
[02/16/2025-23:47:14] [V] [TRT] Tactic: 0xa9a06d0633580c0c Time: 7.76092
[02/16/2025-23:47:14] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[02/16/2025-23:47:14] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 8.94919
[02/16/2025-23:47:14] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[02/16/2025-23:47:14] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 8.72543
[02/16/2025-23:47:14] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x818413b69874bb35
[02/16/2025-23:47:14] [V] [TRT] Tactic: 0x818413b69874bb35 Time: 21.8054
[02/16/2025-23:47:14] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65f71607d20d5438
[02/16/2025-23:47:14] [V] [TRT] Tactic: 0x65f71607d20d5438 Time: 18.7689
[02/16/2025-23:47:14] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x2d80d2b384ab13f1
[02/16/2025-23:47:14] [V] [TRT] Tactic: 0x2d80d2b384ab13f1 Time: 20.3739
[02/16/2025-23:47:14] [V] [TRT] Fastest Tactic: 0x999e005e3b016ea6 Time: 7.50208
[02/16/2025-23:47:14] [V] [TRT] --------------- Timing Runner: /conv1a/Conv + /relu/Relu (CaskFlattenConvolution)
[02/16/2025-23:47:14] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:47:14] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x999e005e3b016ea6
[02/16/2025-23:47:14] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:47:14] [V] [TRT] *************** Autotuning format combination: Float(19660800,307200,640,1) -> Float(19660800,307200,640,1) ***************
[02/16/2025-23:47:14] [V] [TRT] --------------- Timing Runner: /conv1b/Conv + /relu_1/Relu (CudaDepthwiseConvolution)
[02/16/2025-23:47:14] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:47:14] [V] [TRT] --------------- Timing Runner: /conv1b/Conv + /relu_1/Relu (FusedConvActConvolution)
[02/16/2025-23:47:14] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[02/16/2025-23:47:14] [V] [TRT] --------------- Timing Runner: /conv1b/Conv + /relu_1/Relu (CudnnConvolution)
[02/16/2025-23:47:15] [V] [TRT] Tactic: 0x0000000000000000 Time: 126.631
[02/16/2025-23:47:16] [V] [TRT] Tactic: 0x0000000000000001 Time: 31.0029
[02/16/2025-23:47:18] [V] [TRT] Tactic: 0x0000000000000002 Time: 144.996
[02/16/2025-23:47:19] [V] [TRT] Tactic: 0x0000000000000005 Time: 217.438
[02/16/2025-23:47:20] [V] [TRT] Tactic: 0x0000000000000006 Time: 40.4986
[02/16/2025-23:47:21] [V] [TRT] Tactic: 0x0000000000000038 Time: 126.447
[02/16/2025-23:47:21] [V] [TRT] Tactic: 0x0000000000000039 Time: 31.0854
[02/16/2025-23:47:23] [V] [TRT] Tactic: 0x000000000000003a Time: 145.432
[02/16/2025-23:47:25] [V] [TRT] Tactic: 0x000000000000003d Time: 216.929
[02/16/2025-23:47:25] [V] [TRT] Tactic: 0x000000000000003e Time: 40.5787
[02/16/2025-23:47:26] [V] [TRT] Tactic: 0x0000000000000070 Time: 126.453
[02/16/2025-23:47:27] [V] [TRT] Tactic: 0x0000000000000071 Time: 60.1291
[02/16/2025-23:47:28] [V] [TRT] Tactic: 0x0000000000000072 Time: 145.241
[02/16/2025-23:47:30] [V] [TRT] Tactic: 0x0000000000000075 Time: 217.456
[02/16/2025-23:47:31] [V] [TRT] Tactic: 0x0000000000000076 Time: 40.5286
[02/16/2025-23:47:31] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 31.0029
[02/16/2025-23:47:31] [V] [TRT] --------------- Timing Runner: /conv1b/Conv + /relu_1/Relu (CaskGemmConvolution)
[02/16/2025-23:47:31] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:47:31] [V] [TRT] --------------- Timing Runner: /conv1b/Conv + /relu_1/Relu (CaskConvolution)
[02/16/2025-23:47:31] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[02/16/2025-23:47:31] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 30.6872
[02/16/2025-23:47:31] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[02/16/2025-23:47:31] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 58.1943
[02/16/2025-23:47:31] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[02/16/2025-23:47:32] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 50.7762
[02/16/2025-23:47:32] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[02/16/2025-23:47:32] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 54.1316
[02/16/2025-23:47:32] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[02/16/2025-23:47:33] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 94.033
[02/16/2025-23:47:33] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[02/16/2025-23:47:34] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 101.239
[02/16/2025-23:47:34] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[02/16/2025-23:47:35] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 95.464
[02/16/2025-23:47:35] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[02/16/2025-23:47:35] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 80.1966
[02/16/2025-23:47:35] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[02/16/2025-23:47:36] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 76.1385
[02/16/2025-23:47:36] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[02/16/2025-23:47:37] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 53.1096
[02/16/2025-23:47:37] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[02/16/2025-23:47:37] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 95.0371
[02/16/2025-23:47:37] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[02/16/2025-23:47:39] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 156.085
[02/16/2025-23:47:39] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[02/16/2025-23:47:39] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 74.5137
[02/16/2025-23:47:39] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[02/16/2025-23:47:40] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 89.2064
[02/16/2025-23:47:40] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[02/16/2025-23:47:41] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 90.9853
[02/16/2025-23:47:41] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[02/16/2025-23:47:41] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 55.8101
[02/16/2025-23:47:41] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[02/16/2025-23:47:42] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 95.6948
[02/16/2025-23:47:42] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[02/16/2025-23:47:43] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 106.739
[02/16/2025-23:47:43] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[02/16/2025-23:47:44] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 92.195
[02/16/2025-23:47:44] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[02/16/2025-23:47:45] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 106.377
[02/16/2025-23:47:45] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[02/16/2025-23:47:45] [V] [TRT] Tactic: 0x4727434768e46395 Time: 55.3876
[02/16/2025-23:47:45] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[02/16/2025-23:47:46] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 52.1236
[02/16/2025-23:47:46] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile244t_nt_v1 Tactic: 0xb1e4019cd8c44d5e
[02/16/2025-23:47:46] [V] [TRT] Tactic: 0xb1e4019cd8c44d5e Time: 44.2097
[02/16/2025-23:47:46] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 30.6872
[02/16/2025-23:47:46] [V] [TRT] --------------- Timing Runner: /conv1b/Conv + /relu_1/Relu (CaskFlattenConvolution)
[02/16/2025-23:47:46] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:47:46] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x94119b4c514b211a
[02/16/2025-23:47:46] [V] [TRT] *************** Autotuning format combination: Float(19660800,1,40960,64) -> Float(19660800,1,40960,64) ***************
[02/16/2025-23:47:46] [V] [TRT] --------------- Timing Runner: /conv1b/Conv + /relu_1/Relu (CaskConvolution)
[02/16/2025-23:47:46] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[02/16/2025-23:47:47] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 94.8116
[02/16/2025-23:47:47] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x27b316f52c109002
[02/16/2025-23:47:47] [V] [TRT] Tactic: 0x27b316f52c109002 Time: 52.88
[02/16/2025-23:47:47] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x412c44dfeaf9161d
[02/16/2025-23:47:48] [V] [TRT] Tactic: 0x412c44dfeaf9161d Time: 52.8694
[02/16/2025-23:47:48] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x3e2b881168d9689d
[02/16/2025-23:47:48] [V] [TRT] Tactic: 0x3e2b881168d9689d Time: 55.6791
[02/16/2025-23:47:48] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0xbdfdef6b84f7ccc9
[02/16/2025-23:47:49] [V] [TRT] Tactic: 0xbdfdef6b84f7ccc9 Time: 52.4014
[02/16/2025-23:47:49] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0xf90060ce8193b811
[02/16/2025-23:47:50] [V] [TRT] Tactic: 0xf90060ce8193b811 Time: 91.0882
[02/16/2025-23:47:50] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x7bc32c782b800c48
[02/16/2025-23:47:50] [V] [TRT] Tactic: 0x7bc32c782b800c48 Time: 90.8442
[02/16/2025-23:47:50] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x3e191488237fab8f
[02/16/2025-23:47:51] [V] [TRT] Tactic: 0x3e191488237fab8f Time: 55.9106
[02/16/2025-23:47:51] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[02/16/2025-23:47:52] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 87.4367
[02/16/2025-23:47:52] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_large_nhwc_tn_v1 Tactic: 0xca7eeb8d9143d738
[02/16/2025-23:47:52] [V] [TRT] Tactic: 0xca7eeb8d9143d738 Time: 95.0052
[02/16/2025-23:47:52] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0x634e99502974e4da
[02/16/2025-23:47:53] [V] [TRT] Tactic: 0x634e99502974e4da Time: 91.6411
[02/16/2025-23:47:53] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[02/16/2025-23:47:54] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 80.9617
[02/16/2025-23:47:54] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[02/16/2025-23:47:54] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 64.8535
[02/16/2025-23:47:54] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[02/16/2025-23:47:56] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 166.934
[02/16/2025-23:47:56] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[02/16/2025-23:47:57] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 100.217
[02/16/2025-23:47:57] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[02/16/2025-23:47:57] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 56.159
[02/16/2025-23:47:57] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[02/16/2025-23:47:58] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 83.8909
[02/16/2025-23:47:58] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[02/16/2025-23:47:58] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 43.1275
[02/16/2025-23:47:58] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[02/16/2025-23:47:59] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 86.4672
[02/16/2025-23:47:59] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[02/16/2025-23:48:00] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 86.2379
[02/16/2025-23:48:00] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[02/16/2025-23:48:01] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 93.4532
[02/16/2025-23:48:01] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[02/16/2025-23:48:01] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 43.8624
[02/16/2025-23:48:01] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[02/16/2025-23:48:02] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 85.593
[02/16/2025-23:48:02] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[02/16/2025-23:48:02] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 43.9919
[02/16/2025-23:48:02] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[02/16/2025-23:48:03] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 48.8104
[02/16/2025-23:48:03] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[02/16/2025-23:48:03] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 48.855
[02/16/2025-23:48:03] [V] [TRT] Fastest Tactic: 0x8014228ec08b4d49 Time: 43.1275
[02/16/2025-23:48:03] [V] [TRT] --------------- Timing Runner: /conv1b/Conv + /relu_1/Relu (CaskFlattenConvolution)
[02/16/2025-23:48:03] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:03] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x8014228ec08b4d49
[02/16/2025-23:48:03] [V] [TRT] *************** Autotuning format combination: Float(4915200,1:4,10240,16) -> Float(4915200,1:4,10240,16) ***************
[02/16/2025-23:48:03] [V] [TRT] --------------- Timing Runner: /conv1b/Conv + /relu_1/Relu (CudaDepthwiseConvolution)
[02/16/2025-23:48:03] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:03] [V] [TRT] --------------- Timing Runner: /conv1b/Conv + /relu_1/Relu (CaskGemmConvolution)
[02/16/2025-23:48:03] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:03] [V] [TRT] --------------- Timing Runner: /conv1b/Conv + /relu_1/Relu (CaskConvolution)
[02/16/2025-23:48:03] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x998c97842e775a17
[02/16/2025-23:48:03] [V] [TRT] Tactic: 0x998c97842e775a17 Time: 38.8219
[02/16/2025-23:48:03] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x614e89f7852edbc3
[02/16/2025-23:48:04] [V] [TRT] Tactic: 0x614e89f7852edbc3 Time: 37.1735
[02/16/2025-23:48:04] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x679a281f7660c436
[02/16/2025-23:48:04] [V] [TRT] Tactic: 0x679a281f7660c436 Time: 34.4033
[02/16/2025-23:48:04] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xd7f5d575d49a4bc7
[02/16/2025-23:48:04] [V] [TRT] Tactic: 0xd7f5d575d49a4bc7 Time: 36.3602
[02/16/2025-23:48:04] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0x36303f399d3ee4fd
[02/16/2025-23:48:05] [V] [TRT] Tactic: 0x36303f399d3ee4fd Time: 25.2016
[02/16/2025-23:48:05] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x385bfab9332b1413
[02/16/2025-23:48:05] [V] [TRT] Tactic: 0x385bfab9332b1413 Time: 22.9297
[02/16/2025-23:48:05] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[02/16/2025-23:48:05] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 22.5957
[02/16/2025-23:48:05] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6716429226d146f7
[02/16/2025-23:48:05] [V] [TRT] Tactic: 0x6716429226d146f7 Time: 15.9281
[02/16/2025-23:48:05] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xba0185279ccb2b85
[02/16/2025-23:48:05] [V] [TRT] Tactic: 0xba0185279ccb2b85 Time: 14.0824
[02/16/2025-23:48:05] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x112d7e4d280f396d
[02/16/2025-23:48:06] [V] [TRT] Tactic: 0x112d7e4d280f396d Time: 32.0281
[02/16/2025-23:48:06] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb47d7d926de02dee
[02/16/2025-23:48:06] [V] [TRT] Tactic: 0xb47d7d926de02dee Time: 16.9739
[02/16/2025-23:48:06] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x482b48242255b8ce
[02/16/2025-23:48:06] [V] [TRT] Tactic: 0x482b48242255b8ce Time: 37.989
[02/16/2025-23:48:06] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xf4156675c5f728d4
[02/16/2025-23:48:07] [V] [TRT] Tactic: 0xf4156675c5f728d4 Time: 35.5028
[02/16/2025-23:48:07] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xc0a715d897e240bb
[02/16/2025-23:48:07] [V] [TRT] Tactic: 0xc0a715d897e240bb Time: 17.4574
[02/16/2025-23:48:07] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xd4428a7355769d7d
[02/16/2025-23:48:07] [V] [TRT] Tactic: 0xd4428a7355769d7d Time: 28.0791
[02/16/2025-23:48:07] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6e2a3c7a7fc5e4e1
[02/16/2025-23:48:07] [V] [TRT] Tactic: 0x6e2a3c7a7fc5e4e1 Time: 34.6091
[02/16/2025-23:48:07] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[02/16/2025-23:48:08] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 20.9239
[02/16/2025-23:48:08] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xeb65d4c1e8fa2294
[02/16/2025-23:48:08] [V] [TRT] Tactic: 0xeb65d4c1e8fa2294 Time: 17.1591
[02/16/2025-23:48:08] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xcedbed6d66c946d0
[02/16/2025-23:48:08] [V] [TRT] Tactic: 0xcedbed6d66c946d0 Time: 13.7614
[02/16/2025-23:48:08] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xe797e099911c0624
[02/16/2025-23:48:08] [V] [TRT] Tactic: 0xe797e099911c0624 Time: 20.9349
[02/16/2025-23:48:08] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x25b2b9d5c9d5ca0d
[02/16/2025-23:48:08] [V] [TRT] Tactic: 0x25b2b9d5c9d5ca0d Time: 22.5207
[02/16/2025-23:48:08] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x13cc2ad8dcd32ba2
[02/16/2025-23:48:09] [V] [TRT] Tactic: 0x13cc2ad8dcd32ba2 Time: 16.8743
[02/16/2025-23:48:09] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x7aa21282feb15f1a
[02/16/2025-23:48:09] [V] [TRT] Tactic: 0x7aa21282feb15f1a Time: 15.7924
[02/16/2025-23:48:09] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x21246c8544eff903
[02/16/2025-23:48:09] [V] [TRT] Tactic: 0x21246c8544eff903 Time: 19.9709
[02/16/2025-23:48:09] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xd920b33c9bd27143
[02/16/2025-23:48:09] [V] [TRT] Tactic: 0xd920b33c9bd27143 Time: 23.8865
[02/16/2025-23:48:09] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[02/16/2025-23:48:09] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 21.4228
[02/16/2025-23:48:09] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xa9a06d0633580c0c
[02/16/2025-23:48:09] [V] [TRT] Tactic: 0xa9a06d0633580c0c Time: 13.6841
[02/16/2025-23:48:09] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x818413b69874bb35
[02/16/2025-23:48:10] [V] [TRT] Tactic: 0x818413b69874bb35 Time: 22.9769
[02/16/2025-23:48:10] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65f71607d20d5438
[02/16/2025-23:48:10] [V] [TRT] Tactic: 0x65f71607d20d5438 Time: 29.1243
[02/16/2025-23:48:10] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x2d80d2b384ab13f1
[02/16/2025-23:48:10] [V] [TRT] Tactic: 0x2d80d2b384ab13f1 Time: 22.5668
[02/16/2025-23:48:10] [V] [TRT] Fastest Tactic: 0xa9a06d0633580c0c Time: 13.6841
[02/16/2025-23:48:10] [V] [TRT] --------------- Timing Runner: /conv1b/Conv + /relu_1/Relu (CaskFlattenConvolution)
[02/16/2025-23:48:10] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:10] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xa9a06d0633580c0c
[02/16/2025-23:48:10] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:10] [V] [TRT] *************** Autotuning format combination: Float(19660800,307200,640,1) -> Float(4915200,76800,320,1) ***************
[02/16/2025-23:48:10] [V] [TRT] --------------- Timing Runner: /pool/MaxPool (TiledPooling)
[02/16/2025-23:48:10] [V] [TRT] TiledPooling has no valid tactics for this config, skipping
[02/16/2025-23:48:10] [V] [TRT] --------------- Timing Runner: /pool/MaxPool (CudnnPooling)
[02/16/2025-23:48:10] [V] [TRT] Tactic: 0xffffffffffffffff Time: 2.40484
[02/16/2025-23:48:10] [V] [TRT] Fastest Tactic: 0xffffffffffffffff Time: 2.40484
[02/16/2025-23:48:10] [V] [TRT] --------------- Timing Runner: /pool/MaxPool (CaskPooling)
[02/16/2025-23:48:10] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll6_tThreads256 Tactic: 0x60eceb67eff69444
[02/16/2025-23:48:10] [V] [TRT] Tactic: 0x60eceb67eff69444 Time: 2.39645
[02/16/2025-23:48:10] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll3_tThreads256 Tactic: 0xee538eb5d3641457
[02/16/2025-23:48:10] [V] [TRT] Tactic: 0xee538eb5d3641457 Time: 2.52595
[02/16/2025-23:48:10] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll8_tThreads256 Tactic: 0xbc5c1844e5cc7959
[02/16/2025-23:48:10] [V] [TRT] Tactic: 0xbc5c1844e5cc7959 Time: 2.40495
[02/16/2025-23:48:10] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll8_tThreads128 Tactic: 0x2802f161f2fbd8fa
[02/16/2025-23:48:10] [V] [TRT] Tactic: 0x2802f161f2fbd8fa Time: 2.38731
[02/16/2025-23:48:10] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_fw_4d_FP32FP32NCHW_Max Tactic: 0xb59f9cfb90407c92
[02/16/2025-23:48:10] [V] [TRT] Tactic: 0xb59f9cfb90407c92 Time: 2.40605
[02/16/2025-23:48:10] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll3_tThreads128 Tactic: 0x7a0d6790c453b5f4
[02/16/2025-23:48:10] [V] [TRT] Tactic: 0x7a0d6790c453b5f4 Time: 2.53601
[02/16/2025-23:48:10] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll2_tThreads128 Tactic: 0xa7a495ee24d0c659
[02/16/2025-23:48:11] [V] [TRT] Tactic: 0xa7a495ee24d0c659 Time: 3.00295
[02/16/2025-23:48:11] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll6_tThreads128 Tactic: 0xf4b20242f8c135e7
[02/16/2025-23:48:11] [V] [TRT] Tactic: 0xf4b20242f8c135e7 Time: 2.41549
[02/16/2025-23:48:11] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_nd_NCDHW_kMAX_kGENERIC_3D_POOLING_MODE_kFLOAT_0 Tactic: 0x5faf4a0a8a5670ed
[02/16/2025-23:48:11] [V] [TRT] Tactic: 0x5faf4a0a8a5670ed Time: 5.95844
[02/16/2025-23:48:11] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll4_tThreads256 Tactic: 0x4967a0b181fe6d9b
[02/16/2025-23:48:11] [V] [TRT] Tactic: 0x4967a0b181fe6d9b Time: 2.40896
[02/16/2025-23:48:11] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll1_tThreads128 Tactic: 0x53862c46aa5b4c2b
[02/16/2025-23:48:11] [V] [TRT] Tactic: 0x53862c46aa5b4c2b Time: 5.35952
[02/16/2025-23:48:11] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll5_tThreads256 Tactic: 0x94ce52cf617d1e36
[02/16/2025-23:48:11] [V] [TRT] Tactic: 0x94ce52cf617d1e36 Time: 2.40187
[02/16/2025-23:48:11] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll7_tThreads256 Tactic: 0xbd4519190f75e7e9
[02/16/2025-23:48:11] [V] [TRT] Tactic: 0xbd4519190f75e7e9 Time: 2.43003
[02/16/2025-23:48:11] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll5_tThreads128 Tactic: 0x0090bbea764abf95
[02/16/2025-23:48:11] [V] [TRT] Tactic: 0x0090bbea764abf95 Time: 2.41915
[02/16/2025-23:48:11] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll2_tThreads256 Tactic: 0x33fa7ccb33e767fa
[02/16/2025-23:48:11] [V] [TRT] Tactic: 0x33fa7ccb33e767fa Time: 3.13301
[02/16/2025-23:48:11] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll4_tThreads128 Tactic: 0xdd39499496c9cc38
[02/16/2025-23:48:11] [V] [TRT] Tactic: 0xdd39499496c9cc38 Time: 2.4224
[02/16/2025-23:48:11] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll1_tThreads256 Tactic: 0xc7d8c563bd6ced88
[02/16/2025-23:48:11] [V] [TRT] Tactic: 0xc7d8c563bd6ced88 Time: 5.60719
[02/16/2025-23:48:11] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll7_tThreads128 Tactic: 0x291bf03c1842464a
[02/16/2025-23:48:11] [V] [TRT] Tactic: 0x291bf03c1842464a Time: 2.42458
[02/16/2025-23:48:11] [V] [TRT] Fastest Tactic: 0x2802f161f2fbd8fa Time: 2.38731
[02/16/2025-23:48:11] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskPooling Tactic: 0x2802f161f2fbd8fa
[02/16/2025-23:48:11] [V] [TRT] *************** Autotuning format combination: Float(4915200,1:4,10240,16) -> Float(1228800,1:4,5120,16) ***************
[02/16/2025-23:48:11] [V] [TRT] --------------- Timing Runner: /pool/MaxPool (CaskPooling)
[02/16/2025-23:48:11] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_NOT_PROPAGATE_NAN_3D Tactic: 0xfa211b1cdd504de0
[02/16/2025-23:48:11] [V] [TRT] Tactic: 0xfa211b1cdd504de0 Time: 3.9469
[02/16/2025-23:48:11] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_NOT_PROPAGATE_NAN_2D Tactic: 0xaec8628e8180bced
[02/16/2025-23:48:11] [V] [TRT] Tactic: 0xaec8628e8180bced Time: 3.80055
[02/16/2025-23:48:11] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_PROPAGATE_NAN_2D Tactic: 0x8382d5c464539e87
[02/16/2025-23:48:11] [V] [TRT] Tactic: 0x8382d5c464539e87 Time: 3.87565
[02/16/2025-23:48:11] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_fw_4d_FP32FP32NHWC_Max_CAlign4 Tactic: 0x22fb1bb4a70e340d
[02/16/2025-23:48:11] [V] [TRT] Tactic: 0x22fb1bb4a70e340d Time: 7.12427
[02/16/2025-23:48:11] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_PROPAGATE_NAN_3D Tactic: 0xd76bac5638836f8a
[02/16/2025-23:48:11] [V] [TRT] Tactic: 0xd76bac5638836f8a Time: 4.03303
[02/16/2025-23:48:11] [V] [TRT] Fastest Tactic: 0xaec8628e8180bced Time: 3.80055
[02/16/2025-23:48:11] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskPooling Tactic: 0xaec8628e8180bced
[02/16/2025-23:48:11] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:11] [V] [TRT] *************** Autotuning format combination: Float(4915200,76800,320,1) -> Float(4915200,76800,320,1) ***************
[02/16/2025-23:48:11] [V] [TRT] --------------- Timing Runner: /conv2a/Conv + /relu_2/Relu (CudaDepthwiseConvolution)
[02/16/2025-23:48:11] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:11] [V] [TRT] --------------- Timing Runner: /conv2a/Conv + /relu_2/Relu (FusedConvActConvolution)
[02/16/2025-23:48:11] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:11] [V] [TRT] --------------- Timing Runner: /conv2a/Conv + /relu_2/Relu (CudnnConvolution)
[02/16/2025-23:48:12] [V] [TRT] Tactic: 0x0000000000000000 Time: 31.5504
[02/16/2025-23:48:12] [V] [TRT] Tactic: 0x0000000000000001 Time: 7.77168
[02/16/2025-23:48:12] [V] [TRT] Tactic: 0x0000000000000002 Time: 36.2931
[02/16/2025-23:48:12] [V] [TRT] Tactic: 0x0000000000000005 Time: 53.8012
[02/16/2025-23:48:13] [V] [TRT] Tactic: 0x0000000000000006 Time: 9.86194
[02/16/2025-23:48:13] [V] [TRT] Tactic: 0x0000000000000038 Time: 31.697
[02/16/2025-23:48:13] [V] [TRT] Tactic: 0x0000000000000039 Time: 7.77505
[02/16/2025-23:48:13] [V] [TRT] Tactic: 0x000000000000003a Time: 36.0855
[02/16/2025-23:48:14] [V] [TRT] Tactic: 0x000000000000003d Time: 53.7543
[02/16/2025-23:48:14] [V] [TRT] Tactic: 0x000000000000003e Time: 9.91363
[02/16/2025-23:48:14] [V] [TRT] Tactic: 0x0000000000000070 Time: 31.685
[02/16/2025-23:48:14] [V] [TRT] Tactic: 0x0000000000000071 Time: 15.9215
[02/16/2025-23:48:15] [V] [TRT] Tactic: 0x0000000000000072 Time: 36.1751
[02/16/2025-23:48:15] [V] [TRT] Tactic: 0x0000000000000075 Time: 53.7148
[02/16/2025-23:48:15] [V] [TRT] Tactic: 0x0000000000000076 Time: 9.92045
[02/16/2025-23:48:15] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 7.77168
[02/16/2025-23:48:15] [V] [TRT] --------------- Timing Runner: /conv2a/Conv + /relu_2/Relu (CaskGemmConvolution)
[02/16/2025-23:48:15] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:15] [V] [TRT] --------------- Timing Runner: /conv2a/Conv + /relu_2/Relu (CaskConvolution)
[02/16/2025-23:48:15] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[02/16/2025-23:48:15] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 7.40243
[02/16/2025-23:48:15] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[02/16/2025-23:48:15] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 14.6197
[02/16/2025-23:48:15] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[02/16/2025-23:48:15] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 12.7644
[02/16/2025-23:48:15] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[02/16/2025-23:48:16] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 13.57
[02/16/2025-23:48:16] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[02/16/2025-23:48:16] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 23.5237
[02/16/2025-23:48:16] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[02/16/2025-23:48:16] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 25.3791
[02/16/2025-23:48:16] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[02/16/2025-23:48:16] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 23.8476
[02/16/2025-23:48:16] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[02/16/2025-23:48:16] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 20.0651
[02/16/2025-23:48:16] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[02/16/2025-23:48:16] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 19.0458
[02/16/2025-23:48:16] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[02/16/2025-23:48:17] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 13.3241
[02/16/2025-23:48:17] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[02/16/2025-23:48:17] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 23.8514
[02/16/2025-23:48:17] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[02/16/2025-23:48:17] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 39.0658
[02/16/2025-23:48:17] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[02/16/2025-23:48:17] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 18.6355
[02/16/2025-23:48:17] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[02/16/2025-23:48:17] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 22.1131
[02/16/2025-23:48:17] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[02/16/2025-23:48:18] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 22.7786
[02/16/2025-23:48:18] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[02/16/2025-23:48:18] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 14.0175
[02/16/2025-23:48:18] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[02/16/2025-23:48:18] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 23.9481
[02/16/2025-23:48:18] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[02/16/2025-23:48:18] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 26.7472
[02/16/2025-23:48:18] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[02/16/2025-23:48:18] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 22.4395
[02/16/2025-23:48:18] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[02/16/2025-23:48:19] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 26.6611
[02/16/2025-23:48:19] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[02/16/2025-23:48:19] [V] [TRT] Tactic: 0x4727434768e46395 Time: 13.8237
[02/16/2025-23:48:19] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[02/16/2025-23:48:19] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 13.0285
[02/16/2025-23:48:19] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile244t_nt_v1 Tactic: 0xb1e4019cd8c44d5e
[02/16/2025-23:48:19] [V] [TRT] Tactic: 0xb1e4019cd8c44d5e Time: 9.31023
[02/16/2025-23:48:19] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 7.40243
[02/16/2025-23:48:19] [V] [TRT] --------------- Timing Runner: /conv2a/Conv + /relu_2/Relu (CaskFlattenConvolution)
[02/16/2025-23:48:19] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:19] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x94119b4c514b211a
[02/16/2025-23:48:19] [V] [TRT] *************** Autotuning format combination: Float(4915200,1,20480,64) -> Float(4915200,1,20480,64) ***************
[02/16/2025-23:48:19] [V] [TRT] --------------- Timing Runner: /conv2a/Conv + /relu_2/Relu (CaskConvolution)
[02/16/2025-23:48:19] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[02/16/2025-23:48:19] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 23.6389
[02/16/2025-23:48:19] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x27b316f52c109002
[02/16/2025-23:48:19] [V] [TRT] Tactic: 0x27b316f52c109002 Time: 13.239
[02/16/2025-23:48:19] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x412c44dfeaf9161d
[02/16/2025-23:48:19] [V] [TRT] Tactic: 0x412c44dfeaf9161d Time: 13.3258
[02/16/2025-23:48:19] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x3e2b881168d9689d
[02/16/2025-23:48:20] [V] [TRT] Tactic: 0x3e2b881168d9689d Time: 13.9693
[02/16/2025-23:48:20] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0xbdfdef6b84f7ccc9
[02/16/2025-23:48:20] [V] [TRT] Tactic: 0xbdfdef6b84f7ccc9 Time: 13.1596
[02/16/2025-23:48:20] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0xf90060ce8193b811
[02/16/2025-23:48:20] [V] [TRT] Tactic: 0xf90060ce8193b811 Time: 22.8257
[02/16/2025-23:48:20] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x7bc32c782b800c48
[02/16/2025-23:48:20] [V] [TRT] Tactic: 0x7bc32c782b800c48 Time: 22.7968
[02/16/2025-23:48:20] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x3e191488237fab8f
[02/16/2025-23:48:20] [V] [TRT] Tactic: 0x3e191488237fab8f Time: 14.0176
[02/16/2025-23:48:20] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[02/16/2025-23:48:20] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 21.8899
[02/16/2025-23:48:20] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_large_nhwc_tn_v1 Tactic: 0xca7eeb8d9143d738
[02/16/2025-23:48:21] [V] [TRT] Tactic: 0xca7eeb8d9143d738 Time: 23.8078
[02/16/2025-23:48:21] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0x634e99502974e4da
[02/16/2025-23:48:21] [V] [TRT] Tactic: 0x634e99502974e4da Time: 22.9253
[02/16/2025-23:48:21] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[02/16/2025-23:48:21] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 20.2014
[02/16/2025-23:48:21] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[02/16/2025-23:48:21] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 16.1702
[02/16/2025-23:48:21] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[02/16/2025-23:48:22] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 41.8358
[02/16/2025-23:48:22] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[02/16/2025-23:48:22] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 25.0818
[02/16/2025-23:48:22] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[02/16/2025-23:48:22] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 14.1269
[02/16/2025-23:48:22] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[02/16/2025-23:48:22] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 21.1004
[02/16/2025-23:48:22] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[02/16/2025-23:48:22] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 10.9768
[02/16/2025-23:48:22] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[02/16/2025-23:48:22] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 21.5489
[02/16/2025-23:48:22] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[02/16/2025-23:48:23] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 21.5998
[02/16/2025-23:48:23] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[02/16/2025-23:48:23] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 23.4321
[02/16/2025-23:48:23] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[02/16/2025-23:48:23] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 11.0052
[02/16/2025-23:48:23] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[02/16/2025-23:48:23] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 21.1942
[02/16/2025-23:48:23] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[02/16/2025-23:48:23] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 11.0548
[02/16/2025-23:48:23] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[02/16/2025-23:48:23] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 12.1255
[02/16/2025-23:48:23] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[02/16/2025-23:48:23] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 12.2632
[02/16/2025-23:48:23] [V] [TRT] Fastest Tactic: 0x8014228ec08b4d49 Time: 10.9768
[02/16/2025-23:48:23] [V] [TRT] --------------- Timing Runner: /conv2a/Conv + /relu_2/Relu (CaskFlattenConvolution)
[02/16/2025-23:48:23] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:23] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x8014228ec08b4d49
[02/16/2025-23:48:23] [V] [TRT] *************** Autotuning format combination: Float(1228800,1:4,5120,16) -> Float(1228800,1:4,5120,16) ***************
[02/16/2025-23:48:23] [V] [TRT] --------------- Timing Runner: /conv2a/Conv + /relu_2/Relu (CudaDepthwiseConvolution)
[02/16/2025-23:48:23] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:23] [V] [TRT] --------------- Timing Runner: /conv2a/Conv + /relu_2/Relu (CaskGemmConvolution)
[02/16/2025-23:48:23] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:23] [V] [TRT] --------------- Timing Runner: /conv2a/Conv + /relu_2/Relu (CaskConvolution)
[02/16/2025-23:48:23] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x998c97842e775a17
[02/16/2025-23:48:23] [V] [TRT] Tactic: 0x998c97842e775a17 Time: 9.74749
[02/16/2025-23:48:23] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x614e89f7852edbc3
[02/16/2025-23:48:24] [V] [TRT] Tactic: 0x614e89f7852edbc3 Time: 9.33829
[02/16/2025-23:48:24] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x679a281f7660c436
[02/16/2025-23:48:24] [V] [TRT] Tactic: 0x679a281f7660c436 Time: 8.75588
[02/16/2025-23:48:24] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xd7f5d575d49a4bc7
[02/16/2025-23:48:24] [V] [TRT] Tactic: 0xd7f5d575d49a4bc7 Time: 9.06447
[02/16/2025-23:48:24] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0x36303f399d3ee4fd
[02/16/2025-23:48:24] [V] [TRT] Tactic: 0x36303f399d3ee4fd Time: 6.34911
[02/16/2025-23:48:24] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x385bfab9332b1413
[02/16/2025-23:48:24] [V] [TRT] Tactic: 0x385bfab9332b1413 Time: 5.77111
[02/16/2025-23:48:24] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[02/16/2025-23:48:24] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 5.68735
[02/16/2025-23:48:24] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6716429226d146f7
[02/16/2025-23:48:24] [V] [TRT] Tactic: 0x6716429226d146f7 Time: 4.06007
[02/16/2025-23:48:24] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xba0185279ccb2b85
[02/16/2025-23:48:24] [V] [TRT] Tactic: 0xba0185279ccb2b85 Time: 3.58571
[02/16/2025-23:48:24] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x112d7e4d280f396d
[02/16/2025-23:48:24] [V] [TRT] Tactic: 0x112d7e4d280f396d Time: 8.03511
[02/16/2025-23:48:24] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb47d7d926de02dee
[02/16/2025-23:48:24] [V] [TRT] Tactic: 0xb47d7d926de02dee Time: 4.38706
[02/16/2025-23:48:24] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x482b48242255b8ce
[02/16/2025-23:48:24] [V] [TRT] Tactic: 0x482b48242255b8ce Time: 9.5202
[02/16/2025-23:48:24] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xf4156675c5f728d4
[02/16/2025-23:48:24] [V] [TRT] Tactic: 0xf4156675c5f728d4 Time: 8.91186
[02/16/2025-23:48:24] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xc0a715d897e240bb
[02/16/2025-23:48:24] [V] [TRT] Tactic: 0xc0a715d897e240bb Time: 4.49016
[02/16/2025-23:48:24] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xd4428a7355769d7d
[02/16/2025-23:48:24] [V] [TRT] Tactic: 0xd4428a7355769d7d Time: 7.10474
[02/16/2025-23:48:24] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6e2a3c7a7fc5e4e1
[02/16/2025-23:48:24] [V] [TRT] Tactic: 0x6e2a3c7a7fc5e4e1 Time: 9.01929
[02/16/2025-23:48:24] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 5.25117
[02/16/2025-23:48:25] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xeb65d4c1e8fa2294
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0xeb65d4c1e8fa2294 Time: 4.48717
[02/16/2025-23:48:25] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xcedbed6d66c946d0
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0xcedbed6d66c946d0 Time: 3.55992
[02/16/2025-23:48:25] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xe797e099911c0624
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0xe797e099911c0624 Time: 5.34243
[02/16/2025-23:48:25] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x25b2b9d5c9d5ca0d
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0x25b2b9d5c9d5ca0d Time: 5.66012
[02/16/2025-23:48:25] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x13cc2ad8dcd32ba2
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0x13cc2ad8dcd32ba2 Time: 4.26265
[02/16/2025-23:48:25] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x7aa21282feb15f1a
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0x7aa21282feb15f1a Time: 4.04609
[02/16/2025-23:48:25] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x21246c8544eff903
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0x21246c8544eff903 Time: 5.01641
[02/16/2025-23:48:25] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xd920b33c9bd27143
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0xd920b33c9bd27143 Time: 6.04224
[02/16/2025-23:48:25] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 5.3934
[02/16/2025-23:48:25] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xa9a06d0633580c0c
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0xa9a06d0633580c0c Time: 3.46505
[02/16/2025-23:48:25] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x818413b69874bb35
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0x818413b69874bb35 Time: 5.67437
[02/16/2025-23:48:25] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65f71607d20d5438
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0x65f71607d20d5438 Time: 7.3358
[02/16/2025-23:48:25] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x2d80d2b384ab13f1
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0x2d80d2b384ab13f1 Time: 5.55189
[02/16/2025-23:48:25] [V] [TRT] Fastest Tactic: 0xa9a06d0633580c0c Time: 3.46505
[02/16/2025-23:48:25] [V] [TRT] --------------- Timing Runner: /conv2a/Conv + /relu_2/Relu (CaskFlattenConvolution)
[02/16/2025-23:48:25] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:25] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xa9a06d0633580c0c
[02/16/2025-23:48:25] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:25] [V] [TRT] *************** Autotuning format combination: Float(4915200,76800,320,1) -> Float(4915200,76800,320,1) ***************
[02/16/2025-23:48:25] [V] [TRT] *************** Autotuning format combination: Float(4915200,1,20480,64) -> Float(4915200,1,20480,64) ***************
[02/16/2025-23:48:25] [V] [TRT] *************** Autotuning format combination: Float(1228800,1:4,5120,16) -> Float(1228800,1:4,5120,16) ***************
[02/16/2025-23:48:25] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:25] [V] [TRT] *************** Autotuning format combination: Float(4915200,76800,320,1) -> Float(1228800,19200,160,1) ***************
[02/16/2025-23:48:25] [V] [TRT] --------------- Timing Runner: /pool_1/MaxPool (TiledPooling)
[02/16/2025-23:48:25] [V] [TRT] TiledPooling has no valid tactics for this config, skipping
[02/16/2025-23:48:25] [V] [TRT] --------------- Timing Runner: /pool_1/MaxPool (CudnnPooling)
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0xffffffffffffffff Time: 0.60843
[02/16/2025-23:48:25] [V] [TRT] Fastest Tactic: 0xffffffffffffffff Time: 0.60843
[02/16/2025-23:48:25] [V] [TRT] --------------- Timing Runner: /pool_1/MaxPool (CaskPooling)
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll6_tThreads256 Tactic: 0x60eceb67eff69444
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0x60eceb67eff69444 Time: 0.604174
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll3_tThreads256 Tactic: 0xee538eb5d3641457
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0xee538eb5d3641457 Time: 0.636841
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll8_tThreads256 Tactic: 0xbc5c1844e5cc7959
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0xbc5c1844e5cc7959 Time: 0.608763
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll8_tThreads128 Tactic: 0x2802f161f2fbd8fa
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0x2802f161f2fbd8fa Time: 0.603762
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_fw_4d_FP32FP32NCHW_Max Tactic: 0xb59f9cfb90407c92
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0xb59f9cfb90407c92 Time: 0.610158
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll3_tThreads128 Tactic: 0x7a0d6790c453b5f4
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0x7a0d6790c453b5f4 Time: 0.628224
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll2_tThreads128 Tactic: 0xa7a495ee24d0c659
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0xa7a495ee24d0c659 Time: 0.75579
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll6_tThreads128 Tactic: 0xf4b20242f8c135e7
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0xf4b20242f8c135e7 Time: 0.608334
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_nd_NCDHW_kMAX_kGENERIC_3D_POOLING_MODE_kFLOAT_0 Tactic: 0x5faf4a0a8a5670ed
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0x5faf4a0a8a5670ed Time: 1.48533
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll4_tThreads256 Tactic: 0x4967a0b181fe6d9b
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0x4967a0b181fe6d9b Time: 0.60907
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll1_tThreads128 Tactic: 0x53862c46aa5b4c2b
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0x53862c46aa5b4c2b Time: 1.33745
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll5_tThreads256 Tactic: 0x94ce52cf617d1e36
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0x94ce52cf617d1e36 Time: 0.606254
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll7_tThreads256 Tactic: 0xbd4519190f75e7e9
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0xbd4519190f75e7e9 Time: 0.609001
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll5_tThreads128 Tactic: 0x0090bbea764abf95
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0x0090bbea764abf95 Time: 0.608974
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll2_tThreads256 Tactic: 0x33fa7ccb33e767fa
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0x33fa7ccb33e767fa Time: 0.789577
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll4_tThreads128 Tactic: 0xdd39499496c9cc38
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0xdd39499496c9cc38 Time: 0.610226
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll1_tThreads256 Tactic: 0xc7d8c563bd6ced88
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0xc7d8c563bd6ced88 Time: 1.4026
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll7_tThreads128 Tactic: 0x291bf03c1842464a
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0x291bf03c1842464a Time: 0.612256
[02/16/2025-23:48:25] [V] [TRT] Fastest Tactic: 0x2802f161f2fbd8fa Time: 0.603762
[02/16/2025-23:48:25] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskPooling Tactic: 0x2802f161f2fbd8fa
[02/16/2025-23:48:25] [V] [TRT] *************** Autotuning format combination: Float(1228800,1:4,5120,16) -> Float(307200,1:4,2560,16) ***************
[02/16/2025-23:48:25] [V] [TRT] --------------- Timing Runner: /pool_1/MaxPool (CaskPooling)
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_NOT_PROPAGATE_NAN_3D Tactic: 0xfa211b1cdd504de0
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0xfa211b1cdd504de0 Time: 0.992119
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_NOT_PROPAGATE_NAN_2D Tactic: 0xaec8628e8180bced
[02/16/2025-23:48:25] [V] [TRT] Tactic: 0xaec8628e8180bced Time: 0.953915
[02/16/2025-23:48:25] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_PROPAGATE_NAN_2D Tactic: 0x8382d5c464539e87
[02/16/2025-23:48:26] [V] [TRT] Tactic: 0x8382d5c464539e87 Time: 0.972096
[02/16/2025-23:48:26] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_fw_4d_FP32FP32NHWC_Max_CAlign4 Tactic: 0x22fb1bb4a70e340d
[02/16/2025-23:48:26] [V] [TRT] Tactic: 0x22fb1bb4a70e340d Time: 1.79799
[02/16/2025-23:48:26] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_PROPAGATE_NAN_3D Tactic: 0xd76bac5638836f8a
[02/16/2025-23:48:26] [V] [TRT] Tactic: 0xd76bac5638836f8a Time: 1.01276
[02/16/2025-23:48:26] [V] [TRT] Fastest Tactic: 0xaec8628e8180bced Time: 0.953915
[02/16/2025-23:48:26] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskPooling Tactic: 0xaec8628e8180bced
[02/16/2025-23:48:26] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:26] [V] [TRT] *************** Autotuning format combination: Float(1228800,19200,160,1) -> Float(2457600,19200,160,1) ***************
[02/16/2025-23:48:26] [V] [TRT] --------------- Timing Runner: /conv3a/Conv + /relu_4/Relu (CudaDepthwiseConvolution)
[02/16/2025-23:48:26] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:26] [V] [TRT] --------------- Timing Runner: /conv3a/Conv + /relu_4/Relu (FusedConvActConvolution)
[02/16/2025-23:48:26] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:26] [V] [TRT] --------------- Timing Runner: /conv3a/Conv + /relu_4/Relu (CudnnConvolution)
[02/16/2025-23:48:26] [V] [TRT] Tactic: 0x0000000000000000 Time: 9.04392
[02/16/2025-23:48:26] [V] [TRT] Tactic: 0x0000000000000001 Time: 2.77239
[02/16/2025-23:48:26] [V] [TRT] Tactic: 0x0000000000000002 Time: 10.3425
[02/16/2025-23:48:26] [V] [TRT] Tactic: 0x0000000000000005 Time: 28.9663
[02/16/2025-23:48:26] [V] [TRT] Tactic: 0x0000000000000006 Time: 4.97459
[02/16/2025-23:48:26] [V] [TRT] Tactic: 0x0000000000000038 Time: 9.13367
[02/16/2025-23:48:26] [V] [TRT] Tactic: 0x0000000000000039 Time: 2.77758
[02/16/2025-23:48:26] [V] [TRT] Tactic: 0x000000000000003a Time: 10.263
[02/16/2025-23:48:27] [V] [TRT] Tactic: 0x000000000000003d Time: 29.0082
[02/16/2025-23:48:27] [V] [TRT] Tactic: 0x000000000000003e Time: 4.99178
[02/16/2025-23:48:27] [V] [TRT] Tactic: 0x0000000000000070 Time: 9.15561
[02/16/2025-23:48:27] [V] [TRT] Tactic: 0x0000000000000071 Time: 8.62739
[02/16/2025-23:48:27] [V] [TRT] Tactic: 0x0000000000000072 Time: 10.2489
[02/16/2025-23:48:27] [V] [TRT] Tactic: 0x0000000000000075 Time: 28.9827
[02/16/2025-23:48:27] [V] [TRT] Tactic: 0x0000000000000076 Time: 4.98219
[02/16/2025-23:48:27] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 2.77239
[02/16/2025-23:48:27] [V] [TRT] --------------- Timing Runner: /conv3a/Conv + /relu_4/Relu (CaskGemmConvolution)
[02/16/2025-23:48:27] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:27] [V] [TRT] --------------- Timing Runner: /conv3a/Conv + /relu_4/Relu (CaskConvolution)
[02/16/2025-23:48:27] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[02/16/2025-23:48:27] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 3.67542
[02/16/2025-23:48:27] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[02/16/2025-23:48:27] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 7.28213
[02/16/2025-23:48:27] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[02/16/2025-23:48:27] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 6.38862
[02/16/2025-23:48:27] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[02/16/2025-23:48:27] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 6.80259
[02/16/2025-23:48:27] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[02/16/2025-23:48:27] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 6.00328
[02/16/2025-23:48:27] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[02/16/2025-23:48:28] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 6.48345
[02/16/2025-23:48:28] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[02/16/2025-23:48:28] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 6.07793
[02/16/2025-23:48:28] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[02/16/2025-23:48:28] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 10.0975
[02/16/2025-23:48:28] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[02/16/2025-23:48:28] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 9.53746
[02/16/2025-23:48:28] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[02/16/2025-23:48:28] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 6.65972
[02/16/2025-23:48:28] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[02/16/2025-23:48:28] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 6.10006
[02/16/2025-23:48:28] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[02/16/2025-23:48:28] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 19.5532
[02/16/2025-23:48:28] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[02/16/2025-23:48:28] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 9.36899
[02/16/2025-23:48:28] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[02/16/2025-23:48:28] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 5.7455
[02/16/2025-23:48:28] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[02/16/2025-23:48:28] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 11.3282
[02/16/2025-23:48:28] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[02/16/2025-23:48:28] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 7.01343
[02/16/2025-23:48:28] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[02/16/2025-23:48:28] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 6.16196
[02/16/2025-23:48:28] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[02/16/2025-23:48:29] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 13.3187
[02/16/2025-23:48:29] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[02/16/2025-23:48:29] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 5.96125
[02/16/2025-23:48:29] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[02/16/2025-23:48:29] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 13.2158
[02/16/2025-23:48:29] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[02/16/2025-23:48:29] [V] [TRT] Tactic: 0x4727434768e46395 Time: 6.93753
[02/16/2025-23:48:29] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[02/16/2025-23:48:29] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 6.57385
[02/16/2025-23:48:29] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile244t_nt_v1 Tactic: 0xb1e4019cd8c44d5e
[02/16/2025-23:48:29] [V] [TRT] Tactic: 0xb1e4019cd8c44d5e Time: 4.67598
[02/16/2025-23:48:29] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 3.67542
[02/16/2025-23:48:29] [V] [TRT] --------------- Timing Runner: /conv3a/Conv + /relu_4/Relu (CaskFlattenConvolution)
[02/16/2025-23:48:29] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:29] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000001
[02/16/2025-23:48:29] [V] [TRT] *************** Autotuning format combination: Float(1228800,1,10240,64) -> Float(2457600,1,20480,128) ***************
[02/16/2025-23:48:29] [V] [TRT] --------------- Timing Runner: /conv3a/Conv + /relu_4/Relu (CaskConvolution)
[02/16/2025-23:48:29] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[02/16/2025-23:48:29] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 6.05579
[02/16/2025-23:48:29] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x27b316f52c109002
[02/16/2025-23:48:29] [V] [TRT] Tactic: 0x27b316f52c109002 Time: 6.63418
[02/16/2025-23:48:29] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x412c44dfeaf9161d
[02/16/2025-23:48:29] [V] [TRT] Tactic: 0x412c44dfeaf9161d Time: 6.66616
[02/16/2025-23:48:29] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x3e2b881168d9689d
[02/16/2025-23:48:29] [V] [TRT] Tactic: 0x3e2b881168d9689d Time: 7.00301
[02/16/2025-23:48:29] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0xbdfdef6b84f7ccc9
[02/16/2025-23:48:29] [V] [TRT] Tactic: 0xbdfdef6b84f7ccc9 Time: 6.59038
[02/16/2025-23:48:29] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0xf90060ce8193b811
[02/16/2025-23:48:29] [V] [TRT] Tactic: 0xf90060ce8193b811 Time: 5.73511
[02/16/2025-23:48:29] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x7bc32c782b800c48
[02/16/2025-23:48:29] [V] [TRT] Tactic: 0x7bc32c782b800c48 Time: 5.75127
[02/16/2025-23:48:29] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x3e191488237fab8f
[02/16/2025-23:48:29] [V] [TRT] Tactic: 0x3e191488237fab8f Time: 7.03538
[02/16/2025-23:48:29] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[02/16/2025-23:48:29] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 10.9422
[02/16/2025-23:48:29] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_large_nhwc_tn_v1 Tactic: 0xca7eeb8d9143d738
[02/16/2025-23:48:30] [V] [TRT] Tactic: 0xca7eeb8d9143d738 Time: 6.07451
[02/16/2025-23:48:30] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0x634e99502974e4da
[02/16/2025-23:48:30] [V] [TRT] Tactic: 0x634e99502974e4da Time: 5.85828
[02/16/2025-23:48:30] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[02/16/2025-23:48:30] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 10.111
[02/16/2025-23:48:30] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[02/16/2025-23:48:30] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 8.13208
[02/16/2025-23:48:30] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[02/16/2025-23:48:30] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 10.7472
[02/16/2025-23:48:30] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[02/16/2025-23:48:30] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 12.517
[02/16/2025-23:48:30] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[02/16/2025-23:48:30] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 7.07152
[02/16/2025-23:48:30] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[02/16/2025-23:48:30] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 10.5293
[02/16/2025-23:48:30] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[02/16/2025-23:48:30] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 5.48667
[02/16/2025-23:48:30] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[02/16/2025-23:48:30] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 10.7043
[02/16/2025-23:48:30] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[02/16/2025-23:48:30] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 5.41402
[02/16/2025-23:48:30] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[02/16/2025-23:48:30] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 5.97831
[02/16/2025-23:48:30] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[02/16/2025-23:48:30] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 5.5065
[02/16/2025-23:48:30] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[02/16/2025-23:48:30] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 10.6403
[02/16/2025-23:48:30] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 5.53666
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 6.12774
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 6.12923
[02/16/2025-23:48:31] [V] [TRT] Fastest Tactic: 0xd15dd11d64344e83 Time: 5.41402
[02/16/2025-23:48:31] [V] [TRT] --------------- Timing Runner: /conv3a/Conv + /relu_4/Relu (CaskFlattenConvolution)
[02/16/2025-23:48:31] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:31] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xd15dd11d64344e83
[02/16/2025-23:48:31] [V] [TRT] *************** Autotuning format combination: Float(307200,1:4,2560,16) -> Float(614400,1:4,5120,32) ***************
[02/16/2025-23:48:31] [V] [TRT] --------------- Timing Runner: /conv3a/Conv + /relu_4/Relu (CudaDepthwiseConvolution)
[02/16/2025-23:48:31] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:31] [V] [TRT] --------------- Timing Runner: /conv3a/Conv + /relu_4/Relu (CaskGemmConvolution)
[02/16/2025-23:48:31] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:31] [V] [TRT] --------------- Timing Runner: /conv3a/Conv + /relu_4/Relu (CaskConvolution)
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x998c97842e775a17
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x998c97842e775a17 Time: 2.49365
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x614e89f7852edbc3
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x614e89f7852edbc3 Time: 2.382
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x679a281f7660c436
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x679a281f7660c436 Time: 4.33157
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xd7f5d575d49a4bc7
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0xd7f5d575d49a4bc7 Time: 4.5712
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0x36303f399d3ee4fd
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x36303f399d3ee4fd Time: 1.68577
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x385bfab9332b1413
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x385bfab9332b1413 Time: 2.89682
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 1.49216
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6716429226d146f7
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x6716429226d146f7 Time: 2.02777
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xba0185279ccb2b85
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0xba0185279ccb2b85 Time: 1.83069
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x112d7e4d280f396d
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x112d7e4d280f396d Time: 2.05767
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb47d7d926de02dee
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0xb47d7d926de02dee Time: 2.21221
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x482b48242255b8ce
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x482b48242255b8ce Time: 2.45393
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xf4156675c5f728d4
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0xf4156675c5f728d4 Time: 2.27533
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xc0a715d897e240bb
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0xc0a715d897e240bb Time: 2.26976
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xd4428a7355769d7d
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0xd4428a7355769d7d Time: 2.00337
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6e2a3c7a7fc5e4e1
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x6e2a3c7a7fc5e4e1 Time: 4.53672
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 1.40405
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xeb65d4c1e8fa2294
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0xeb65d4c1e8fa2294 Time: 2.21749
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xcedbed6d66c946d0
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0xcedbed6d66c946d0 Time: 1.83823
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xe797e099911c0624
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0xe797e099911c0624 Time: 1.40988
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x25b2b9d5c9d5ca0d
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x25b2b9d5c9d5ca0d Time: 1.47551
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x13cc2ad8dcd32ba2
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x13cc2ad8dcd32ba2 Time: 2.1408
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x7aa21282feb15f1a
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x7aa21282feb15f1a Time: 1.99088
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x21246c8544eff903
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x21246c8544eff903 Time: 1.34203
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xd920b33c9bd27143
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0xd920b33c9bd27143 Time: 1.52916
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 1.43891
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xa9a06d0633580c0c
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0xa9a06d0633580c0c Time: 1.80258
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x818413b69874bb35
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x818413b69874bb35 Time: 2.81449
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65f71607d20d5438
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x65f71607d20d5438 Time: 2.01816
[02/16/2025-23:48:31] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x2d80d2b384ab13f1
[02/16/2025-23:48:31] [V] [TRT] Tactic: 0x2d80d2b384ab13f1 Time: 2.82475
[02/16/2025-23:48:31] [V] [TRT] Fastest Tactic: 0x21246c8544eff903 Time: 1.34203
[02/16/2025-23:48:31] [V] [TRT] --------------- Timing Runner: /conv3a/Conv + /relu_4/Relu (CaskFlattenConvolution)
[02/16/2025-23:48:31] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:31] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x21246c8544eff903
[02/16/2025-23:48:31] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:31] [V] [TRT] *************** Autotuning format combination: Float(2457600,19200,160,1) -> Float(2457600,19200,160,1) ***************
[02/16/2025-23:48:31] [V] [TRT] --------------- Timing Runner: /conv3b/Conv + /relu_5/Relu (CudaDepthwiseConvolution)
[02/16/2025-23:48:31] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:31] [V] [TRT] --------------- Timing Runner: /conv3b/Conv + /relu_5/Relu (FusedConvActConvolution)
[02/16/2025-23:48:31] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:32] [V] [TRT] --------------- Timing Runner: /conv3b/Conv + /relu_5/Relu (CudnnConvolution)
[02/16/2025-23:48:32] [V] [TRT] Tactic: 0x0000000000000000 Time: 16.7132
[02/16/2025-23:48:32] [V] [TRT] Tactic: 0x0000000000000001 Time: 4.02109
[02/16/2025-23:48:32] [V] [TRT] Tactic: 0x0000000000000002 Time: 19.288
[02/16/2025-23:48:32] [V] [TRT] Tactic: 0x0000000000000005 Time: 51.97
[02/16/2025-23:48:32] [V] [TRT] Tactic: 0x0000000000000006 Time: 8.15862
[02/16/2025-23:48:33] [V] [TRT] Tactic: 0x0000000000000038 Time: 16.6677
[02/16/2025-23:48:33] [V] [TRT] Tactic: 0x0000000000000039 Time: 4.03009
[02/16/2025-23:48:33] [V] [TRT] Tactic: 0x000000000000003a Time: 19.4131
[02/16/2025-23:48:33] [V] [TRT] Tactic: 0x000000000000003d Time: 52.0992
[02/16/2025-23:48:33] [V] [TRT] Tactic: 0x000000000000003e Time: 8.11573
[02/16/2025-23:48:33] [V] [TRT] Tactic: 0x0000000000000070 Time: 16.6976
[02/16/2025-23:48:34] [V] [TRT] Tactic: 0x0000000000000071 Time: 13.1858
[02/16/2025-23:48:34] [V] [TRT] Tactic: 0x0000000000000072 Time: 19.3923
[02/16/2025-23:48:34] [V] [TRT] Tactic: 0x0000000000000075 Time: 52.0881
[02/16/2025-23:48:34] [V] [TRT] Tactic: 0x0000000000000076 Time: 8.08122
[02/16/2025-23:48:34] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 4.02109
[02/16/2025-23:48:34] [V] [TRT] --------------- Timing Runner: /conv3b/Conv + /relu_5/Relu (CaskGemmConvolution)
[02/16/2025-23:48:34] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:34] [V] [TRT] --------------- Timing Runner: /conv3b/Conv + /relu_5/Relu (CaskConvolution)
[02/16/2025-23:48:34] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[02/16/2025-23:48:34] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 6.86629
[02/16/2025-23:48:34] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[02/16/2025-23:48:34] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 14.5422
[02/16/2025-23:48:34] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[02/16/2025-23:48:35] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 12.5946
[02/16/2025-23:48:35] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[02/16/2025-23:48:35] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 13.4419
[02/16/2025-23:48:35] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[02/16/2025-23:48:35] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 11.785
[02/16/2025-23:48:35] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[02/16/2025-23:48:35] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 12.433
[02/16/2025-23:48:35] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[02/16/2025-23:48:35] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 11.9387
[02/16/2025-23:48:35] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[02/16/2025-23:48:35] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 19.5877
[02/16/2025-23:48:35] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[02/16/2025-23:48:35] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 18.278
[02/16/2025-23:48:35] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[02/16/2025-23:48:35] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 13.2063
[02/16/2025-23:48:35] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[02/16/2025-23:48:36] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 11.5847
[02/16/2025-23:48:36] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[02/16/2025-23:48:36] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 38.0443
[02/16/2025-23:48:36] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[02/16/2025-23:48:36] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 18.1268
[02/16/2025-23:48:36] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[02/16/2025-23:48:36] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 10.8559
[02/16/2025-23:48:36] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[02/16/2025-23:48:36] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 21.781
[02/16/2025-23:48:36] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[02/16/2025-23:48:36] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 13.4311
[02/16/2025-23:48:36] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[02/16/2025-23:48:37] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 11.6979
[02/16/2025-23:48:37] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[02/16/2025-23:48:37] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 26.1501
[02/16/2025-23:48:37] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[02/16/2025-23:48:37] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 11.3088
[02/16/2025-23:48:37] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[02/16/2025-23:48:37] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 25.9876
[02/16/2025-23:48:37] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[02/16/2025-23:48:37] [V] [TRT] Tactic: 0x4727434768e46395 Time: 13.3411
[02/16/2025-23:48:37] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[02/16/2025-23:48:37] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 12.5753
[02/16/2025-23:48:37] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile244t_nt_v1 Tactic: 0xb1e4019cd8c44d5e
[02/16/2025-23:48:37] [V] [TRT] Tactic: 0xb1e4019cd8c44d5e Time: 8.30544
[02/16/2025-23:48:37] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 6.86629
[02/16/2025-23:48:37] [V] [TRT] --------------- Timing Runner: /conv3b/Conv + /relu_5/Relu (CaskFlattenConvolution)
[02/16/2025-23:48:37] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:37] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000001
[02/16/2025-23:48:37] [V] [TRT] *************** Autotuning format combination: Float(2457600,1,20480,128) -> Float(2457600,1,20480,128) ***************
[02/16/2025-23:48:37] [V] [TRT] --------------- Timing Runner: /conv3b/Conv + /relu_5/Relu (CaskConvolution)
[02/16/2025-23:48:37] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[02/16/2025-23:48:37] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 11.9557
[02/16/2025-23:48:37] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x27b316f52c109002
[02/16/2025-23:48:38] [V] [TRT] Tactic: 0x27b316f52c109002 Time: 12.9811
[02/16/2025-23:48:38] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x412c44dfeaf9161d
[02/16/2025-23:48:38] [V] [TRT] Tactic: 0x412c44dfeaf9161d Time: 13.0571
[02/16/2025-23:48:38] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x3e2b881168d9689d
[02/16/2025-23:48:38] [V] [TRT] Tactic: 0x3e2b881168d9689d Time: 13.5747
[02/16/2025-23:48:38] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0xbdfdef6b84f7ccc9
[02/16/2025-23:48:38] [V] [TRT] Tactic: 0xbdfdef6b84f7ccc9 Time: 12.9368
[02/16/2025-23:48:38] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0xf90060ce8193b811
[02/16/2025-23:48:38] [V] [TRT] Tactic: 0xf90060ce8193b811 Time: 11.5069
[02/16/2025-23:48:38] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x7bc32c782b800c48
[02/16/2025-23:48:38] [V] [TRT] Tactic: 0x7bc32c782b800c48 Time: 11.5096
[02/16/2025-23:48:38] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x3e191488237fab8f
[02/16/2025-23:48:38] [V] [TRT] Tactic: 0x3e191488237fab8f Time: 13.6518
[02/16/2025-23:48:38] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[02/16/2025-23:48:38] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 21.5803
[02/16/2025-23:48:38] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_large_nhwc_tn_v1 Tactic: 0xca7eeb8d9143d738
[02/16/2025-23:48:39] [V] [TRT] Tactic: 0xca7eeb8d9143d738 Time: 11.9896
[02/16/2025-23:48:39] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0x634e99502974e4da
[02/16/2025-23:48:39] [V] [TRT] Tactic: 0x634e99502974e4da Time: 11.5739
[02/16/2025-23:48:39] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[02/16/2025-23:48:39] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 19.9098
[02/16/2025-23:48:39] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[02/16/2025-23:48:39] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 15.541
[02/16/2025-23:48:39] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[02/16/2025-23:48:39] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 20.2073
[02/16/2025-23:48:39] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[02/16/2025-23:48:39] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 24.5327
[02/16/2025-23:48:39] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[02/16/2025-23:48:39] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 13.8348
[02/16/2025-23:48:39] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[02/16/2025-23:48:40] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 20.8851
[02/16/2025-23:48:40] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[02/16/2025-23:48:40] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 10.2135
[02/16/2025-23:48:40] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[02/16/2025-23:48:40] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 21.2928
[02/16/2025-23:48:40] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[02/16/2025-23:48:40] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 10.5191
[02/16/2025-23:48:40] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[02/16/2025-23:48:40] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 11.8025
[02/16/2025-23:48:40] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[02/16/2025-23:48:40] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 10.5604
[02/16/2025-23:48:40] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[02/16/2025-23:48:40] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 20.9791
[02/16/2025-23:48:40] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[02/16/2025-23:48:40] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 10.6022
[02/16/2025-23:48:40] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[02/16/2025-23:48:41] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 11.9984
[02/16/2025-23:48:41] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[02/16/2025-23:48:41] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 12.0624
[02/16/2025-23:48:41] [V] [TRT] Fastest Tactic: 0x8014228ec08b4d49 Time: 10.2135
[02/16/2025-23:48:41] [V] [TRT] --------------- Timing Runner: /conv3b/Conv + /relu_5/Relu (CaskFlattenConvolution)
[02/16/2025-23:48:41] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:41] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x8014228ec08b4d49
[02/16/2025-23:48:41] [V] [TRT] *************** Autotuning format combination: Float(614400,1:4,5120,32) -> Float(614400,1:4,5120,32) ***************
[02/16/2025-23:48:41] [V] [TRT] --------------- Timing Runner: /conv3b/Conv + /relu_5/Relu (CudaDepthwiseConvolution)
[02/16/2025-23:48:41] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:41] [V] [TRT] --------------- Timing Runner: /conv3b/Conv + /relu_5/Relu (CaskGemmConvolution)
[02/16/2025-23:48:41] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:41] [V] [TRT] --------------- Timing Runner: /conv3b/Conv + /relu_5/Relu (CaskConvolution)
[02/16/2025-23:48:41] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x998c97842e775a17
[02/16/2025-23:48:41] [V] [TRT] Tactic: 0x998c97842e775a17 Time: 4.50753
[02/16/2025-23:48:41] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x614e89f7852edbc3
[02/16/2025-23:48:41] [V] [TRT] Tactic: 0x614e89f7852edbc3 Time: 4.31332
[02/16/2025-23:48:41] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x679a281f7660c436
[02/16/2025-23:48:41] [V] [TRT] Tactic: 0x679a281f7660c436 Time: 7.63148
[02/16/2025-23:48:41] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xd7f5d575d49a4bc7
[02/16/2025-23:48:41] [V] [TRT] Tactic: 0xd7f5d575d49a4bc7 Time: 7.73014
[02/16/2025-23:48:41] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0x36303f399d3ee4fd
[02/16/2025-23:48:41] [V] [TRT] Tactic: 0x36303f399d3ee4fd Time: 3.04542
[02/16/2025-23:48:41] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x385bfab9332b1413
[02/16/2025-23:48:41] [V] [TRT] Tactic: 0x385bfab9332b1413 Time: 5.2138
[02/16/2025-23:48:41] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[02/16/2025-23:48:41] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 2.7025
[02/16/2025-23:48:41] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6716429226d146f7
[02/16/2025-23:48:41] [V] [TRT] Tactic: 0x6716429226d146f7 Time: 3.7784
[02/16/2025-23:48:41] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xba0185279ccb2b85
[02/16/2025-23:48:41] [V] [TRT] Tactic: 0xba0185279ccb2b85 Time: 3.38785
[02/16/2025-23:48:41] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x112d7e4d280f396d
[02/16/2025-23:48:41] [V] [TRT] Tactic: 0x112d7e4d280f396d Time: 3.64919
[02/16/2025-23:48:41] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb47d7d926de02dee
[02/16/2025-23:48:41] [V] [TRT] Tactic: 0xb47d7d926de02dee Time: 4.16072
[02/16/2025-23:48:41] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x482b48242255b8ce
[02/16/2025-23:48:41] [V] [TRT] Tactic: 0x482b48242255b8ce Time: 4.44463
[02/16/2025-23:48:41] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xf4156675c5f728d4
[02/16/2025-23:48:41] [V] [TRT] Tactic: 0xf4156675c5f728d4 Time: 4.1275
[02/16/2025-23:48:41] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xc0a715d897e240bb
[02/16/2025-23:48:41] [V] [TRT] Tactic: 0xc0a715d897e240bb Time: 4.18017
[02/16/2025-23:48:41] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xd4428a7355769d7d
[02/16/2025-23:48:41] [V] [TRT] Tactic: 0xd4428a7355769d7d Time: 3.60911
[02/16/2025-23:48:41] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6e2a3c7a7fc5e4e1
[02/16/2025-23:48:41] [V] [TRT] Tactic: 0x6e2a3c7a7fc5e4e1 Time: 7.76632
[02/16/2025-23:48:41] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 2.5517
[02/16/2025-23:48:42] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xeb65d4c1e8fa2294
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0xeb65d4c1e8fa2294 Time: 4.14688
[02/16/2025-23:48:42] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xcedbed6d66c946d0
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0xcedbed6d66c946d0 Time: 3.42047
[02/16/2025-23:48:42] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xe797e099911c0624
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0xe797e099911c0624 Time: 2.50739
[02/16/2025-23:48:42] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x25b2b9d5c9d5ca0d
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x25b2b9d5c9d5ca0d Time: 2.63173
[02/16/2025-23:48:42] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x13cc2ad8dcd32ba2
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x13cc2ad8dcd32ba2 Time: 3.82576
[02/16/2025-23:48:42] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x7aa21282feb15f1a
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x7aa21282feb15f1a Time: 3.66868
[02/16/2025-23:48:42] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x21246c8544eff903
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x21246c8544eff903 Time: 2.36398
[02/16/2025-23:48:42] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xd920b33c9bd27143
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0xd920b33c9bd27143 Time: 2.71856
[02/16/2025-23:48:42] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 2.58747
[02/16/2025-23:48:42] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xa9a06d0633580c0c
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0xa9a06d0633580c0c Time: 3.41677
[02/16/2025-23:48:42] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x818413b69874bb35
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x818413b69874bb35 Time: 5.23197
[02/16/2025-23:48:42] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65f71607d20d5438
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x65f71607d20d5438 Time: 3.61727
[02/16/2025-23:48:42] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x2d80d2b384ab13f1
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x2d80d2b384ab13f1 Time: 5.15322
[02/16/2025-23:48:42] [V] [TRT] Fastest Tactic: 0x21246c8544eff903 Time: 2.36398
[02/16/2025-23:48:42] [V] [TRT] --------------- Timing Runner: /conv3b/Conv + /relu_5/Relu (CaskFlattenConvolution)
[02/16/2025-23:48:42] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:42] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x21246c8544eff903
[02/16/2025-23:48:42] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:42] [V] [TRT] *************** Autotuning format combination: Float(2457600,19200,160,1) -> Float(614400,4800,80,1) ***************
[02/16/2025-23:48:42] [V] [TRT] --------------- Timing Runner: /pool_2/MaxPool (TiledPooling)
[02/16/2025-23:48:42] [V] [TRT] TiledPooling has no valid tactics for this config, skipping
[02/16/2025-23:48:42] [V] [TRT] --------------- Timing Runner: /pool_2/MaxPool (CudnnPooling)
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0xffffffffffffffff Time: 0.36517
[02/16/2025-23:48:42] [V] [TRT] Fastest Tactic: 0xffffffffffffffff Time: 0.36517
[02/16/2025-23:48:42] [V] [TRT] --------------- Timing Runner: /pool_2/MaxPool (CaskPooling)
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll6_tThreads256 Tactic: 0x60eceb67eff69444
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x60eceb67eff69444 Time: 0.320219
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll3_tThreads256 Tactic: 0xee538eb5d3641457
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0xee538eb5d3641457 Time: 0.36512
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll8_tThreads256 Tactic: 0xbc5c1844e5cc7959
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0xbc5c1844e5cc7959 Time: 0.31323
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll8_tThreads128 Tactic: 0x2802f161f2fbd8fa
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x2802f161f2fbd8fa Time: 0.309102
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_fw_4d_FP32FP32NCHW_Max Tactic: 0xb59f9cfb90407c92
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0xb59f9cfb90407c92 Time: 0.369897
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll3_tThreads128 Tactic: 0x7a0d6790c453b5f4
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x7a0d6790c453b5f4 Time: 0.317545
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll2_tThreads128 Tactic: 0xa7a495ee24d0c659
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0xa7a495ee24d0c659 Time: 0.379973
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll6_tThreads128 Tactic: 0xf4b20242f8c135e7
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0xf4b20242f8c135e7 Time: 0.308155
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_nd_NCDHW_kMAX_kGENERIC_3D_POOLING_MODE_kFLOAT_0 Tactic: 0x5faf4a0a8a5670ed
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x5faf4a0a8a5670ed Time: 0.739561
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll4_tThreads256 Tactic: 0x4967a0b181fe6d9b
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x4967a0b181fe6d9b Time: 0.334907
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll1_tThreads128 Tactic: 0x53862c46aa5b4c2b
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x53862c46aa5b4c2b Time: 0.668361
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll5_tThreads256 Tactic: 0x94ce52cf617d1e36
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x94ce52cf617d1e36 Time: 0.324887
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll7_tThreads256 Tactic: 0xbd4519190f75e7e9
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0xbd4519190f75e7e9 Time: 0.316544
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll5_tThreads128 Tactic: 0x0090bbea764abf95
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x0090bbea764abf95 Time: 0.308891
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll2_tThreads256 Tactic: 0x33fa7ccb33e767fa
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x33fa7ccb33e767fa Time: 0.461618
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll4_tThreads128 Tactic: 0xdd39499496c9cc38
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0xdd39499496c9cc38 Time: 0.308663
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ32_tR2_tS2_tU2_tV2_tUnroll1_tThreads256 Tactic: 0xc7d8c563bd6ced88
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0xc7d8c563bd6ced88 Time: 0.827831
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_tiled_FP32NCHW_kMAX_tP2_tQ16_tR2_tS2_tU2_tV2_tUnroll7_tThreads128 Tactic: 0x291bf03c1842464a
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x291bf03c1842464a Time: 0.30869
[02/16/2025-23:48:42] [V] [TRT] Fastest Tactic: 0xf4b20242f8c135e7 Time: 0.308155
[02/16/2025-23:48:42] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskPooling Tactic: 0xf4b20242f8c135e7
[02/16/2025-23:48:42] [V] [TRT] *************** Autotuning format combination: Float(614400,1:4,5120,32) -> Float(153600,1:4,2560,32) ***************
[02/16/2025-23:48:42] [V] [TRT] --------------- Timing Runner: /pool_2/MaxPool (CaskPooling)
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_NOT_PROPAGATE_NAN_3D Tactic: 0xfa211b1cdd504de0
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0xfa211b1cdd504de0 Time: 0.497536
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_NOT_PROPAGATE_NAN_2D Tactic: 0xaec8628e8180bced
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0xaec8628e8180bced Time: 0.481806
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_PROPAGATE_NAN_2D Tactic: 0x8382d5c464539e87
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x8382d5c464539e87 Time: 0.49056
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_fw_4d_FP32FP32NHWC_Max_CAlign4 Tactic: 0x22fb1bb4a70e340d
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x22fb1bb4a70e340d Time: 1.25635
[02/16/2025-23:48:42] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_PROPAGATE_NAN_3D Tactic: 0xd76bac5638836f8a
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0xd76bac5638836f8a Time: 0.511406
[02/16/2025-23:48:42] [V] [TRT] Fastest Tactic: 0xaec8628e8180bced Time: 0.481806
[02/16/2025-23:48:42] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskPooling Tactic: 0xaec8628e8180bced
[02/16/2025-23:48:42] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:42] [V] [TRT] *************** Autotuning format combination: Float(614400,4800,80,1) -> Float(614400,4800,80,1) ***************
[02/16/2025-23:48:42] [V] [TRT] --------------- Timing Runner: /conv4a/Conv + /relu_6/Relu (CudaDepthwiseConvolution)
[02/16/2025-23:48:42] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:42] [V] [TRT] --------------- Timing Runner: /conv4a/Conv + /relu_6/Relu (FusedConvActConvolution)
[02/16/2025-23:48:42] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:42] [V] [TRT] --------------- Timing Runner: /conv4a/Conv + /relu_6/Relu (CudnnConvolution)
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.38075
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x0000000000000001 Time: 1.27502
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x0000000000000002 Time: 4.9488
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x0000000000000005 Time: 13.9391
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x0000000000000006 Time: 2.17806
[02/16/2025-23:48:42] [V] [TRT] Tactic: 0x0000000000000038 Time: 4.45447
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0x0000000000000039 Time: 1.27287
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0x000000000000003a Time: 4.94531
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0x000000000000003d Time: 13.9599
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0x000000000000003e Time: 2.2127
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0x0000000000000070 Time: 4.42233
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0x0000000000000071 Time: 4.09968
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0x0000000000000072 Time: 4.9416
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0x0000000000000075 Time: 13.9608
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0x0000000000000076 Time: 2.20777
[02/16/2025-23:48:43] [V] [TRT] Fastest Tactic: 0x0000000000000039 Time: 1.27287
[02/16/2025-23:48:43] [V] [TRT] --------------- Timing Runner: /conv4a/Conv + /relu_6/Relu (CaskGemmConvolution)
[02/16/2025-23:48:43] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:43] [V] [TRT] --------------- Timing Runner: /conv4a/Conv + /relu_6/Relu (CaskConvolution)
[02/16/2025-23:48:43] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 1.85445
[02/16/2025-23:48:43] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 3.78433
[02/16/2025-23:48:43] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 3.23828
[02/16/2025-23:48:43] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 3.44392
[02/16/2025-23:48:43] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 3.1136
[02/16/2025-23:48:43] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 3.29851
[02/16/2025-23:48:43] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 3.14456
[02/16/2025-23:48:43] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 4.97449
[02/16/2025-23:48:43] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 4.52976
[02/16/2025-23:48:43] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 3.32365
[02/16/2025-23:48:43] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 2.97179
[02/16/2025-23:48:43] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[02/16/2025-23:48:43] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 9.51045
[02/16/2025-23:48:43] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 4.55886
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 2.86503
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 5.46167
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 3.42274
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 3.06707
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 6.57844
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 2.97967
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 6.59284
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0x4727434768e46395 Time: 3.39177
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 3.15526
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile244t_nt_v1 Tactic: 0xb1e4019cd8c44d5e
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0xb1e4019cd8c44d5e Time: 2.16085
[02/16/2025-23:48:44] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 1.85445
[02/16/2025-23:48:44] [V] [TRT] --------------- Timing Runner: /conv4a/Conv + /relu_6/Relu (CaskFlattenConvolution)
[02/16/2025-23:48:44] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:44] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000039
[02/16/2025-23:48:44] [V] [TRT] *************** Autotuning format combination: Float(614400,1,10240,128) -> Float(614400,1,10240,128) ***************
[02/16/2025-23:48:44] [V] [TRT] --------------- Timing Runner: /conv4a/Conv + /relu_6/Relu (CaskConvolution)
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 3.15958
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x27b316f52c109002
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0x27b316f52c109002 Time: 3.30982
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x412c44dfeaf9161d
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0x412c44dfeaf9161d Time: 3.32926
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x3e2b881168d9689d
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0x3e2b881168d9689d Time: 3.45162
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0xbdfdef6b84f7ccc9
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0xbdfdef6b84f7ccc9 Time: 3.29162
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0xf90060ce8193b811
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0xf90060ce8193b811 Time: 3.0381
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x7bc32c782b800c48
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0x7bc32c782b800c48 Time: 3.04114
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x3e191488237fab8f
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0x3e191488237fab8f Time: 3.46008
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 5.41826
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_large_nhwc_tn_v1 Tactic: 0xca7eeb8d9143d738
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0xca7eeb8d9143d738 Time: 3.16574
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0x634e99502974e4da
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0x634e99502974e4da Time: 3.05729
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 4.99821
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 3.95358
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 5.33869
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 6.07592
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[02/16/2025-23:48:44] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 3.51286
[02/16/2025-23:48:44] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 5.22026
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 2.7233
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 5.28202
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 2.68423
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 3.09071
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 2.69231
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 5.23215
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 2.70289
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 3.05541
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 3.06995
[02/16/2025-23:48:45] [V] [TRT] Fastest Tactic: 0xd15dd11d64344e83 Time: 2.68423
[02/16/2025-23:48:45] [V] [TRT] --------------- Timing Runner: /conv4a/Conv + /relu_6/Relu (CaskFlattenConvolution)
[02/16/2025-23:48:45] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:45] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xd15dd11d64344e83
[02/16/2025-23:48:45] [V] [TRT] *************** Autotuning format combination: Float(153600,1:4,2560,32) -> Float(153600,1:4,2560,32) ***************
[02/16/2025-23:48:45] [V] [TRT] --------------- Timing Runner: /conv4a/Conv + /relu_6/Relu (CudaDepthwiseConvolution)
[02/16/2025-23:48:45] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:45] [V] [TRT] --------------- Timing Runner: /conv4a/Conv + /relu_6/Relu (CaskGemmConvolution)
[02/16/2025-23:48:45] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:45] [V] [TRT] --------------- Timing Runner: /conv4a/Conv + /relu_6/Relu (CaskConvolution)
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x998c97842e775a17
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x998c97842e775a17 Time: 1.19683
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x614e89f7852edbc3
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x614e89f7852edbc3 Time: 1.14512
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x679a281f7660c436
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x679a281f7660c436 Time: 1.90198
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xd7f5d575d49a4bc7
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0xd7f5d575d49a4bc7 Time: 1.95274
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0x36303f399d3ee4fd
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x36303f399d3ee4fd Time: 0.820174
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x385bfab9332b1413
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x385bfab9332b1413 Time: 1.3183
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 0.723739
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6716429226d146f7
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x6716429226d146f7 Time: 0.978944
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xba0185279ccb2b85
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0xba0185279ccb2b85 Time: 0.915195
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x112d7e4d280f396d
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x112d7e4d280f396d Time: 0.948334
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb47d7d926de02dee
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0xb47d7d926de02dee Time: 1.08273
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x482b48242255b8ce
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x482b48242255b8ce Time: 1.18115
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xf4156675c5f728d4
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0xf4156675c5f728d4 Time: 1.10701
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xc0a715d897e240bb
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0xc0a715d897e240bb Time: 1.09555
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xd4428a7355769d7d
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0xd4428a7355769d7d Time: 0.936494
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6e2a3c7a7fc5e4e1
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x6e2a3c7a7fc5e4e1 Time: 1.9376
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 0.695154
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xeb65d4c1e8fa2294
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0xeb65d4c1e8fa2294 Time: 1.08686
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xcedbed6d66c946d0
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0xcedbed6d66c946d0 Time: 0.936489
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xe797e099911c0624
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0xe797e099911c0624 Time: 0.676462
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x25b2b9d5c9d5ca0d
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x25b2b9d5c9d5ca0d Time: 0.714679
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x13cc2ad8dcd32ba2
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x13cc2ad8dcd32ba2 Time: 0.987237
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x7aa21282feb15f1a
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x7aa21282feb15f1a Time: 0.964603
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x21246c8544eff903
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x21246c8544eff903 Time: 0.644832
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xd920b33c9bd27143
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0xd920b33c9bd27143 Time: 0.741527
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 0.705285
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xa9a06d0633580c0c
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0xa9a06d0633580c0c Time: 0.934377
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x818413b69874bb35
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x818413b69874bb35 Time: 1.32784
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65f71607d20d5438
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x65f71607d20d5438 Time: 0.931419
[02/16/2025-23:48:45] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x2d80d2b384ab13f1
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x2d80d2b384ab13f1 Time: 1.3304
[02/16/2025-23:48:45] [V] [TRT] Fastest Tactic: 0x21246c8544eff903 Time: 0.644832
[02/16/2025-23:48:45] [V] [TRT] --------------- Timing Runner: /conv4a/Conv + /relu_6/Relu (CaskFlattenConvolution)
[02/16/2025-23:48:45] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:45] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x21246c8544eff903
[02/16/2025-23:48:45] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:45] [V] [TRT] *************** Autotuning format combination: Float(614400,4800,80,1) -> Float(614400,4800,80,1) ***************
[02/16/2025-23:48:45] [V] [TRT] *************** Autotuning format combination: Float(614400,1,10240,128) -> Float(614400,1,10240,128) ***************
[02/16/2025-23:48:45] [V] [TRT] *************** Autotuning format combination: Float(153600,1:4,2560,32) -> Float(153600,1:4,2560,32) ***************
[02/16/2025-23:48:45] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:45] [V] [TRT] *************** Autotuning format combination: Float(614400,4800,80,1) -> Float(2457600,4800,80,1) ***************
[02/16/2025-23:48:45] [V] [TRT] --------------- Timing Runner: /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu (CudaDepthwiseConvolution)
[02/16/2025-23:48:45] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:45] [V] [TRT] --------------- Timing Runner: /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu (FusedConvActConvolution)
[02/16/2025-23:48:45] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:45] [V] [TRT] --------------- Timing Runner: /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu (CudnnConvolution)
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 16.6271
[02/16/2025-23:48:45] [V] [TRT] Tactic: 0x0000000000000001 Time: 4.02708
[02/16/2025-23:48:46] [V] [TRT] Tactic: 0x0000000000000002 Time: 17.2448
[02/16/2025-23:48:46] [V] [TRT] Tactic: 0x0000000000000005 Time: 55.0565
[02/16/2025-23:48:46] [V] [TRT] Tactic: 0x0000000000000006 Time: 8.69876
[02/16/2025-23:48:46] [V] [TRT] Tactic: 0x0000000000000038 Time: 16.6991
[02/16/2025-23:48:46] [V] [TRT] Tactic: 0x0000000000000039 Time: 4.02981
[02/16/2025-23:48:46] [V] [TRT] Tactic: 0x000000000000003a Time: 17.0602
[02/16/2025-23:48:47] [V] [TRT] Tactic: 0x000000000000003d Time: 55.2154
[02/16/2025-23:48:47] [V] [TRT] Tactic: 0x000000000000003e Time: 8.72145
[02/16/2025-23:48:47] [V] [TRT] Tactic: 0x0000000000000070 Time: 16.6052
[02/16/2025-23:48:47] [V] [TRT] Tactic: 0x0000000000000071 Time: 15.8207
[02/16/2025-23:48:47] [V] [TRT] Tactic: 0x0000000000000072 Time: 17.3221
[02/16/2025-23:48:48] [V] [TRT] Tactic: 0x0000000000000075 Time: 55.1823
[02/16/2025-23:48:48] [V] [TRT] Tactic: 0x0000000000000076 Time: 8.71038
[02/16/2025-23:48:48] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 4.02708
[02/16/2025-23:48:48] [V] [TRT] --------------- Timing Runner: /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu (CaskGemmConvolution)
[02/16/2025-23:48:48] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:48] [V] [TRT] --------------- Timing Runner: /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu (CaskConvolution)
[02/16/2025-23:48:48] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[02/16/2025-23:48:48] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 7.31311
[02/16/2025-23:48:48] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[02/16/2025-23:48:48] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 14.5189
[02/16/2025-23:48:48] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[02/16/2025-23:48:48] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 12.6286
[02/16/2025-23:48:48] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[02/16/2025-23:48:48] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 13.367
[02/16/2025-23:48:48] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[02/16/2025-23:48:49] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 11.7147
[02/16/2025-23:48:49] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[02/16/2025-23:48:49] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 12.5343
[02/16/2025-23:48:49] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[02/16/2025-23:48:49] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 11.9538
[02/16/2025-23:48:49] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[02/16/2025-23:48:49] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 19.6091
[02/16/2025-23:48:49] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[02/16/2025-23:48:49] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 18.3773
[02/16/2025-23:48:49] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[02/16/2025-23:48:49] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 12.9865
[02/16/2025-23:48:49] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[02/16/2025-23:48:49] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 11.6458
[02/16/2025-23:48:49] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[02/16/2025-23:48:50] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 37.9889
[02/16/2025-23:48:50] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[02/16/2025-23:48:50] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 18.179
[02/16/2025-23:48:50] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[02/16/2025-23:48:50] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 10.867
[02/16/2025-23:48:50] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[02/16/2025-23:48:50] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 21.8058
[02/16/2025-23:48:50] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[02/16/2025-23:48:50] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 13.4026
[02/16/2025-23:48:50] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[02/16/2025-23:48:50] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 11.6665
[02/16/2025-23:48:50] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[02/16/2025-23:48:50] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 26.1092
[02/16/2025-23:48:50] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[02/16/2025-23:48:51] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 11.3071
[02/16/2025-23:48:51] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[02/16/2025-23:48:51] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 25.977
[02/16/2025-23:48:51] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[02/16/2025-23:48:51] [V] [TRT] Tactic: 0x4727434768e46395 Time: 13.3676
[02/16/2025-23:48:51] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[02/16/2025-23:48:51] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 12.6467
[02/16/2025-23:48:51] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile244t_nt_v1 Tactic: 0xb1e4019cd8c44d5e
[02/16/2025-23:48:51] [V] [TRT] Tactic: 0xb1e4019cd8c44d5e Time: 8.72047
[02/16/2025-23:48:51] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 7.31311
[02/16/2025-23:48:51] [V] [TRT] --------------- Timing Runner: /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu (CaskFlattenConvolution)
[02/16/2025-23:48:51] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:51] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000001
[02/16/2025-23:48:51] [V] [TRT] *************** Autotuning format combination: Float(614400,1,10240,128) -> Float(2457600,1,40960,512) ***************
[02/16/2025-23:48:51] [V] [TRT] --------------- Timing Runner: /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu (CaskConvolution)
[02/16/2025-23:48:51] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[02/16/2025-23:48:51] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 11.9582
[02/16/2025-23:48:51] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x27b316f52c109002
[02/16/2025-23:48:51] [V] [TRT] Tactic: 0x27b316f52c109002 Time: 13.0201
[02/16/2025-23:48:51] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x412c44dfeaf9161d
[02/16/2025-23:48:51] [V] [TRT] Tactic: 0x412c44dfeaf9161d Time: 13.0904
[02/16/2025-23:48:51] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x3e2b881168d9689d
[02/16/2025-23:48:52] [V] [TRT] Tactic: 0x3e2b881168d9689d Time: 13.4859
[02/16/2025-23:48:52] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0xbdfdef6b84f7ccc9
[02/16/2025-23:48:52] [V] [TRT] Tactic: 0xbdfdef6b84f7ccc9 Time: 12.9157
[02/16/2025-23:48:52] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0xf90060ce8193b811
[02/16/2025-23:48:52] [V] [TRT] Tactic: 0xf90060ce8193b811 Time: 11.4994
[02/16/2025-23:48:52] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x7bc32c782b800c48
[02/16/2025-23:48:52] [V] [TRT] Tactic: 0x7bc32c782b800c48 Time: 11.5109
[02/16/2025-23:48:52] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x3e191488237fab8f
[02/16/2025-23:48:52] [V] [TRT] Tactic: 0x3e191488237fab8f Time: 13.6416
[02/16/2025-23:48:52] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[02/16/2025-23:48:52] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 25.272
[02/16/2025-23:48:52] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_large_nhwc_tn_v1 Tactic: 0xca7eeb8d9143d738
[02/16/2025-23:48:52] [V] [TRT] Tactic: 0xca7eeb8d9143d738 Time: 11.9232
[02/16/2025-23:48:52] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0x634e99502974e4da
[02/16/2025-23:48:52] [V] [TRT] Tactic: 0x634e99502974e4da Time: 11.5701
[02/16/2025-23:48:52] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[02/16/2025-23:48:53] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 24.533
[02/16/2025-23:48:53] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[02/16/2025-23:48:53] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 15.7172
[02/16/2025-23:48:53] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[02/16/2025-23:48:53] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 10.6204
[02/16/2025-23:48:53] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[02/16/2025-23:48:53] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 24.4723
[02/16/2025-23:48:53] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[02/16/2025-23:48:53] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 13.7821
[02/16/2025-23:48:53] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[02/16/2025-23:48:53] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 23.269
[02/16/2025-23:48:53] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[02/16/2025-23:48:53] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 10.2562
[02/16/2025-23:48:53] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[02/16/2025-23:48:54] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 20.9427
[02/16/2025-23:48:54] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[02/16/2025-23:48:54] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 10.5244
[02/16/2025-23:48:54] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[02/16/2025-23:48:54] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 11.7935
[02/16/2025-23:48:54] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[02/16/2025-23:48:54] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 10.5495
[02/16/2025-23:48:54] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[02/16/2025-23:48:54] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 20.698
[02/16/2025-23:48:54] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[02/16/2025-23:48:54] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 10.5709
[02/16/2025-23:48:54] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[02/16/2025-23:48:54] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 14.7136
[02/16/2025-23:48:54] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[02/16/2025-23:48:54] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 12.2885
[02/16/2025-23:48:54] [V] [TRT] Fastest Tactic: 0x8014228ec08b4d49 Time: 10.2562
[02/16/2025-23:48:54] [V] [TRT] --------------- Timing Runner: /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu (CaskFlattenConvolution)
[02/16/2025-23:48:54] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:54] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x8014228ec08b4d49
[02/16/2025-23:48:54] [V] [TRT] *************** Autotuning format combination: Float(153600,1:4,2560,32) -> Float(614400,1:4,10240,128) ***************
[02/16/2025-23:48:54] [V] [TRT] --------------- Timing Runner: /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu (CudaDepthwiseConvolution)
[02/16/2025-23:48:54] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:54] [V] [TRT] --------------- Timing Runner: /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu (CaskGemmConvolution)
[02/16/2025-23:48:54] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:54] [V] [TRT] --------------- Timing Runner: /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu (CaskConvolution)
[02/16/2025-23:48:54] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x998c97842e775a17
[02/16/2025-23:48:54] [V] [TRT] Tactic: 0x998c97842e775a17 Time: 2.32455
[02/16/2025-23:48:54] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x614e89f7852edbc3
[02/16/2025-23:48:54] [V] [TRT] Tactic: 0x614e89f7852edbc3 Time: 2.21979
[02/16/2025-23:48:54] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x679a281f7660c436
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0x679a281f7660c436 Time: 7.35545
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xd7f5d575d49a4bc7
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0xd7f5d575d49a4bc7 Time: 7.53647
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0x36303f399d3ee4fd
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0x36303f399d3ee4fd Time: 3.04915
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x385bfab9332b1413
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0x385bfab9332b1413 Time: 5.8089
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 2.76337
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6716429226d146f7
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0x6716429226d146f7 Time: 3.74558
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xba0185279ccb2b85
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0xba0185279ccb2b85 Time: 3.37207
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x112d7e4d280f396d
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0x112d7e4d280f396d Time: 3.94505
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb47d7d926de02dee
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0xb47d7d926de02dee Time: 4.03544
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x482b48242255b8ce
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0x482b48242255b8ce Time: 2.31128
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xf4156675c5f728d4
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0xf4156675c5f728d4 Time: 4.16211
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xc0a715d897e240bb
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0xc0a715d897e240bb Time: 4.07786
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xd4428a7355769d7d
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0xd4428a7355769d7d Time: 3.88638
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6e2a3c7a7fc5e4e1
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0x6e2a3c7a7fc5e4e1 Time: 7.49594
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 2.67274
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xeb65d4c1e8fa2294
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0xeb65d4c1e8fa2294 Time: 4.06387
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xcedbed6d66c946d0
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0xcedbed6d66c946d0 Time: 3.34907
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xe797e099911c0624
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0xe797e099911c0624 Time: 2.52197
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x25b2b9d5c9d5ca0d
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0x25b2b9d5c9d5ca0d Time: 2.74391
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x13cc2ad8dcd32ba2
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0x13cc2ad8dcd32ba2 Time: 3.8581
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x7aa21282feb15f1a
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0x7aa21282feb15f1a Time: 3.74939
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x21246c8544eff903
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0x21246c8544eff903 Time: 2.38965
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xd920b33c9bd27143
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0xd920b33c9bd27143 Time: 2.78577
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 2.68586
[02/16/2025-23:48:55] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xa9a06d0633580c0c
[02/16/2025-23:48:55] [V] [TRT] Tactic: 0xa9a06d0633580c0c Time: 3.29686
[02/16/2025-23:48:56] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x818413b69874bb35
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x818413b69874bb35 Time: 5.80187
[02/16/2025-23:48:56] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65f71607d20d5438
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x65f71607d20d5438 Time: 3.90166
[02/16/2025-23:48:56] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x2d80d2b384ab13f1
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x2d80d2b384ab13f1 Time: 5.71626
[02/16/2025-23:48:56] [V] [TRT] Fastest Tactic: 0x614e89f7852edbc3 Time: 2.21979
[02/16/2025-23:48:56] [V] [TRT] --------------- Timing Runner: /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu (CaskFlattenConvolution)
[02/16/2025-23:48:56] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:56] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x614e89f7852edbc3
[02/16/2025-23:48:56] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:56] [V] [TRT] *************** Autotuning format combination: Float(2457600,4800,80,1) long-strided -> Float(312000,4800,80,1) ***************
[02/16/2025-23:48:56] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CudaDepthwiseConvolution)
[02/16/2025-23:48:56] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:56] [V] [TRT] --------------- Timing Runner: /convPb/Conv (FusedConvActConvolution)
[02/16/2025-23:48:56] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:56] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CudnnConvolution)
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.966021
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.955639
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x0000000000000002 Time: 1.29034
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x0000000000000005 Time: 2.50414
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x0000000000000038 Time: 0.962514
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x0000000000000039 Time: 0.959493
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x000000000000003a Time: 1.28848
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x000000000000003d Time: 2.45659
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x0000000000000070 Time: 0.959863
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x0000000000000071 Time: 0.963557
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x0000000000000072 Time: 1.29072
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x0000000000000075 Time: 2.46502
[02/16/2025-23:48:56] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 0.955639
[02/16/2025-23:48:56] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CublasConvolution)
[02/16/2025-23:48:56] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:56] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CaskGemmConvolution)
[02/16/2025-23:48:56] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:56] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CaskConvolution)
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 0.684256
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: ampere_scudnn_128x64_relu_interior_nn_v1 Tactic: 0xc3cf6e1d1c6aff27
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0xc3cf6e1d1c6aff27 Time: 0.698725
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 0.793797
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 0.728969
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: ampere_scudnn_128x32_relu_interior_nn_v1 Tactic: 0x9808072e706def96
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x9808072e706def96 Time: 0.616338
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: ampere_scudnn_128x128_relu_interior_nn_v1 Tactic: 0xa8ef60e712f8ad24
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0xa8ef60e712f8ad24 Time: 0.720759
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 0.738318
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 1.14317
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 0.830871
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x6fb0aa4a23519390
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x6fb0aa4a23519390 Time: 0.572087
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 0.77909
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 1.29525
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0xe5603263b7f00303
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0xe5603263b7f00303 Time: 0.820498
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x865894c4635db7fd
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x865894c4635db7fd Time: 0.836114
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 0.802565
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 0.832297
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 0.768151
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x2ee10e11d6651675
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x2ee10e11d6651675 Time: 1.41525
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0xc0b05b61d128e46e
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0xc0b05b61d128e46e Time: 0.766903
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x44429615b0244d08
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x44429615b0244d08 Time: 0.787355
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 1.1074
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 0.846953
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 1.12812
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x7f0145cb49517338
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x7f0145cb49517338 Time: 0.300855
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x126c151fbf444788
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x126c151fbf444788 Time: 0.885024
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0xed454ebf201fb878
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0xed454ebf201fb878 Time: 0.721166
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x562e86db2b553d73
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x562e86db2b553d73 Time: 0.466994
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0xd97544c2f30ecbf9
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0xd97544c2f30ecbf9 Time: 0.592869
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x5104686f63bb0267
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x5104686f63bb0267 Time: 0.349865
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 0.821541
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x089fce8f59784020
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x089fce8f59784020 Time: 0.50128
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x37f7c166cac77c6f
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x37f7c166cac77c6f Time: 0.548594
[02/16/2025-23:48:56] [V] [TRT] Fastest Tactic: 0x7f0145cb49517338 Time: 0.300855
[02/16/2025-23:48:56] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CaskFlattenConvolution)
[02/16/2025-23:48:56] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:56] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x7f0145cb49517338
[02/16/2025-23:48:56] [V] [TRT] *************** Autotuning format combination: Float(2457600,1,40960,512) long-strided -> Float(312000,1,5200,65) ***************
[02/16/2025-23:48:56] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CublasConvolution)
[02/16/2025-23:48:56] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:56] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CaskConvolution)
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 0.917687
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 0.814912
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 0.756101
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 0.926505
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 0.832686
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x35f26f9c09557d86
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x35f26f9c09557d86 Time: 0.665522
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 0.729696
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x55d80c17b1cd982d
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x55d80c17b1cd982d Time: 0.709051
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 0.770542
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 0.683579
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[02/16/2025-23:48:56] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 0.732338
[02/16/2025-23:48:56] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x1022069e6f8d9aeb
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x1022069e6f8d9aeb Time: 0.652114
[02/16/2025-23:48:57] [V] [TRT] Fastest Tactic: 0x1022069e6f8d9aeb Time: 0.652114
[02/16/2025-23:48:57] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CaskFlattenConvolution)
[02/16/2025-23:48:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:57] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x1022069e6f8d9aeb
[02/16/2025-23:48:57] [V] [TRT] *************** Autotuning format combination: Float(614400,1:4,10240,128) long-strided -> Float(81600,1:4,1360,17) ***************
[02/16/2025-23:48:57] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CudaDepthwiseConvolution)
[02/16/2025-23:48:57] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:57] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CublasConvolution)
[02/16/2025-23:48:57] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:57] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CaskGemmConvolution)
[02/16/2025-23:48:57] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:57] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CaskConvolution)
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x998c97842e775a17
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x998c97842e775a17 Time: 0.359378
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xd7f5d575d49a4bc7
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xd7f5d575d49a4bc7 Time: 0.541467
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xf031e640742524d7
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xf031e640742524d7 Time: 0.289673
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0x36303f399d3ee4fd
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x36303f399d3ee4fd Time: 0.241906
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x385bfab9332b1413
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x385bfab9332b1413 Time: 0.429559
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 0.221993
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x5ed17eb1dfe2e6b0
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x5ed17eb1dfe2e6b0 Time: 0.27291
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6716429226d146f7
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x6716429226d146f7 Time: 0.302158
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xba0185279ccb2b85
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xba0185279ccb2b85 Time: 0.279159
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x112d7e4d280f396d
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x112d7e4d280f396d Time: 0.29856
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb47d7d926de02dee
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xb47d7d926de02dee Time: 0.318583
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x482b48242255b8ce
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x482b48242255b8ce Time: 0.348677
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xed09dcddfcf4bffb
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xed09dcddfcf4bffb Time: 0.49701
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xf4156675c5f728d4
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xf4156675c5f728d4 Time: 0.323963
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x61f62003626e5959
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x61f62003626e5959 Time: 0.308704
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xc0a715d897e240bb
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xc0a715d897e240bb Time: 0.329829
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xebdd7d350fbaa00e
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xebdd7d350fbaa00e Time: 0.34624
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6e2a3c7a7fc5e4e1
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x6e2a3c7a7fc5e4e1 Time: 0.51627
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x53b347fe11460a8e
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x53b347fe11460a8e Time: 0.248658
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xcedbed6d66c946d0
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xcedbed6d66c946d0 Time: 0.276018
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xe797e099911c0624
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xe797e099911c0624 Time: 0.227698
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x25b2b9d5c9d5ca0d
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x25b2b9d5c9d5ca0d Time: 0.244539
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x13cc2ad8dcd32ba2
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x13cc2ad8dcd32ba2 Time: 0.319845
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xabb79847ce7b82ce
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xabb79847ce7b82ce Time: 0.217641
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xa71326710e3f683c
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xa71326710e3f683c Time: 0.393609
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x233399c4b9cc77c1
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x233399c4b9cc77c1 Time: 0.269074
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 0.221019
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x130df49cb195156b
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x130df49cb195156b Time: 0.216951
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x818413b69874bb35
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x818413b69874bb35 Time: 0.41339
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65f71607d20d5438
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x65f71607d20d5438 Time: 0.283913
[02/16/2025-23:48:57] [V] [TRT] Fastest Tactic: 0x130df49cb195156b Time: 0.216951
[02/16/2025-23:48:57] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CaskFlattenConvolution)
[02/16/2025-23:48:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:57] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x130df49cb195156b
[02/16/2025-23:48:57] [V] [TRT] *************** Autotuning format combination: Float(1228800,4800,80,1) -> Float(312000,4800,80,1) ***************
[02/16/2025-23:48:57] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CudaDepthwiseConvolution)
[02/16/2025-23:48:57] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:57] [V] [TRT] --------------- Timing Runner: /convPb/Conv (FusedConvActConvolution)
[02/16/2025-23:48:57] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:57] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CudnnConvolution)
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.948434
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.341842
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x0000000000000002 Time: 1.28871
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x0000000000000005 Time: 2.47273
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x0000000000000038 Time: 0.951072
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x0000000000000039 Time: 0.342519
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x000000000000003a Time: 1.2852
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x000000000000003d Time: 2.45084
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x0000000000000070 Time: 0.951963
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x0000000000000071 Time: 0.949678
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x0000000000000072 Time: 1.27779
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x0000000000000075 Time: 2.47104
[02/16/2025-23:48:57] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 0.341842
[02/16/2025-23:48:57] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CublasConvolution)
[02/16/2025-23:48:57] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:57] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CaskGemmConvolution)
[02/16/2025-23:48:57] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:57] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CaskConvolution)
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 0.684759
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: ampere_scudnn_128x64_relu_interior_nn_v1 Tactic: 0xc3cf6e1d1c6aff27
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xc3cf6e1d1c6aff27 Time: 0.698962
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 0.794322
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 0.730674
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: ampere_scudnn_128x32_relu_interior_nn_v1 Tactic: 0x9808072e706def96
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x9808072e706def96 Time: 0.617595
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: ampere_scudnn_128x128_relu_interior_nn_v1 Tactic: 0xa8ef60e712f8ad24
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xa8ef60e712f8ad24 Time: 0.724261
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 0.738007
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 1.15931
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0x5fc609cfe7c5b7d9
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x5fc609cfe7c5b7d9 Time: 0.641705
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 0.845207
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x9de226a0c44627c4
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x9de226a0c44627c4 Time: 1.41981
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x6fb0aa4a23519390
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x6fb0aa4a23519390 Time: 0.583895
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0x5d4d781b2e89fd83
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x5d4d781b2e89fd83 Time: 0.427899
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 0.786651
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0xa419b3b68f2da07b
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xa419b3b68f2da07b Time: 0.287397
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 1.31206
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0xe5603263b7f00303
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xe5603263b7f00303 Time: 0.83664
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x865894c4635db7fd
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x865894c4635db7fd Time: 0.850213
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 0.816581
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 0.847552
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 0.771712
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0x5f5015dbf902f0a3
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x5f5015dbf902f0a3 Time: 0.426825
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x90f8f2915f87ed77
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x90f8f2915f87ed77 Time: 0.822793
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x1fc87d7eb370bb7a
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x1fc87d7eb370bb7a Time: 0.843557
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x2ee10e11d6651675
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x2ee10e11d6651675 Time: 1.43413
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x828d0ea88c66fce7
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x828d0ea88c66fce7 Time: 0.738523
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x8e3884f0eaec3ecd
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x8e3884f0eaec3ecd Time: 0.823438
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0xc0b05b61d128e46e
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xc0b05b61d128e46e Time: 0.774729
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x9cd5cdc35441c505
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x9cd5cdc35441c505 Time: 0.779241
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x44429615b0244d08
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x44429615b0244d08 Time: 0.795351
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 1.12647
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 0.859177
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 1.14351
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0xfff46c7893896eb1
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xfff46c7893896eb1 Time: 0.726921
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x7f0145cb49517338
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x7f0145cb49517338 Time: 0.304773
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0x20109de926a12263
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x20109de926a12263 Time: 0.571794
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x126c151fbf444788
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x126c151fbf444788 Time: 0.893033
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0x55952bdf9713ff4e
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x55952bdf9713ff4e Time: 0.513033
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0xed454ebf201fb878
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xed454ebf201fb878 Time: 0.730624
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x562e86db2b553d73
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x562e86db2b553d73 Time: 0.473696
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0xd97544c2f30ecbf9
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0xd97544c2f30ecbf9 Time: 0.602245
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0x84ce4136c9dcccb4
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x84ce4136c9dcccb4 Time: 0.402162
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x5104686f63bb0267
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x5104686f63bb0267 Time: 0.352475
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 0.802126
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0x09aeee2f1beac383
[02/16/2025-23:48:57] [V] [TRT] Tactic: 0x09aeee2f1beac383 Time: 0.769751
[02/16/2025-23:48:57] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0x5a37b78cd3b8724f
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x5a37b78cd3b8724f Time: 0.625207
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0x1016909b1fd6ff2f
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x1016909b1fd6ff2f Time: 0.50128
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x089fce8f59784020
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x089fce8f59784020 Time: 0.507776
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x37f7c166cac77c6f
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x37f7c166cac77c6f Time: 0.554725
[02/16/2025-23:48:58] [V] [TRT] Fastest Tactic: 0xa419b3b68f2da07b Time: 0.287397
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CaskFlattenConvolution)
[02/16/2025-23:48:58] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xa419b3b68f2da07b
[02/16/2025-23:48:58] [V] [TRT] *************** Autotuning format combination: Float(1228800,1,20480,256) -> Float(312000,1,5200,65) ***************
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CublasConvolution)
[02/16/2025-23:48:58] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CaskConvolution)
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0xc7b3afceb5fb03c0
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xc7b3afceb5fb03c0 Time: 0.645161
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 0.934441
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0xd55ee6fd0b56f808
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xd55ee6fd0b56f808 Time: 0.667058
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 0.829422
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 0.769774
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0xd9eb6ca56ddc3a22
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xd9eb6ca56ddc3a22 Time: 0.615739
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 0.941202
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 0.847438
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x35f26f9c09557d86
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x35f26f9c09557d86 Time: 0.676805
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 0.741723
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x55d80c17b1cd982d
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x55d80c17b1cd982d Time: 0.721865
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 0.784123
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 0.694281
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 0.744891
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x1022069e6f8d9aeb
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x1022069e6f8d9aeb Time: 0.662953
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x1fb90698107bb33a
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x1fb90698107bb33a Time: 0.849755
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x90898977fc8ce537
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x90898977fc8ce537 Time: 0.72464
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0xbc0bba0ff1a92939
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xbc0bba0ff1a92939 Time: 0.707255
[02/16/2025-23:48:58] [V] [TRT] Fastest Tactic: 0xd9eb6ca56ddc3a22 Time: 0.615739
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CaskFlattenConvolution)
[02/16/2025-23:48:58] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xd9eb6ca56ddc3a22
[02/16/2025-23:48:58] [V] [TRT] *************** Autotuning format combination: Float(307200,1:4,5120,64) -> Float(81600,1:4,1360,17) ***************
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CudaDepthwiseConvolution)
[02/16/2025-23:48:58] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CublasConvolution)
[02/16/2025-23:48:58] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CaskGemmConvolution)
[02/16/2025-23:48:58] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CaskConvolution)
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x998c97842e775a17
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x998c97842e775a17 Time: 0.358391
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0x2b4a5a2f546acbfd
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x2b4a5a2f546acbfd Time: 0.276032
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xd7f5d575d49a4bc7
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xd7f5d575d49a4bc7 Time: 0.549632
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xf031e640742524d7
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xf031e640742524d7 Time: 0.293211
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0x36303f399d3ee4fd
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x36303f399d3ee4fd Time: 0.244274
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x385bfab9332b1413
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x385bfab9332b1413 Time: 0.435822
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 0.226414
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x5ed17eb1dfe2e6b0
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x5ed17eb1dfe2e6b0 Time: 0.274866
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0x4aa9c14ea2943ef0
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x4aa9c14ea2943ef0 Time: 0.287424
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6716429226d146f7
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x6716429226d146f7 Time: 0.302418
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xba0185279ccb2b85
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xba0185279ccb2b85 Time: 0.27813
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x112d7e4d280f396d
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x112d7e4d280f396d Time: 0.298683
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb47d7d926de02dee
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xb47d7d926de02dee Time: 0.317495
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x482b48242255b8ce
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x482b48242255b8ce Time: 0.349915
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xed09dcddfcf4bffb
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xed09dcddfcf4bffb Time: 0.497669
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0x5b317e1cbcf34d49
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x5b317e1cbcf34d49 Time: 0.337367
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xf4156675c5f728d4
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xf4156675c5f728d4 Time: 0.324672
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0x591671c3dd9388cc
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x591671c3dd9388cc Time: 0.215657
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x61f62003626e5959
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x61f62003626e5959 Time: 0.309385
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xc0a715d897e240bb
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xc0a715d897e240bb Time: 0.329641
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xebdd7d350fbaa00e
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xebdd7d350fbaa00e Time: 0.346912
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6e2a3c7a7fc5e4e1
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x6e2a3c7a7fc5e4e1 Time: 0.520654
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0x46e3f4ab19d1017d
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x46e3f4ab19d1017d Time: 0.37072
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x53b347fe11460a8e
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x53b347fe11460a8e Time: 0.24832
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0xba76ca882b17caa6
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xba76ca882b17caa6 Time: 0.23616
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xcedbed6d66c946d0
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xcedbed6d66c946d0 Time: 0.279904
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0xba269390692faead
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xba269390692faead Time: 0.263086
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xe797e099911c0624
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xe797e099911c0624 Time: 0.226537
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x25b2b9d5c9d5ca0d
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x25b2b9d5c9d5ca0d Time: 0.243264
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x13cc2ad8dcd32ba2
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x13cc2ad8dcd32ba2 Time: 0.320946
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xabb79847ce7b82ce
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xabb79847ce7b82ce Time: 0.216969
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xa71326710e3f683c
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xa71326710e3f683c Time: 0.395433
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x233399c4b9cc77c1
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x233399c4b9cc77c1 Time: 0.268933
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0x85222248e9a8aead
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x85222248e9a8aead Time: 0.471493
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 0.219104
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x130df49cb195156b
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x130df49cb195156b Time: 0.215566
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0x9dece0dc37e90462
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x9dece0dc37e90462 Time: 0.211131
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0x4ddd867d1da71041
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x4ddd867d1da71041 Time: 0.266789
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x818413b69874bb35
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x818413b69874bb35 Time: 0.413723
[02/16/2025-23:48:58] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65f71607d20d5438
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x65f71607d20d5438 Time: 0.281115
[02/16/2025-23:48:58] [V] [TRT] Fastest Tactic: 0x9dece0dc37e90462 Time: 0.211131
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /convPb/Conv (CaskFlattenConvolution)
[02/16/2025-23:48:58] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:48:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x9dece0dc37e90462
[02/16/2025-23:48:58] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:58] [V] [TRT] *************** Autotuning format combination: Float(312000,4800,80,1) -> Float(312000,4800,80,1) ***************
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /Softmax (CudaSoftMax)
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.176887
[02/16/2025-23:48:58] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.176887
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /Softmax (CaskSoftMax)
[02/16/2025-23:48:58] [V] [TRT] CaskSoftMax has no valid tactics for this config, skipping
[02/16/2025-23:48:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudaSoftMax Tactic: 0x00000000000003ea
[02/16/2025-23:48:58] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:58] [V] [TRT] *************** Autotuning format combination: Float(312000,4800,80,1) long-strided -> Float(307200,5120,640,8,1) ***************
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /Transpose + /Reshape + /Transpose_1 (Shuffle)
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.13405
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000001 Time: 1.08132
[02/16/2025-23:48:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.13405
[02/16/2025-23:48:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Shuffle Tactic: 0x0000000000000000
[02/16/2025-23:48:58] [V] [TRT] *************** Autotuning format combination: Float(312000,1,5200,65) long-strided -> Float(307200,5120,1,64,8) ***************
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /Transpose + /Reshape + /Transpose_1 (Shuffle)
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.503698
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.571415
[02/16/2025-23:48:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.503698
[02/16/2025-23:48:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Shuffle Tactic: 0x0000000000000000
[02/16/2025-23:48:58] [V] [TRT] *************** Autotuning format combination: Float(81600,1:4,1360,17) long-strided -> Float(76800,1280,1:4,16,2) ***************
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /Transpose + /Reshape + /Transpose_1 (Shuffle)
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.506066
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.577925
[02/16/2025-23:48:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.506066
[02/16/2025-23:48:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Shuffle Tactic: 0x0000000000000000
[02/16/2025-23:48:58] [V] [TRT] *************** Autotuning format combination: Float(14400,4800:32,80,1) long-strided -> Float(38400,640,640:32,8,1) ***************
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /Transpose + /Reshape + /Transpose_1 (Shuffle)
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 5.29884
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000001 Time: 5.1768
[02/16/2025-23:48:58] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 5.1768
[02/16/2025-23:48:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Shuffle Tactic: 0x0000000000000001
[02/16/2025-23:48:58] [V] [TRT] *************** Autotuning format combination: Float(307200,4800,80,1) -> Float(307200,5120,640,8,1) ***************
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /Transpose + /Reshape + /Transpose_1 (Shuffle)
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.135349
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000001 Time: 1.09672
[02/16/2025-23:48:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.135349
[02/16/2025-23:48:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Shuffle Tactic: 0x0000000000000000
[02/16/2025-23:48:58] [V] [TRT] *************** Autotuning format combination: Float(307200,1,5120,64) -> Float(307200,5120,1,64,8) ***************
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /Transpose + /Reshape + /Transpose_1 (Shuffle)
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.502551
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.572027
[02/16/2025-23:48:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.502551
[02/16/2025-23:48:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Shuffle Tactic: 0x0000000000000000
[02/16/2025-23:48:58] [V] [TRT] *************** Autotuning format combination: Float(76800,1:4,1280,16) -> Float(76800,1280,1:4,16,2) ***************
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /Transpose + /Reshape + /Transpose_1 (Shuffle)
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.501696
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.57808
[02/16/2025-23:48:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.501696
[02/16/2025-23:48:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Shuffle Tactic: 0x0000000000000000
[02/16/2025-23:48:58] [V] [TRT] *************** Autotuning format combination: Float(9600,4800:32,80,1) -> Float(38400,640,640:32,8,1) ***************
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /Transpose + /Reshape + /Transpose_1 (Shuffle)
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 5.30278
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000001 Time: 5.17189
[02/16/2025-23:48:58] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 5.17189
[02/16/2025-23:48:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Shuffle Tactic: 0x0000000000000001
[02/16/2025-23:48:58] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:58] [V] [TRT] *************** Autotuning format combination: Float(307200,5120,640,8,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /Reshape_1 + /Unsqueeze_6 (Shuffle)
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0753097
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.140064
[02/16/2025-23:48:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0753097
[02/16/2025-23:48:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Shuffle Tactic: 0x0000000000000000
[02/16/2025-23:48:58] [V] [TRT] *************** Autotuning format combination: Float(307200,5120,1,64,8) -> Float(614400,1,1280,2) ***************
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /Reshape_1 + /Unsqueeze_6 (Shuffle)
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.478633
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.856009
[02/16/2025-23:48:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.478633
[02/16/2025-23:48:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Shuffle Tactic: 0x0000000000000000
[02/16/2025-23:48:58] [V] [TRT] *************** Autotuning format combination: Float(76800,1280,1:4,16,2) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /Reshape_1 + /Unsqueeze_6 (Shuffle)
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.498062
[02/16/2025-23:48:58] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.885605
[02/16/2025-23:48:58] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.498062
[02/16/2025-23:48:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Shuffle Tactic: 0x0000000000000000
[02/16/2025-23:48:58] [V] [TRT] *************** Autotuning format combination: Float(38400,640,640:32,8,1) -> Float(307200,307200:32,640,1) ***************
[02/16/2025-23:48:58] [V] [TRT] --------------- Timing Runner: /Reshape_1 + /Unsqueeze_6 (Shuffle)
[02/16/2025-23:48:59] [V] [TRT] Tactic: 0x0000000000000000 Time: 25.0161
[02/16/2025-23:48:59] [V] [TRT] Tactic: 0x0000000000000001 Time: 3.13979
[02/16/2025-23:48:59] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 3.13979
[02/16/2025-23:48:59] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Shuffle Tactic: 0x0000000000000001
[02/16/2025-23:48:59] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:59] [V] [TRT] *************** Autotuning format combination: Float(614400,307200,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:48:59] [V] [TRT] --------------- Timing Runner: /MaxPool (TiledPooling)
[02/16/2025-23:48:59] [V] [TRT] TiledPooling has no valid tactics for this config, skipping
[02/16/2025-23:48:59] [V] [TRT] --------------- Timing Runner: /MaxPool (CudnnPooling)
[02/16/2025-23:48:59] [V] [TRT] Tactic: 0xffffffffffffffff Time: 1.93362
[02/16/2025-23:48:59] [V] [TRT] Fastest Tactic: 0xffffffffffffffff Time: 1.93362
[02/16/2025-23:48:59] [V] [TRT] --------------- Timing Runner: /MaxPool (CaskPooling)
[02/16/2025-23:48:59] [V] [TRT] /MaxPool Set Tactic Name: sm50_xmma_pooling_fw_4d_FP32FP32NCHW_Max Tactic: 0xb59f9cfb90407c92
[02/16/2025-23:48:59] [V] [TRT] Tactic: 0xb59f9cfb90407c92 Time: 1.97469
[02/16/2025-23:48:59] [V] [TRT] /MaxPool Set Tactic Name: sm50_xmma_pooling_nd_NCDHW_kMAX_kGENERIC_3D_POOLING_MODE_kFLOAT_0 Tactic: 0x5faf4a0a8a5670ed
[02/16/2025-23:48:59] [V] [TRT] Tactic: 0x5faf4a0a8a5670ed Time: 1.31048
[02/16/2025-23:48:59] [V] [TRT] Fastest Tactic: 0x5faf4a0a8a5670ed Time: 1.31048
[02/16/2025-23:48:59] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskPooling Tactic: 0x5faf4a0a8a5670ed
[02/16/2025-23:48:59] [V] [TRT] *************** Autotuning format combination: Float(307200,1:4,640,1) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:48:59] [V] [TRT] --------------- Timing Runner: /MaxPool (CaskPooling)
[02/16/2025-23:48:59] [V] [TRT] /MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_NOT_PROPAGATE_NAN_3D Tactic: 0xfa211b1cdd504de0
[02/16/2025-23:48:59] [V] [TRT] Tactic: 0xfa211b1cdd504de0 Time: 2.20727
[02/16/2025-23:48:59] [V] [TRT] /MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_NOT_PROPAGATE_NAN_2D Tactic: 0xaec8628e8180bced
[02/16/2025-23:48:59] [V] [TRT] Tactic: 0xaec8628e8180bced Time: 2.16324
[02/16/2025-23:48:59] [V] [TRT] /MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_PROPAGATE_NAN_2D Tactic: 0x8382d5c464539e87
[02/16/2025-23:48:59] [V] [TRT] Tactic: 0x8382d5c464539e87 Time: 3.4634
[02/16/2025-23:48:59] [V] [TRT] /MaxPool Set Tactic Name: sm50_xmma_pooling_fw_4d_FP32FP32NHWC_Max_CAlign4 Tactic: 0x22fb1bb4a70e340d
[02/16/2025-23:48:59] [V] [TRT] Tactic: 0x22fb1bb4a70e340d Time: 1.48504
[02/16/2025-23:48:59] [V] [TRT] /MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_PROPAGATE_NAN_3D Tactic: 0xd76bac5638836f8a
[02/16/2025-23:48:59] [V] [TRT] Tactic: 0xd76bac5638836f8a Time: 3.54774
[02/16/2025-23:48:59] [V] [TRT] Fastest Tactic: 0x22fb1bb4a70e340d Time: 1.48504
[02/16/2025-23:48:59] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskPooling Tactic: 0x22fb1bb4a70e340d
[02/16/2025-23:48:59] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:59] [V] [TRT] *************** Autotuning format combination: Float(614400,307200,640,1), Float(614400,307200,640,1) -> Bool(614400,307200,640,1), Float(614400,307200,640,1) ***************
[02/16/2025-23:48:59] [V] [TRT] --------------- Timing Runner: {ForeignNode[/Equal.../Cast]} (Myelin)
[02/16/2025-23:48:59] [V] [TRT]  (foreignNode) Set user's cuda kernel library
[02/16/2025-23:48:59] [V] [TRT]  (foreignNode) Pass fuse_conv_padding is currently skipped for dynamic shapes
[02/16/2025-23:48:59] [V] [TRT]  (foreignNode) Pass pad_conv_channel is currently skipped for dynamic shapes
[02/16/2025-23:48:59] [V] [TRT]  (foreignNode) Pass fuse_conv_padding is currently skipped for dynamic shapes
[02/16/2025-23:48:59] [V] [TRT]  (foreignNode) Pass pad_conv_channel is currently skipped for dynamic shapes
[02/16/2025-23:48:59] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.103998
[02/16/2025-23:48:59] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.103998
[02/16/2025-23:48:59] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Myelin Tactic: 0x0000000000000000
[02/16/2025-23:48:59] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:59] [V] [TRT] *************** Autotuning format combination: Float(614400,307200,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:48:59] [V] [TRT] *************** Autotuning format combination: Float(307200,1:4,640,1) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:48:59] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:59] [V] [TRT] *************** Autotuning format combination: Float(614400,307200,640,1), Float(614400,307200,640,1) -> Bool(614400,307200,640,1), Float(614400,307200,640,1) ***************
[02/16/2025-23:48:59] [V] [TRT] --------------- Timing Runner: {ForeignNode[/Constant_13_output_0 + (Unnamed Layer* 93) [Shuffle].../Where]} (Myelin)
[02/16/2025-23:48:59] [V] [TRT]  (foreignNode) Set user's cuda kernel library
[02/16/2025-23:48:59] [V] [TRT]  (foreignNode) Pass fuse_conv_padding is currently skipped for dynamic shapes
[02/16/2025-23:48:59] [V] [TRT]  (foreignNode) Pass pad_conv_channel is currently skipped for dynamic shapes
[02/16/2025-23:48:59] [V] [TRT]  (foreignNode) Pass fuse_conv_padding is currently skipped for dynamic shapes
[02/16/2025-23:48:59] [V] [TRT]  (foreignNode) Pass pad_conv_channel is currently skipped for dynamic shapes
[02/16/2025-23:48:59] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.104507
[02/16/2025-23:48:59] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.104507
[02/16/2025-23:48:59] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Myelin Tactic: 0x0000000000000000
[02/16/2025-23:48:59] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:59] [V] [TRT] *************** Autotuning format combination: Float(614400,307200,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:48:59] [V] [TRT] *************** Autotuning format combination: Float(307200,1:4,640,1) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:48:59] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:48:59] [V] [TRT] *************** Autotuning format combination: Bool(614400,307200,640,1), Float(614400,307200,640,1), Float(614400,307200,640,1), Bool(614400,307200,640,1) -> Bool(614400,307200,640,1), Float(614400,307200,640,1) ***************
[02/16/2025-23:48:59] [V] [TRT] --------------- Timing Runner: {ForeignNode[/Not.../Cast_1]} (Myelin)
[02/16/2025-23:49:00] [V] [TRT]  (foreignNode) Set user's cuda kernel library
[02/16/2025-23:49:00] [V] [TRT]  (foreignNode) Pass fuse_conv_padding is currently skipped for dynamic shapes
[02/16/2025-23:49:00] [V] [TRT]  (foreignNode) Pass pad_conv_channel is currently skipped for dynamic shapes
[02/16/2025-23:49:00] [V] [TRT]  (foreignNode) Pass fuse_conv_padding is currently skipped for dynamic shapes
[02/16/2025-23:49:00] [V] [TRT]  (foreignNode) Pass pad_conv_channel is currently skipped for dynamic shapes
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.119189
[02/16/2025-23:49:00] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.119189
[02/16/2025-23:49:00] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Myelin Tactic: 0x0000000000000000
[02/16/2025-23:49:00] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:49:00] [V] [TRT] *************** Autotuning format combination: Float(614400,307200,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:49:00] [V] [TRT] *************** Autotuning format combination: Float(307200,1:4,640,1) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:49:00] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:49:00] [V] [TRT] *************** Autotuning format combination: Float(614400,307200,640,1), Float(614400,307200,640,1) -> Bool(614400,307200,640,1), Float(614400,307200,640,1) ***************
[02/16/2025-23:49:00] [V] [TRT] --------------- Timing Runner: {ForeignNode[/Constant_14_output_0 + (Unnamed Layer* 104) [Shuffle].../Where_1]} (Myelin)
[02/16/2025-23:49:00] [V] [TRT]  (foreignNode) Set user's cuda kernel library
[02/16/2025-23:49:00] [V] [TRT]  (foreignNode) Pass fuse_conv_padding is currently skipped for dynamic shapes
[02/16/2025-23:49:00] [V] [TRT]  (foreignNode) Pass pad_conv_channel is currently skipped for dynamic shapes
[02/16/2025-23:49:00] [V] [TRT]  (foreignNode) Pass fuse_conv_padding is currently skipped for dynamic shapes
[02/16/2025-23:49:00] [V] [TRT]  (foreignNode) Pass pad_conv_channel is currently skipped for dynamic shapes
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.104857
[02/16/2025-23:49:00] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.104857
[02/16/2025-23:49:00] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Myelin Tactic: 0x0000000000000000
[02/16/2025-23:49:00] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:49:00] [V] [TRT] *************** Autotuning format combination: Float(2457600,4800,80,1) long-strided -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:49:00] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CudaDepthwiseConvolution)
[02/16/2025-23:49:00] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:00] [V] [TRT] --------------- Timing Runner: /convDb/Conv (FusedConvActConvolution)
[02/16/2025-23:49:00] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:00] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CudnnConvolution)
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.37883
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0x0000000000000001 Time: 1.71838
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0x0000000000000002 Time: 2.56951
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0x0000000000000005 Time: 4.74348
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0x0000000000000038 Time: 2.39594
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0x0000000000000039 Time: 1.74702
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0x000000000000003a Time: 2.60835
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0x000000000000003d Time: 4.75833
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0x0000000000000070 Time: 2.4026
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0x0000000000000071 Time: 1.7457
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0x0000000000000072 Time: 2.62044
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0x0000000000000075 Time: 4.75915
[02/16/2025-23:49:00] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 1.71838
[02/16/2025-23:49:00] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CublasConvolution)
[02/16/2025-23:49:00] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:00] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CaskGemmConvolution)
[02/16/2025-23:49:00] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:00] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CaskConvolution)
[02/16/2025-23:49:00] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 1.76166
[02/16/2025-23:49:00] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x64_relu_interior_nn_v1 Tactic: 0xc3cf6e1d1c6aff27
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0xc3cf6e1d1c6aff27 Time: 1.40132
[02/16/2025-23:49:00] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 1.5927
[02/16/2025-23:49:00] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 1.4016
[02/16/2025-23:49:00] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x32_relu_interior_nn_v1 Tactic: 0x9808072e706def96
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0x9808072e706def96 Time: 1.57997
[02/16/2025-23:49:00] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x128_relu_interior_nn_v1 Tactic: 0xa8ef60e712f8ad24
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0xa8ef60e712f8ad24 Time: 1.38608
[02/16/2025-23:49:00] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 1.42025
[02/16/2025-23:49:00] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[02/16/2025-23:49:00] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 2.26168
[02/16/2025-23:49:00] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 2.18046
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x6fb0aa4a23519390
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x6fb0aa4a23519390 Time: 1.05821
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 1.53595
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 4.08301
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0xe5603263b7f00303
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0xe5603263b7f00303 Time: 1.60081
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x865894c4635db7fd
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x865894c4635db7fd Time: 1.67733
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 2.58095
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 1.6712
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 1.53189
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x2ee10e11d6651675
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x2ee10e11d6651675 Time: 1.59161
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0xc0b05b61d128e46e
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0xc0b05b61d128e46e Time: 1.529
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x44429615b0244d08
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x44429615b0244d08 Time: 1.60476
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 2.94035
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 1.73607
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 2.93737
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x7f0145cb49517338
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x7f0145cb49517338 Time: 0.601061
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x126c151fbf444788
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x126c151fbf444788 Time: 2.36842
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0xed454ebf201fb878
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0xed454ebf201fb878 Time: 1.45388
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x562e86db2b553d73
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x562e86db2b553d73 Time: 0.898075
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0xd97544c2f30ecbf9
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0xd97544c2f30ecbf9 Time: 0.625504
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x5104686f63bb0267
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x5104686f63bb0267 Time: 0.693559
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 1.6049
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x089fce8f59784020
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x089fce8f59784020 Time: 1.02017
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x37f7c166cac77c6f
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x37f7c166cac77c6f Time: 1.08832
[02/16/2025-23:49:01] [V] [TRT] Fastest Tactic: 0x7f0145cb49517338 Time: 0.601061
[02/16/2025-23:49:01] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CaskFlattenConvolution)
[02/16/2025-23:49:01] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:01] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x7f0145cb49517338
[02/16/2025-23:49:01] [V] [TRT] *************** Autotuning format combination: Float(2457600,1,40960,512) long-strided -> Float(1228800,1,20480,256) ***************
[02/16/2025-23:49:01] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CublasConvolution)
[02/16/2025-23:49:01] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:01] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CaskConvolution)
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 1.40243
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1 Tactic: 0xae0c89d047932ba3
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0xae0c89d047932ba3 Time: 1.37639
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x27b316f52c109002
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x27b316f52c109002 Time: 1.57049
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x412c44dfeaf9161d
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x412c44dfeaf9161d Time: 1.57934
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x3e2b881168d9689d
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x3e2b881168d9689d Time: 1.69171
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0xf90060ce8193b811
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0xf90060ce8193b811 Time: 1.35122
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x7bc32c782b800c48
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x7bc32c782b800c48 Time: 1.34999
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x3e191488237fab8f
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x3e191488237fab8f Time: 1.70643
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 2.52813
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1 Tactic: 0xe47307053a42b3e4
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0xe47307053a42b3e4 Time: 1.34123
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 2.26779
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x128_relu_exp_interior_nhwc_tn_v1 Tactic: 0x17173deba0b64484
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x17173deba0b64484 Time: 1.37596
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 1.98324
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1 Tactic: 0xc7feb33970feefa7
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0xc7feb33970feefa7 Time: 1.65581
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 2.94702
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 1.68765
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x35f26f9c09557d86
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x35f26f9c09557d86 Time: 1.34837
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 1.43333
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x55d80c17b1cd982d
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x55d80c17b1cd982d Time: 1.43642
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 1.38789
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 2.44749
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[02/16/2025-23:49:01] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 1.35888
[02/16/2025-23:49:01] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 1.44779
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x1022069e6f8d9aeb
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x1022069e6f8d9aeb Time: 1.31513
[02/16/2025-23:49:02] [V] [TRT] Fastest Tactic: 0x1022069e6f8d9aeb Time: 1.31513
[02/16/2025-23:49:02] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CaskFlattenConvolution)
[02/16/2025-23:49:02] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:02] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x1022069e6f8d9aeb
[02/16/2025-23:49:02] [V] [TRT] *************** Autotuning format combination: Float(614400,1:4,10240,128) long-strided -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:49:02] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CudaDepthwiseConvolution)
[02/16/2025-23:49:02] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:02] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CublasConvolution)
[02/16/2025-23:49:02] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:02] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CaskGemmConvolution)
[02/16/2025-23:49:02] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:02] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CaskConvolution)
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x998c97842e775a17
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x998c97842e775a17 Time: 0.408827
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xd7f5d575d49a4bc7
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xd7f5d575d49a4bc7 Time: 1.4108
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xf031e640742524d7
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xf031e640742524d7 Time: 0.580274
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0x36303f399d3ee4fd
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x36303f399d3ee4fd Time: 0.483223
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x385bfab9332b1413
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x385bfab9332b1413 Time: 0.847031
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 0.428407
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x5ed17eb1dfe2e6b0
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x5ed17eb1dfe2e6b0 Time: 0.553906
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6716429226d146f7
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x6716429226d146f7 Time: 0.58709
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xba0185279ccb2b85
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xba0185279ccb2b85 Time: 0.549842
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x112d7e4d280f396d
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x112d7e4d280f396d Time: 0.591954
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb47d7d926de02dee
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xb47d7d926de02dee Time: 0.622734
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x482b48242255b8ce
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x482b48242255b8ce Time: 0.401129
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xed09dcddfcf4bffb
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xed09dcddfcf4bffb Time: 1.32155
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xf4156675c5f728d4
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xf4156675c5f728d4 Time: 0.613979
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x61f62003626e5959
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x61f62003626e5959 Time: 0.619337
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xc0a715d897e240bb
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xc0a715d897e240bb Time: 0.658354
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xebdd7d350fbaa00e
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xebdd7d350fbaa00e Time: 0.399346
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6e2a3c7a7fc5e4e1
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x6e2a3c7a7fc5e4e1 Time: 1.38433
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x53b347fe11460a8e
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x53b347fe11460a8e Time: 0.464274
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xcedbed6d66c946d0
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xcedbed6d66c946d0 Time: 0.549769
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xe797e099911c0624
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xe797e099911c0624 Time: 0.428407
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x25b2b9d5c9d5ca0d
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x25b2b9d5c9d5ca0d Time: 0.452635
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x13cc2ad8dcd32ba2
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x13cc2ad8dcd32ba2 Time: 0.624242
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xabb79847ce7b82ce
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xabb79847ce7b82ce Time: 0.406574
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xa71326710e3f683c
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xa71326710e3f683c Time: 0.835877
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x233399c4b9cc77c1
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x233399c4b9cc77c1 Time: 0.531346
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 0.425083
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x130df49cb195156b
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x130df49cb195156b Time: 0.417742
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x818413b69874bb35
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x818413b69874bb35 Time: 0.867026
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65f71607d20d5438
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x65f71607d20d5438 Time: 0.568466
[02/16/2025-23:49:02] [V] [TRT] Fastest Tactic: 0xebdd7d350fbaa00e Time: 0.399346
[02/16/2025-23:49:02] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CaskFlattenConvolution)
[02/16/2025-23:49:02] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:02] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xebdd7d350fbaa00e
[02/16/2025-23:49:02] [V] [TRT] *************** Autotuning format combination: Float(1228800,4800,80,1) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:49:02] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CudaDepthwiseConvolution)
[02/16/2025-23:49:02] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:02] [V] [TRT] --------------- Timing Runner: /convDb/Conv (FusedConvActConvolution)
[02/16/2025-23:49:02] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:02] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CudnnConvolution)
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.35606
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.869115
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x0000000000000002 Time: 2.58606
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x0000000000000005 Time: 4.73579
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x0000000000000038 Time: 2.38176
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x0000000000000039 Time: 0.870528
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x000000000000003a Time: 2.57846
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x000000000000003d Time: 4.7652
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x0000000000000070 Time: 2.40638
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x0000000000000071 Time: 1.74852
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x0000000000000072 Time: 2.62344
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x0000000000000075 Time: 4.74434
[02/16/2025-23:49:02] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 0.869115
[02/16/2025-23:49:02] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CublasConvolution)
[02/16/2025-23:49:02] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:02] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CaskGemmConvolution)
[02/16/2025-23:49:02] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:02] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CaskConvolution)
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 1.76092
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x64_relu_interior_nn_v1 Tactic: 0xc3cf6e1d1c6aff27
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xc3cf6e1d1c6aff27 Time: 1.40108
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 1.59284
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 1.40166
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x32_relu_interior_nn_v1 Tactic: 0x9808072e706def96
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x9808072e706def96 Time: 1.57579
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x128_relu_interior_nn_v1 Tactic: 0xa8ef60e712f8ad24
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xa8ef60e712f8ad24 Time: 1.38572
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 1.41857
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 2.28745
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0x5fc609cfe7c5b7d9
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x5fc609cfe7c5b7d9 Time: 1.26789
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 2.21323
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x9de226a0c44627c4
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x9de226a0c44627c4 Time: 1.47689
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x6fb0aa4a23519390
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x6fb0aa4a23519390 Time: 1.08693
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0x5d4d781b2e89fd83
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x5d4d781b2e89fd83 Time: 0.813733
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 1.56295
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0xa419b3b68f2da07b
[02/16/2025-23:49:02] [V] [TRT] Tactic: 0xa419b3b68f2da07b Time: 0.564681
[02/16/2025-23:49:02] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 4.08404
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0xe5603263b7f00303
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0xe5603263b7f00303 Time: 1.60704
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x865894c4635db7fd
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x865894c4635db7fd Time: 1.66764
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 2.53287
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 1.6644
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 1.52525
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0x5f5015dbf902f0a3
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x5f5015dbf902f0a3 Time: 0.840878
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x90f8f2915f87ed77
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x90f8f2915f87ed77 Time: 2.16299
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x1fc87d7eb370bb7a
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x1fc87d7eb370bb7a Time: 1.66249
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x2ee10e11d6651675
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x2ee10e11d6651675 Time: 1.58542
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x828d0ea88c66fce7
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x828d0ea88c66fce7 Time: 1.89703
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x8e3884f0eaec3ecd
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x8e3884f0eaec3ecd Time: 1.57724
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0xc0b05b61d128e46e
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0xc0b05b61d128e46e Time: 1.50438
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x9cd5cdc35441c505
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x9cd5cdc35441c505 Time: 1.49735
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x44429615b0244d08
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x44429615b0244d08 Time: 1.61707
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 2.94058
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 1.67843
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 2.93646
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0xfff46c7893896eb1
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0xfff46c7893896eb1 Time: 1.45674
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x7f0145cb49517338
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x7f0145cb49517338 Time: 0.597925
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0x20109de926a12263
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x20109de926a12263 Time: 0.599886
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x126c151fbf444788
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x126c151fbf444788 Time: 2.36654
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0x55952bdf9713ff4e
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x55952bdf9713ff4e Time: 0.947323
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0xed454ebf201fb878
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0xed454ebf201fb878 Time: 1.45435
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x562e86db2b553d73
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x562e86db2b553d73 Time: 0.897015
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0xd97544c2f30ecbf9
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0xd97544c2f30ecbf9 Time: 0.625669
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0x84ce4136c9dcccb4
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x84ce4136c9dcccb4 Time: 0.768914
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x5104686f63bb0267
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x5104686f63bb0267 Time: 0.703127
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 1.61608
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0x09aeee2f1beac383
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x09aeee2f1beac383 Time: 2.06272
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0x5a37b78cd3b8724f
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x5a37b78cd3b8724f Time: 1.27621
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0x1016909b1fd6ff2f
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x1016909b1fd6ff2f Time: 1.00887
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x089fce8f59784020
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x089fce8f59784020 Time: 1.02438
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x37f7c166cac77c6f
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x37f7c166cac77c6f Time: 1.10555
[02/16/2025-23:49:03] [V] [TRT] Fastest Tactic: 0xa419b3b68f2da07b Time: 0.564681
[02/16/2025-23:49:03] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CaskFlattenConvolution)
[02/16/2025-23:49:03] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:03] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xa419b3b68f2da07b
[02/16/2025-23:49:03] [V] [TRT] *************** Autotuning format combination: Float(1228800,1,20480,256) -> Float(1228800,1,20480,256) ***************
[02/16/2025-23:49:03] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CublasConvolution)
[02/16/2025-23:49:03] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:03] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CaskConvolution)
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 1.40272
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1 Tactic: 0xae0c89d047932ba3
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0xae0c89d047932ba3 Time: 1.3916
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x27b316f52c109002
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x27b316f52c109002 Time: 1.56971
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x412c44dfeaf9161d
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x412c44dfeaf9161d Time: 1.5794
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x3e2b881168d9689d
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x3e2b881168d9689d Time: 1.6928
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0xf90060ce8193b811
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0xf90060ce8193b811 Time: 1.353
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x7bc32c782b800c48
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x7bc32c782b800c48 Time: 1.35014
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x3e191488237fab8f
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x3e191488237fab8f Time: 1.70688
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0xc7b3afceb5fb03c0
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0xc7b3afceb5fb03c0 Time: 1.32043
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 2.529
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1 Tactic: 0xe47307053a42b3e4
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0xe47307053a42b3e4 Time: 1.34267
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0xd55ee6fd0b56f808
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0xd55ee6fd0b56f808 Time: 1.32779
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 2.2666
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x128_relu_exp_interior_nhwc_tn_v1 Tactic: 0x17173deba0b64484
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x17173deba0b64484 Time: 1.37541
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 1.98196
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1 Tactic: 0xc7feb33970feefa7
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0xc7feb33970feefa7 Time: 1.65723
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0xd9eb6ca56ddc3a22
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0xd9eb6ca56ddc3a22 Time: 1.59077
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 2.94227
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 1.68844
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x35f26f9c09557d86
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x35f26f9c09557d86 Time: 1.34816
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 1.43303
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x55d80c17b1cd982d
[02/16/2025-23:49:03] [V] [TRT] Tactic: 0x55d80c17b1cd982d Time: 1.43652
[02/16/2025-23:49:03] [V] [TRT] /convDb/Conv Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 1.36343
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 2.40517
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 1.36598
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 1.47353
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x1022069e6f8d9aeb
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x1022069e6f8d9aeb Time: 1.33749
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x1fb90698107bb33a
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x1fb90698107bb33a Time: 2.33498
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x90898977fc8ce537
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x90898977fc8ce537 Time: 1.45343
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0xbc0bba0ff1a92939
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0xbc0bba0ff1a92939 Time: 1.41834
[02/16/2025-23:49:04] [V] [TRT] Fastest Tactic: 0xc7b3afceb5fb03c0 Time: 1.32043
[02/16/2025-23:49:04] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CaskFlattenConvolution)
[02/16/2025-23:49:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:04] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xc7b3afceb5fb03c0
[02/16/2025-23:49:04] [V] [TRT] *************** Autotuning format combination: Float(307200,1:4,5120,64) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:49:04] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CudaDepthwiseConvolution)
[02/16/2025-23:49:04] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:04] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CublasConvolution)
[02/16/2025-23:49:04] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:04] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CaskGemmConvolution)
[02/16/2025-23:49:04] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:04] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CaskConvolution)
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x998c97842e775a17
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x998c97842e775a17 Time: 0.416809
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0x2b4a5a2f546acbfd
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x2b4a5a2f546acbfd Time: 0.559209
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xd7f5d575d49a4bc7
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0xd7f5d575d49a4bc7 Time: 1.43379
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xf031e640742524d7
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0xf031e640742524d7 Time: 0.594144
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0x36303f399d3ee4fd
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x36303f399d3ee4fd Time: 0.489605
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x385bfab9332b1413
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x385bfab9332b1413 Time: 0.849038
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 0.432919
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x5ed17eb1dfe2e6b0
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x5ed17eb1dfe2e6b0 Time: 0.555296
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0x4aa9c14ea2943ef0
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x4aa9c14ea2943ef0 Time: 0.577413
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6716429226d146f7
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x6716429226d146f7 Time: 0.590985
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xba0185279ccb2b85
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0xba0185279ccb2b85 Time: 0.546999
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x112d7e4d280f396d
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x112d7e4d280f396d Time: 0.591552
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb47d7d926de02dee
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0xb47d7d926de02dee Time: 0.632846
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x482b48242255b8ce
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x482b48242255b8ce Time: 0.40309
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xed09dcddfcf4bffb
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0xed09dcddfcf4bffb Time: 1.32855
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0x5b317e1cbcf34d49
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x5b317e1cbcf34d49 Time: 0.41381
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xf4156675c5f728d4
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0xf4156675c5f728d4 Time: 0.615227
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0x591671c3dd9388cc
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x591671c3dd9388cc Time: 0.406258
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x61f62003626e5959
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x61f62003626e5959 Time: 0.64048
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xc0a715d897e240bb
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0xc0a715d897e240bb Time: 0.657563
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xebdd7d350fbaa00e
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0xebdd7d350fbaa00e Time: 0.40048
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6e2a3c7a7fc5e4e1
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x6e2a3c7a7fc5e4e1 Time: 1.37946
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0x46e3f4ab19d1017d
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x46e3f4ab19d1017d Time: 0.792599
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x53b347fe11460a8e
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x53b347fe11460a8e Time: 0.464315
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0xba76ca882b17caa6
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0xba76ca882b17caa6 Time: 0.44688
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xcedbed6d66c946d0
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0xcedbed6d66c946d0 Time: 0.548398
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0xba269390692faead
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0xba269390692faead Time: 0.536951
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8 Tactic: 0xe797e099911c0624
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0xe797e099911c0624 Time: 0.430802
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x25b2b9d5c9d5ca0d
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x25b2b9d5c9d5ca0d Time: 0.451209
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x13cc2ad8dcd32ba2
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x13cc2ad8dcd32ba2 Time: 0.621938
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xabb79847ce7b82ce
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0xabb79847ce7b82ce Time: 0.403419
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xa71326710e3f683c
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0xa71326710e3f683c Time: 0.822661
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x233399c4b9cc77c1
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x233399c4b9cc77c1 Time: 0.527561
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0x85222248e9a8aead
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x85222248e9a8aead Time: 1.23982
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 0.423479
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x130df49cb195156b
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x130df49cb195156b Time: 0.415173
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0x9dece0dc37e90462
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x9dece0dc37e90462 Time: 0.410898
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0x4ddd867d1da71041
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x4ddd867d1da71041 Time: 0.521134
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x818413b69874bb35
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x818413b69874bb35 Time: 0.864695
[02/16/2025-23:49:04] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65f71607d20d5438
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x65f71607d20d5438 Time: 0.56752
[02/16/2025-23:49:04] [V] [TRT] Fastest Tactic: 0xebdd7d350fbaa00e Time: 0.40048
[02/16/2025-23:49:04] [V] [TRT] --------------- Timing Runner: /convDb/Conv (CaskFlattenConvolution)
[02/16/2025-23:49:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[02/16/2025-23:49:04] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xebdd7d350fbaa00e
[02/16/2025-23:49:04] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:49:04] [V] [TRT] *************** Autotuning format combination: Float(1228800,4800,80,1) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:49:04] [V] [TRT] --------------- Timing Runner: PWN(/Constant_15_output_0 + (Unnamed Layer* 120) [Shuffle], PWN(/Abs, /Pow)) (PointWiseV2)
[02/16/2025-23:49:04] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.360302
[02/16/2025-23:49:05] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.300297
[02/16/2025-23:49:05] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.247333
[02/16/2025-23:49:05] [V] [TRT] Tactic: 0x0000000000000003 Time: 0.273883
[02/16/2025-23:49:06] [V] [TRT] Tactic: 0x0000000000000004 Time: 0.244069
[02/16/2025-23:49:06] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.246862
[02/16/2025-23:49:06] [V] [TRT] Tactic: 0x0000000000000006 Time: 0.262601
[02/16/2025-23:49:07] [V] [TRT] Tactic: 0x0000000000000007 Time: 0.244027
[02/16/2025-23:49:07] [V] [TRT] Tactic: 0x0000000000000008 Time: 0.247991
[02/16/2025-23:49:07] [V] [TRT] Tactic: 0x0000000000000009 Time: 0.25045
[02/16/2025-23:49:08] [V] [TRT] Tactic: 0x000000000000001c Time: 0.356567
[02/16/2025-23:49:08] [V] [TRT] Fastest Tactic: 0x0000000000000007 Time: 0.244027
[02/16/2025-23:49:08] [V] [TRT] --------------- Timing Runner: PWN(/Constant_15_output_0 + (Unnamed Layer* 120) [Shuffle], PWN(/Abs, /Pow)) (PointWise)
[02/16/2025-23:49:08] [V] [TRT] PointWise has no valid tactics for this config, skipping
[02/16/2025-23:49:08] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: PointWiseV2 Tactic: 0x0000000000000007
[02/16/2025-23:49:08] [V] [TRT] *************** Autotuning format combination: Float(1228800,1,20480,256) -> Float(1228800,1,20480,256) ***************
[02/16/2025-23:49:08] [V] [TRT] --------------- Timing Runner: PWN(/Constant_15_output_0 + (Unnamed Layer* 120) [Shuffle], PWN(/Abs, /Pow)) (PointWiseV2)
[02/16/2025-23:49:08] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.360859
[02/16/2025-23:49:08] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.302935
[02/16/2025-23:49:08] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.248923
[02/16/2025-23:49:08] [V] [TRT] Tactic: 0x0000000000000003 Time: 0.276594
[02/16/2025-23:49:08] [V] [TRT] Tactic: 0x0000000000000004 Time: 0.244672
[02/16/2025-23:49:08] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.246615
[02/16/2025-23:49:08] [V] [TRT] Tactic: 0x0000000000000006 Time: 0.267611
[02/16/2025-23:49:08] [V] [TRT] Tactic: 0x0000000000000007 Time: 0.244037
[02/16/2025-23:49:08] [V] [TRT] Tactic: 0x0000000000000008 Time: 0.24843
[02/16/2025-23:49:08] [V] [TRT] Tactic: 0x0000000000000009 Time: 0.250779
[02/16/2025-23:49:08] [V] [TRT] Tactic: 0x000000000000001c Time: 0.360951
[02/16/2025-23:49:08] [V] [TRT] Fastest Tactic: 0x0000000000000007 Time: 0.244037
[02/16/2025-23:49:08] [V] [TRT] --------------- Timing Runner: PWN(/Constant_15_output_0 + (Unnamed Layer* 120) [Shuffle], PWN(/Abs, /Pow)) (PointWise)
[02/16/2025-23:49:08] [V] [TRT] PointWise has no valid tactics for this config, skipping
[02/16/2025-23:49:08] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: PointWiseV2 Tactic: 0x0000000000000007
[02/16/2025-23:49:08] [V] [TRT] *************** Autotuning format combination: Float(307200,1:4,5120,64) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:49:08] [V] [TRT] --------------- Timing Runner: PWN(/Constant_15_output_0 + (Unnamed Layer* 120) [Shuffle], PWN(/Abs, /Pow)) (PointWiseV2)
[02/16/2025-23:49:08] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.24565
[02/16/2025-23:49:08] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.246816
[02/16/2025-23:49:09] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.251872
[02/16/2025-23:49:09] [V] [TRT] Tactic: 0x0000000000000003 Time: 0.244174
[02/16/2025-23:49:09] [V] [TRT] Tactic: 0x0000000000000004 Time: 0.245225
[02/16/2025-23:49:10] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.249454
[02/16/2025-23:49:10] [V] [TRT] Tactic: 0x0000000000000006 Time: 0.244005
[02/16/2025-23:49:10] [V] [TRT] Tactic: 0x0000000000000007 Time: 0.244219
[02/16/2025-23:49:11] [V] [TRT] Tactic: 0x0000000000000008 Time: 0.243438
[02/16/2025-23:49:11] [V] [TRT] Tactic: 0x0000000000000009 Time: 0.251273
[02/16/2025-23:49:12] [V] [TRT] Tactic: 0x000000000000000a Time: 0.24683
[02/16/2025-23:49:12] [V] [TRT] Tactic: 0x000000000000000b Time: 0.245678
[02/16/2025-23:49:12] [V] [TRT] Tactic: 0x000000000000000c Time: 0.246505
[02/16/2025-23:49:13] [V] [TRT] Tactic: 0x000000000000000d Time: 0.243785
[02/16/2025-23:49:13] [V] [TRT] Tactic: 0x000000000000000e Time: 0.247854
[02/16/2025-23:49:13] [V] [TRT] Tactic: 0x000000000000000f Time: 0.250578
[02/16/2025-23:49:14] [V] [TRT] Tactic: 0x0000000000000010 Time: 0.243008
[02/16/2025-23:49:14] [V] [TRT] Tactic: 0x0000000000000011 Time: 0.244379
[02/16/2025-23:49:14] [V] [TRT] Tactic: 0x0000000000000012 Time: 0.244562
[02/16/2025-23:49:15] [V] [TRT] Tactic: 0x0000000000000013 Time: 0.2496
[02/16/2025-23:49:15] [V] [TRT] Tactic: 0x0000000000000014 Time: 0.37397
[02/16/2025-23:49:16] [V] [TRT] Tactic: 0x0000000000000015 Time: 0.30357
[02/16/2025-23:49:16] [V] [TRT] Tactic: 0x0000000000000016 Time: 0.275099
[02/16/2025-23:49:16] [V] [TRT] Tactic: 0x0000000000000017 Time: 0.263342
[02/16/2025-23:49:17] [V] [TRT] Tactic: 0x000000000000001c Time: 0.245641
[02/16/2025-23:49:17] [V] [TRT] Tactic: 0x000000000000001d Time: 0.247205
[02/16/2025-23:49:17] [V] [TRT] Tactic: 0x000000000000001e Time: 0.371753
[02/16/2025-23:49:17] [V] [TRT] Fastest Tactic: 0x0000000000000010 Time: 0.243008
[02/16/2025-23:49:17] [V] [TRT] --------------- Timing Runner: PWN(/Constant_15_output_0 + (Unnamed Layer* 120) [Shuffle], PWN(/Abs, /Pow)) (PointWise)
[02/16/2025-23:49:17] [V] [TRT] PointWise has no valid tactics for this config, skipping
[02/16/2025-23:49:17] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: PointWiseV2 Tactic: 0x0000000000000010
[02/16/2025-23:49:17] [V] [TRT] *************** Autotuning format combination: Float(38400,4800:32,80,1) -> Float(38400,4800:32,80,1) ***************
[02/16/2025-23:49:17] [V] [TRT] --------------- Timing Runner: PWN(/Constant_15_output_0 + (Unnamed Layer* 120) [Shuffle], PWN(/Abs, /Pow)) (PointWiseV2)
[02/16/2025-23:49:17] [V] [TRT] Tactic: 0x0000000000000018 Time: 0.245422
[02/16/2025-23:49:18] [V] [TRT] Tactic: 0x0000000000000019 Time: 0.24608
[02/16/2025-23:49:18] [V] [TRT] Tactic: 0x000000000000001a Time: 0.244398
[02/16/2025-23:49:19] [V] [TRT] Tactic: 0x000000000000001b Time: 0.244009
[02/16/2025-23:49:19] [V] [TRT] Tactic: 0x000000000000001f Time: 0.245806
[02/16/2025-23:49:19] [V] [TRT] Fastest Tactic: 0x000000000000001b Time: 0.244009
[02/16/2025-23:49:19] [V] [TRT] --------------- Timing Runner: PWN(/Constant_15_output_0 + (Unnamed Layer* 120) [Shuffle], PWN(/Abs, /Pow)) (PointWise)
[02/16/2025-23:49:19] [V] [TRT] PointWise has no valid tactics for this config, skipping
[02/16/2025-23:49:19] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: PointWiseV2 Tactic: 0x000000000000001b
[02/16/2025-23:49:19] [V] [TRT] *************** Autotuning format combination: Float(1:4,4800,80,1) -> Float(1:4,4800,80,1) ***************
[02/16/2025-23:49:19] [V] [TRT] --------------- Timing Runner: PWN(/Constant_15_output_0 + (Unnamed Layer* 120) [Shuffle], PWN(/Abs, /Pow)) (PointWiseV2)
[02/16/2025-23:49:19] [V] [TRT] Tactic: 0x000000000000001c Time: 0.483136
[02/16/2025-23:49:20] [V] [TRT] Tactic: 0x000000000000001d Time: 0.51915
[02/16/2025-23:49:20] [V] [TRT] Tactic: 0x000000000000001e Time: 0.838565
[02/16/2025-23:49:20] [V] [TRT] Fastest Tactic: 0x000000000000001c Time: 0.483136
[02/16/2025-23:49:20] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: PointWiseV2 Tactic: 0x000000000000001c
[02/16/2025-23:49:20] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:49:20] [V] [TRT] *************** Autotuning format combination: Float(1228800,4800,80,1) -> Float(4800,4800,80,1) ***************
[02/16/2025-23:49:20] [V] [TRT] --------------- Timing Runner: /ReduceSum (Reduce)
[02/16/2025-23:49:20] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.138219
[02/16/2025-23:49:20] [V] [TRT] Tactic: 0x0000000000000007 Time: 0.365893
[02/16/2025-23:49:20] [V] [TRT] Tactic: 0x0000000000000008 Time: 0.364873
[02/16/2025-23:49:20] [V] [TRT] Fastest Tactic: 0x0000000000000005 Time: 0.138219
[02/16/2025-23:49:20] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Reduce Tactic: 0x0000000000000005
[02/16/2025-23:49:20] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:49:20] [V] [TRT] *************** Autotuning format combination: Float(4800,4800,80,1) -> Float(4800,4800,80,1) ***************
[02/16/2025-23:49:20] [V] [TRT] --------------- Timing Runner: PWN((Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle], PWN(PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])), (Unnamed Layer* 131) [ElementWise])) (PointWiseV2)
[02/16/2025-23:49:20] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00688022
[02/16/2025-23:49:21] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.00689306
[02/16/2025-23:49:21] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.0067173
[02/16/2025-23:49:21] [V] [TRT] Tactic: 0x0000000000000003 Time: 0.0072112
[02/16/2025-23:49:21] [V] [TRT] Tactic: 0x0000000000000004 Time: 0.00691243
[02/16/2025-23:49:22] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.00681578
[02/16/2025-23:49:22] [V] [TRT] Tactic: 0x0000000000000006 Time: 0.00920286
[02/16/2025-23:49:22] [V] [TRT] Tactic: 0x0000000000000007 Time: 0.00795284
[02/16/2025-23:49:23] [V] [TRT] Tactic: 0x0000000000000008 Time: 0.00701344
[02/16/2025-23:49:23] [V] [TRT] Tactic: 0x0000000000000009 Time: 0.0069046
[02/16/2025-23:49:23] [V] [TRT] Tactic: 0x000000000000001c Time: 0.00681426
[02/16/2025-23:49:23] [V] [TRT] Fastest Tactic: 0x0000000000000002 Time: 0.0067173
[02/16/2025-23:49:23] [V] [TRT] --------------- Timing Runner: PWN((Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle], PWN(PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])), (Unnamed Layer* 131) [ElementWise])) (PointWise)
[02/16/2025-23:49:23] [V] [TRT] PointWise has no valid tactics for this config, skipping
[02/16/2025-23:49:23] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: PointWiseV2 Tactic: 0x0000000000000002
[02/16/2025-23:49:23] [V] [TRT] *************** Autotuning format combination: Float(4800,1,80,1) -> Float(4800,1,80,1) ***************
[02/16/2025-23:49:23] [V] [TRT] --------------- Timing Runner: PWN((Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle], PWN(PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])), (Unnamed Layer* 131) [ElementWise])) (PointWiseV2)
[02/16/2025-23:49:23] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00683167
[02/16/2025-23:49:23] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.00684277
[02/16/2025-23:49:23] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.00664374
[02/16/2025-23:49:23] [V] [TRT] Tactic: 0x0000000000000003 Time: 0.00717486
[02/16/2025-23:49:23] [V] [TRT] Tactic: 0x0000000000000004 Time: 0.00690547
[02/16/2025-23:49:23] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.00666452
[02/16/2025-23:49:23] [V] [TRT] Tactic: 0x0000000000000006 Time: 0.00922943
[02/16/2025-23:49:23] [V] [TRT] Tactic: 0x0000000000000007 Time: 0.00801448
[02/16/2025-23:49:23] [V] [TRT] Tactic: 0x0000000000000008 Time: 0.00686019
[02/16/2025-23:49:23] [V] [TRT] Tactic: 0x0000000000000009 Time: 0.00686694
[02/16/2025-23:49:23] [V] [TRT] Tactic: 0x000000000000001c Time: 0.00682318
[02/16/2025-23:49:23] [V] [TRT] Fastest Tactic: 0x0000000000000002 Time: 0.00664374
[02/16/2025-23:49:23] [V] [TRT] --------------- Timing Runner: PWN((Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle], PWN(PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])), (Unnamed Layer* 131) [ElementWise])) (PointWise)
[02/16/2025-23:49:23] [V] [TRT] PointWise has no valid tactics for this config, skipping
[02/16/2025-23:49:23] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: PointWiseV2 Tactic: 0x0000000000000002
[02/16/2025-23:49:23] [V] [TRT] *************** Autotuning format combination: Float(4800,1:4,80,1) -> Float(4800,1:4,80,1) ***************
[02/16/2025-23:49:23] [V] [TRT] --------------- Timing Runner: PWN((Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle], PWN(PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])), (Unnamed Layer* 131) [ElementWise])) (PointWiseV2)
[02/16/2025-23:49:24] [V] [TRT] Tactic: 0x000000000000001c Time: 0.00901257
[02/16/2025-23:49:24] [V] [TRT] Tactic: 0x000000000000001d Time: 0.00950029
[02/16/2025-23:49:24] [V] [TRT] Tactic: 0x000000000000001e Time: 0.012277
[02/16/2025-23:49:24] [V] [TRT] Fastest Tactic: 0x000000000000001c Time: 0.00901257
[02/16/2025-23:49:24] [V] [TRT] --------------- Timing Runner: PWN((Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle], PWN(PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])), (Unnamed Layer* 131) [ElementWise])) (PointWise)
[02/16/2025-23:49:24] [V] [TRT] PointWise has no valid tactics for this config, skipping
[02/16/2025-23:49:24] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: PointWiseV2 Tactic: 0x000000000000001c
[02/16/2025-23:49:24] [V] [TRT] *************** Autotuning format combination: Float(4800,4800:32,80,1) -> Float(4800,4800:32,80,1) ***************
[02/16/2025-23:49:24] [V] [TRT] --------------- Timing Runner: PWN((Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle], PWN(PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])), (Unnamed Layer* 131) [ElementWise])) (PointWiseV2)
[02/16/2025-23:49:25] [V] [TRT] Tactic: 0x0000000000000018 Time: 0.0381017
[02/16/2025-23:49:25] [V] [TRT] Tactic: 0x0000000000000019 Time: 0.0321234
[02/16/2025-23:49:26] [V] [TRT] Tactic: 0x000000000000001a Time: 0.033045
[02/16/2025-23:49:26] [V] [TRT] Tactic: 0x000000000000001b Time: 0.0385897
[02/16/2025-23:49:26] [V] [TRT] Tactic: 0x000000000000001f Time: 0.0361851
[02/16/2025-23:49:26] [V] [TRT] Fastest Tactic: 0x0000000000000019 Time: 0.0321234
[02/16/2025-23:49:26] [V] [TRT] --------------- Timing Runner: PWN((Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle], PWN(PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])), (Unnamed Layer* 131) [ElementWise])) (PointWise)
[02/16/2025-23:49:26] [V] [TRT] PointWise has no valid tactics for this config, skipping
[02/16/2025-23:49:26] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: PointWiseV2 Tactic: 0x0000000000000019
[02/16/2025-23:49:26] [V] [TRT] *************** Autotuning format combination: Float(1:4,4800,80,1) -> Float(1:4,4800,80,1) ***************
[02/16/2025-23:49:26] [V] [TRT] --------------- Timing Runner: PWN((Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle], PWN(PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])), (Unnamed Layer* 131) [ElementWise])) (PointWiseV2)
[02/16/2025-23:49:26] [V] [TRT] Tactic: 0x000000000000001c Time: 0.00699429
[02/16/2025-23:49:26] [V] [TRT] Tactic: 0x000000000000001d Time: 0.00838298
[02/16/2025-23:49:26] [V] [TRT] Tactic: 0x000000000000001e Time: 0.00936686
[02/16/2025-23:49:26] [V] [TRT] Fastest Tactic: 0x000000000000001c Time: 0.00699429
[02/16/2025-23:49:26] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: PointWiseV2 Tactic: 0x000000000000001c
[02/16/2025-23:49:26] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:49:26] [V] [TRT] *************** Autotuning format combination: Float(4800,4800,80,1) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:49:26] [V] [TRT] --------------- Timing Runner: /Expand (Slice)
[02/16/2025-23:49:26] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.241806
[02/16/2025-23:49:26] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.241806
[02/16/2025-23:49:26] [V] [TRT] --------------- Timing Runner: /Expand (Padding)
[02/16/2025-23:49:26] [V] [TRT] Padding has no valid tactics for this config, skipping
[02/16/2025-23:49:26] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Slice Tactic: 0x0000000000000000
[02/16/2025-23:49:26] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:49:26] [V] [TRT] *************** Autotuning format combination: Float(1228800,4800,80,1), Float(1228800,4800,80,1) -> Float(1228800,4800,80,1) ***************
[02/16/2025-23:49:26] [V] [TRT] --------------- Timing Runner: /Div (ElementWise)
[02/16/2025-23:49:26] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.415173
[02/16/2025-23:49:26] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 0.415173
[02/16/2025-23:49:26] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: ElementWise Tactic: 0x0000000000000001
[02/16/2025-23:49:26] [V] [TRT] *************** Autotuning format combination: Float(307200,1:4,5120,64), Float(307200,1:4,5120,64) -> Float(307200,1:4,5120,64) ***************
[02/16/2025-23:49:26] [V] [TRT] --------------- Timing Runner: /Div (ElementWise)
[02/16/2025-23:49:26] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.422441
[02/16/2025-23:49:26] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.767099
[02/16/2025-23:49:26] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 0.422441
[02/16/2025-23:49:26] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: ElementWise Tactic: 0x0000000000000001
[02/16/2025-23:49:26] [V] [TRT] *************** Autotuning format combination: Float(38400,4800:32,80,1), Float(38400,4800:32,80,1) -> Float(38400,4800:32,80,1) ***************
[02/16/2025-23:49:26] [V] [TRT] --------------- Timing Runner: /Div (ElementWise)
[02/16/2025-23:49:26] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.423419
[02/16/2025-23:49:26] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 0.423419
[02/16/2025-23:49:26] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: ElementWise Tactic: 0x0000000000000001
[02/16/2025-23:49:26] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:49:26] [V] [TRT] *************** Autotuning format combination: Float(614400,307200,640,1) -> Float(614400,307200,640,1) ***************
[02/16/2025-23:49:26] [V] [TRT] *************** Autotuning format combination: Float(307200,1:4,640,1) -> Float(307200,1:4,640,1) ***************
[02/16/2025-23:49:26] [V] [TRT] =============== Computing costs for 
[02/16/2025-23:49:26] [V] [TRT] *************** Autotuning format combination: Bool(614400,307200,640,1), Float(614400,307200,640,1), Float(614400,307200,640,1), Bool(614400,307200,640,1), Float(614400,307200,640,1) -> Float(307200,640,1) ***************
[02/16/2025-23:49:26] [V] [TRT] --------------- Timing Runner: {ForeignNode[/Not_1.../Gather_3]} (Myelin)
[02/16/2025-23:49:27] [V] [TRT]  (foreignNode) Set user's cuda kernel library
[02/16/2025-23:49:27] [V] [TRT]  (foreignNode) Pass fuse_conv_padding is currently skipped for dynamic shapes
[02/16/2025-23:49:27] [V] [TRT]  (foreignNode) Pass pad_conv_channel is currently skipped for dynamic shapes
[02/16/2025-23:49:27] [V] [TRT]  (foreignNode) Pass fuse_conv_padding is currently skipped for dynamic shapes
[02/16/2025-23:49:27] [V] [TRT]  (foreignNode) Pass pad_conv_channel is currently skipped for dynamic shapes
[02/16/2025-23:49:27] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.143182
[02/16/2025-23:49:27] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.143182
[02/16/2025-23:49:27] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: Myelin Tactic: 0x0000000000000000
[02/16/2025-23:49:27] [V] [TRT] Adding reformat layer: Reformatted Input Tensor 0 to /conv1a/Conv + /relu/Relu (image) from Float(307200,307200,640,1) to Float(307200,1:4,640,1)
[02/16/2025-23:49:27] [V] [TRT] Adding reformat layer: Reformatted Input Tensor 0 to /Softmax (/convPb/Conv_output_0) from Float(81600,1:4,1360,17) to Float(312000,4800,80,1)
[02/16/2025-23:49:27] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to /convDb/Conv (/convDb/Conv_output_0) from Float(307200,1:4,5120,64) to Float(1228800,4800,80,1)
[02/16/2025-23:49:27] [V] [TRT] Adding reformat layer: Reformatted Input Tensor 0 to PWN((Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle], PWN(PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])), (Unnamed Layer* 131) [ElementWise])) (/ReduceSum_output_0) from Float(4800,4800,80,1) to Float(4800,1,80,1)
[02/16/2025-23:49:27] [V] [TRT] Adding reformat layer: Reformatted Input Tensor 0 to /Expand (/Clip_output_0) from Float(4800,1,80,1) to Float(4800,4800,80,1)
[02/16/2025-23:49:27] [V] [TRT] Formats and tactics selection completed in 157.828 seconds.
[02/16/2025-23:49:27] [V] [TRT] After reformat layers: 37 layers
[02/16/2025-23:49:27] [V] [TRT] Total number of blocks in pre-optimized block assignment: 40
[02/16/2025-23:49:27] [I] [TRT] Total Activation Memory: 8293086720
[02/16/2025-23:49:27] [I] [TRT] Detected 1 inputs and 2 output network tensors.
[02/16/2025-23:49:27] [V] [TRT] /conv1a/Conv + /relu/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[02/16/2025-23:49:27] [V] [TRT] /conv1b/Conv + /relu_1/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xa9a06d0633580c0c
[02/16/2025-23:49:27] [V] [TRT] /pool/MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_NOT_PROPAGATE_NAN_2D Tactic: 0xaec8628e8180bced
[02/16/2025-23:49:27] [V] [TRT] /conv2a/Conv + /relu_2/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xa9a06d0633580c0c
[02/16/2025-23:49:27] [V] [TRT] /conv2b/Conv + /relu_3/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0xa9a06d0633580c0c
[02/16/2025-23:49:27] [V] [TRT] /pool_1/MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_NOT_PROPAGATE_NAN_2D Tactic: 0xaec8628e8180bced
[02/16/2025-23:49:27] [V] [TRT] /conv3a/Conv + /relu_4/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x21246c8544eff903
[02/16/2025-23:49:27] [V] [TRT] /conv3b/Conv + /relu_5/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x21246c8544eff903
[02/16/2025-23:49:27] [V] [TRT] /pool_2/MaxPool Set Tactic Name: sm50_xmma_pooling_max_nhwc_FP32FP32_WINDOWSIZE_0_NOT_PROPAGATE_NAN_2D Tactic: 0xaec8628e8180bced
[02/16/2025-23:49:27] [V] [TRT] /conv4a/Conv + /relu_6/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x21246c8544eff903
[02/16/2025-23:49:27] [V] [TRT] /conv4b/Conv + /relu_7/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x21246c8544eff903
[02/16/2025-23:49:27] [V] [TRT] /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x614e89f7852edbc3
[02/16/2025-23:49:27] [V] [TRT] /convPb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x130df49cb195156b
[02/16/2025-23:49:27] [V] [TRT] /MaxPool Set Tactic Name: sm50_xmma_pooling_nd_NCDHW_kMAX_kGENERIC_3D_POOLING_MODE_kFLOAT_0 Tactic: 0x5faf4a0a8a5670ed
[02/16/2025-23:49:27] [V] [TRT] /MaxPool_1 Set Tactic Name: sm50_xmma_pooling_nd_NCDHW_kMAX_kGENERIC_3D_POOLING_MODE_kFLOAT_0 Tactic: 0x5faf4a0a8a5670ed
[02/16/2025-23:49:27] [V] [TRT] /MaxPool_2 Set Tactic Name: sm50_xmma_pooling_nd_NCDHW_kMAX_kGENERIC_3D_POOLING_MODE_kFLOAT_0 Tactic: 0x5faf4a0a8a5670ed
[02/16/2025-23:49:27] [V] [TRT] /MaxPool_3 Set Tactic Name: sm50_xmma_pooling_nd_NCDHW_kMAX_kGENERIC_3D_POOLING_MODE_kFLOAT_0 Tactic: 0x5faf4a0a8a5670ed
[02/16/2025-23:49:27] [V] [TRT] /convDb/Conv Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x8_t1r1s1 Tactic: 0xebdd7d350fbaa00e
[02/16/2025-23:49:27] [V] [TRT] /MaxPool_4 Set Tactic Name: sm50_xmma_pooling_nd_NCDHW_kMAX_kGENERIC_3D_POOLING_MODE_kFLOAT_0 Tactic: 0x5faf4a0a8a5670ed
[02/16/2025-23:49:27] [V] [TRT] Layer: /conv1a/Conv + /relu/Relu Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: /conv1b/Conv + /relu_1/Relu Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: /pool/MaxPool Host Persistent: 1408 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: /conv2a/Conv + /relu_2/Relu Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: /conv2b/Conv + /relu_3/Relu Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: /pool_1/MaxPool Host Persistent: 1408 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: /conv3a/Conv + /relu_4/Relu Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: /conv3b/Conv + /relu_5/Relu Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: /pool_2/MaxPool Host Persistent: 1408 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: /conv4a/Conv + /relu_6/Relu Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: /conv4b/Conv + /relu_7/Relu Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: /convPb/Conv Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: /MaxPool Host Persistent: 1408 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: {ForeignNode[/Equal.../Cast]} Host Persistent: 24 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: /MaxPool_1 Host Persistent: 1408 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: {ForeignNode[/Constant_13_output_0 + (Unnamed Layer* 93) [Shuffle].../Where]} Host Persistent: 24 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: /MaxPool_2 Host Persistent: 1408 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: {ForeignNode[/Not.../Cast_1]} Host Persistent: 24 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: /MaxPool_3 Host Persistent: 1408 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: {ForeignNode[/Constant_14_output_0 + (Unnamed Layer* 104) [Shuffle].../Where_1]} Host Persistent: 24 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: /convDb/Conv Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: PWN(/Constant_15_output_0 + (Unnamed Layer* 120) [Shuffle], PWN(/Abs, /Pow)) Host Persistent: 244 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: PWN((Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle], PWN(PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])), (Unnamed Layer* 131) [ElementWise])) Host Persistent: 244 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: /MaxPool_4 Host Persistent: 1408 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Layer: {ForeignNode[/Not_1.../Gather_3]} Host Persistent: 24 Device Persistent: 0 Scratch Memory: 0
[02/16/2025-23:49:27] [V] [TRT] Skipped printing memory information for 11 layers with 0 memory size i.e. Host Persistent + Device Persistent + Scratch Memory == 0.
[02/16/2025-23:49:27] [I] [TRT] Total Host Persistent Memory: 47840
[02/16/2025-23:49:27] [I] [TRT] Total Device Persistent Memory: 0
[02/16/2025-23:49:27] [I] [TRT] Total Scratch Memory: 0
[02/16/2025-23:49:27] [I] [TRT] [MemUsageStats] Peak memory usage of TRT CPU/GPU memory allocators: CPU 4 MiB, GPU 1654 MiB
[02/16/2025-23:49:27] [I] [TRT] [BlockAssignment] Started assigning block shifts. This will take 39 steps to complete.
[02/16/2025-23:49:27] [I] [TRT] [BlockAssignment] Algorithm ShiftNTopDown took 1.1825ms to assign 9 blocks to 39 nodes requiring 323827712 bytes.
[02/16/2025-23:49:27] [V] [TRT] Total number of blocks in optimized block assignment: 9
[02/16/2025-23:49:27] [I] [TRT] Total Activation Memory: 323827712
[02/16/2025-23:49:27] [V] [TRT] Finalize: /conv1a/Conv + /relu/Relu Set kernel index: 0
[02/16/2025-23:49:27] [V] [TRT] Finalize: /conv1b/Conv + /relu_1/Relu Set kernel index: 1
[02/16/2025-23:49:27] [V] [TRT] Finalize: /pool/MaxPool Set kernel index: 2
[02/16/2025-23:49:27] [V] [TRT] Finalize: /conv2a/Conv + /relu_2/Relu Set kernel index: 1
[02/16/2025-23:49:27] [V] [TRT] Finalize: /conv2b/Conv + /relu_3/Relu Set kernel index: 1
[02/16/2025-23:49:27] [V] [TRT] Finalize: /pool_1/MaxPool Set kernel index: 2
[02/16/2025-23:49:27] [V] [TRT] Finalize: /conv3a/Conv + /relu_4/Relu Set kernel index: 3
[02/16/2025-23:49:27] [V] [TRT] Finalize: /conv3b/Conv + /relu_5/Relu Set kernel index: 3
[02/16/2025-23:49:27] [V] [TRT] Finalize: /pool_2/MaxPool Set kernel index: 2
[02/16/2025-23:49:27] [V] [TRT] Finalize: /conv4a/Conv + /relu_6/Relu Set kernel index: 3
[02/16/2025-23:49:27] [V] [TRT] Finalize: /conv4b/Conv + /relu_7/Relu Set kernel index: 3
[02/16/2025-23:49:27] [V] [TRT] Finalize: /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu Set kernel index: 4
[02/16/2025-23:49:27] [V] [TRT] Finalize: /convPb/Conv Set kernel index: 5
[02/16/2025-23:49:27] [V] [TRT] Finalize: /MaxPool Set kernel index: 6
[02/16/2025-23:49:27] [V] [TRT] Finalize: /MaxPool_1 Set kernel index: 6
[02/16/2025-23:49:27] [V] [TRT] Finalize: /MaxPool_2 Set kernel index: 6
[02/16/2025-23:49:27] [V] [TRT] Finalize: /MaxPool_3 Set kernel index: 6
[02/16/2025-23:49:27] [V] [TRT] Finalize: /convDb/Conv Set kernel index: 7
[02/16/2025-23:49:27] [V] [TRT] Finalize: PWN(/Constant_15_output_0 + (Unnamed Layer* 120) [Shuffle], PWN(/Abs, /Pow)) Set kernel index: 8
[02/16/2025-23:49:27] [V] [TRT] Finalize: PWN((Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle], PWN(PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])), (Unnamed Layer* 131) [ElementWise])) Set kernel index: 9
[02/16/2025-23:49:27] [V] [TRT] Finalize: /MaxPool_4 Set kernel index: 6
[02/16/2025-23:49:27] [V] [TRT] Total number of generated kernels selected for the engine: 10
[02/16/2025-23:49:27] [V] [TRT] Kernel: 0 CASK_STATIC
[02/16/2025-23:49:27] [V] [TRT] Kernel: 1 CASK_STATIC
[02/16/2025-23:49:27] [V] [TRT] Kernel: 2 CASK_STATIC
[02/16/2025-23:49:27] [V] [TRT] Kernel: 3 CASK_STATIC
[02/16/2025-23:49:27] [V] [TRT] Kernel: 4 CASK_STATIC
[02/16/2025-23:49:27] [V] [TRT] Kernel: 5 CASK_STATIC
[02/16/2025-23:49:27] [V] [TRT] Kernel: 6 CASK_STATIC
[02/16/2025-23:49:27] [V] [TRT] Kernel: 7 CASK_STATIC
[02/16/2025-23:49:27] [V] [TRT] Kernel: 8 TRT_SERIALIZABLE:generatedNativePointwise
[02/16/2025-23:49:27] [V] [TRT] Kernel: 9 TRT_SERIALIZABLE:generatedNativePointwise
[02/16/2025-23:49:27] [V] [TRT] Disabling unused tactic source: CUDNN
[02/16/2025-23:49:27] [V] [TRT] Disabling unused tactic source: CUBLAS, CUBLAS_LT
[02/16/2025-23:49:27] [V] [TRT] Disabling unused tactic source: JIT_CONVOLUTIONS
[02/16/2025-23:49:27] [V] [TRT] Engine generation completed in 159.033 seconds.
[02/16/2025-23:49:27] [V] [TRT] Deleting timing cache: 239 entries, served 119 hits since creation.
[02/16/2025-23:49:27] [V] [TRT] Engine Layer Information:
Layer(Reformat): Reformatting CopyNode for Input Tensor 0 to /conv1a/Conv + /relu/Relu, Tactic: 0x00000000000003e8, image (Float[2,1,480,640]) -> Reformatted Input Tensor 0 to /conv1a/Conv + /relu/Relu (Float[2,1:4,480,640])
Layer(CaskConvolution): /conv1a/Conv + /relu/Relu, Tactic: 0x999e005e3b016ea6, Reformatted Input Tensor 0 to /conv1a/Conv + /relu/Relu (Float[2,1:4,480,640]) -> /relu/Relu_output_0 (Float[2,64:4,480,640])
Layer(CaskConvolution): /conv1b/Conv + /relu_1/Relu, Tactic: 0xa9a06d0633580c0c, /relu/Relu_output_0 (Float[2,64:4,480,640]) -> /relu_1/Relu_output_0 (Float[2,64:4,480,640])
Layer(CaskPooling): /pool/MaxPool, Tactic: 0xaec8628e8180bced, /relu_1/Relu_output_0 (Float[2,64:4,480,640]) -> /pool/MaxPool_output_0 (Float[2,64:4,240,320])
Layer(CaskConvolution): /conv2a/Conv + /relu_2/Relu, Tactic: 0xa9a06d0633580c0c, /pool/MaxPool_output_0 (Float[2,64:4,240,320]) -> /relu_2/Relu_output_0 (Float[2,64:4,240,320])
Layer(CaskConvolution): /conv2b/Conv + /relu_3/Relu, Tactic: 0xa9a06d0633580c0c, /relu_2/Relu_output_0 (Float[2,64:4,240,320]) -> /relu_3/Relu_output_0 (Float[2,64:4,240,320])
Layer(CaskPooling): /pool_1/MaxPool, Tactic: 0xaec8628e8180bced, /relu_3/Relu_output_0 (Float[2,64:4,240,320]) -> /pool_1/MaxPool_output_0 (Float[2,64:4,120,160])
Layer(CaskConvolution): /conv3a/Conv + /relu_4/Relu, Tactic: 0x21246c8544eff903, /pool_1/MaxPool_output_0 (Float[2,64:4,120,160]) -> /relu_4/Relu_output_0 (Float[2,128:4,120,160])
Layer(CaskConvolution): /conv3b/Conv + /relu_5/Relu, Tactic: 0x21246c8544eff903, /relu_4/Relu_output_0 (Float[2,128:4,120,160]) -> /relu_5/Relu_output_0 (Float[2,128:4,120,160])
Layer(CaskPooling): /pool_2/MaxPool, Tactic: 0xaec8628e8180bced, /relu_5/Relu_output_0 (Float[2,128:4,120,160]) -> /pool_2/MaxPool_output_0 (Float[2,128:4,60,80])
Layer(CaskConvolution): /conv4a/Conv + /relu_6/Relu, Tactic: 0x21246c8544eff903, /pool_2/MaxPool_output_0 (Float[2,128:4,60,80]) -> /relu_6/Relu_output_0 (Float[2,128:4,60,80])
Layer(CaskConvolution): /conv4b/Conv + /relu_7/Relu, Tactic: 0x21246c8544eff903, /relu_6/Relu_output_0 (Float[2,128:4,60,80]) -> /relu_7/Relu_output_0 (Float[2,128:4,60,80])
Layer(CaskConvolution): /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu, Tactic: 0x614e89f7852edbc3, /relu_7/Relu_output_0 (Float[2,128:4,60,80]) -> /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu (Float[2,512:4,60,80])
Layer(CaskConvolution): /convPb/Conv, Tactic: 0x130df49cb195156b, /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu (Float[2,256:4,60,80]) -> /convPb/Conv_output_0 (Float[2,65:4,60,80])
Layer(Reformat): Reformatting CopyNode for Input Tensor 0 to /Softmax, Tactic: 0x00000000000003ea, /convPb/Conv_output_0 (Float[2,65:4,60,80]) -> Reformatted Input Tensor 0 to /Softmax (Float[2,65,60,80])
Layer(CudaSoftMax): /Softmax, Tactic: 0x00000000000003ea, Reformatted Input Tensor 0 to /Softmax (Float[2,65,60,80]) -> (Unnamed Layer* 22) [Softmax]_output (Float[2,65,60,80])
Layer(Shuffle): /Transpose + /Reshape + /Transpose_1, Tactic: 0x0000000000000000, (Unnamed Layer* 22) [Softmax]_output (Float[2,64,60,80]) -> /Transpose_1_output_0 (Float[2,60,8,80,8])
Layer(NoOp): /Reshape_1 + /Unsqueeze_6, Tactic: 0x0000000000000000, /Transpose_1_output_0 (Float[2,60,8,80,8]) -> /Unsqueeze_6_output_0 (Float[1,2,480,640])
Layer(CaskPooling): /MaxPool, Tactic: 0x5faf4a0a8a5670ed, /Unsqueeze_6_output_0 (Float[1,2,480,640]) -> /MaxPool_output_0 (Float[1,2,480,640])
Layer(Myelin): {ForeignNode[/Equal.../Cast]}, Tactic: 0x0000000000000000, /Unsqueeze_6_output_0 (Float[1,2,480,640]), /MaxPool_output_0 (Float[1,2,480,640]) -> /Equal_output_0 (Bool[1,2,480,640]), /Cast_output_0 (Float[1,2,480,640])
Layer(CaskPooling): /MaxPool_1, Tactic: 0x5faf4a0a8a5670ed, /Cast_output_0 (Float[1,2,480,640]) -> /MaxPool_1_output_0 (Float[1,2,480,640])
Layer(Myelin): {ForeignNode[/Constant_13_output_0 + (Unnamed Layer* 93) [Shuffle].../Where]}, Tactic: 0x0000000000000000, /MaxPool_1_output_0 (Float[1,2,480,640]), /Unsqueeze_6_output_0 (Float[1,2,480,640]) -> /Greater_output_0 (Bool[1,2,480,640]), /Where_output_0 (Float[1,2,480,640])
Layer(CaskPooling): /MaxPool_2, Tactic: 0x5faf4a0a8a5670ed, /Where_output_0 (Float[1,2,480,640]) -> /MaxPool_2_output_0 (Float[1,2,480,640])
Layer(Myelin): {ForeignNode[/Not.../Cast_1]}, Tactic: 0x0000000000000000, /Greater_output_0 (Bool[1,2,480,640]), /Where_output_0 (Float[1,2,480,640]), /MaxPool_2_output_0 (Float[1,2,480,640]), /Equal_output_0 (Bool[1,2,480,640]) -> /Or_output_0 (Bool[1,2,480,640]), /Cast_1_output_0 (Float[1,2,480,640])
Layer(CaskPooling): /MaxPool_3, Tactic: 0x5faf4a0a8a5670ed, /Cast_1_output_0 (Float[1,2,480,640]) -> /MaxPool_3_output_0 (Float[1,2,480,640])
Layer(Myelin): {ForeignNode[/Constant_14_output_0 + (Unnamed Layer* 104) [Shuffle].../Where_1]}, Tactic: 0x0000000000000000, /MaxPool_3_output_0 (Float[1,2,480,640]), /Unsqueeze_6_output_0 (Float[1,2,480,640]) -> /Greater_1_output_0 (Bool[1,2,480,640]), /Where_1_output_0 (Float[1,2,480,640])
Layer(CaskConvolution): /convDb/Conv, Tactic: 0xebdd7d350fbaa00e, /convPa/Conv + /relu_8/Relu || /convDa/Conv + /relu_9/Relu (Float[2,256:4,60,80]) -> Reformatted Output Tensor 0 to /convDb/Conv (Float[2,256:4,60,80])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to /convDb/Conv, Tactic: 0x00000000000003ea, Reformatted Output Tensor 0 to /convDb/Conv (Float[2,256:4,60,80]) -> /convDb/Conv_output_0 (Float[2,256,60,80])
Layer(PointWiseV2): PWN(/Constant_15_output_0 + (Unnamed Layer* 120) [Shuffle], PWN(/Abs, /Pow)), Tactic: 0x0000000000000007, /convDb/Conv_output_0 (Float[2,256,60,80]) -> /Pow_output_0 (Float[2,256,60,80])
Layer(Reduce): /ReduceSum, Tactic: 0x0000000000000005, /Pow_output_0 (Float[2,256,60,80]) -> /ReduceSum_output_0 (Float[2,1,60,80])
Layer(NoOp): Reformatting CopyNode for Input Tensor 0 to PWN((Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle], PWN(PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])), (Unnamed Layer* 131) [ElementWise])), Tactic: 0x0000000000000000, /ReduceSum_output_0 (Float[2,1,60,80]) -> Reformatted Input Tensor 0 to PWN((Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle], PWN(PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])), (Unnamed Layer* 131) [ElementWise])) (Float[2,1,60,80])
Layer(PointWiseV2): PWN((Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle], PWN(PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])), (Unnamed Layer* 131) [ElementWise])), Tactic: 0x0000000000000002, Reformatted Input Tensor 0 to PWN((Unnamed Layer* 127) [Constant] + (Unnamed Layer* 129) [Shuffle], PWN(PWN(/Constant_18_output_0 + (Unnamed Layer* 128) [Shuffle], PWN(PWN(/Constant_17_output_0 + (Unnamed Layer* 124) [Shuffle], /Pow_1), (Unnamed Layer* 130) [ElementWise])), (Unnamed Layer* 131) [ElementWise])) (Float[2,1,60,80]) -> /Clip_output_0 (Float[2,1,60,80])
Layer(NoOp): Reformatting CopyNode for Input Tensor 0 to /Expand, Tactic: 0x0000000000000000, /Clip_output_0 (Float[2,1,60,80]) -> Reformatted Input Tensor 0 to /Expand (Float[2,1,60,80])
Layer(Slice): /Expand, Tactic: 0x0000000000000000, Reformatted Input Tensor 0 to /Expand (Float[2,1,60,80]) -> /Expand_output_0 (Float[2,256,60,80])
Layer(ElementWise): /Div, Tactic: 0x0000000000000001, /convDb/Conv_output_0 (Float[2,256,60,80]), /Expand_output_0 (Float[2,256,60,80]) -> descriptors (Float[2,256,60,80])
Layer(CaskPooling): /MaxPool_4, Tactic: 0x5faf4a0a8a5670ed, /Where_1_output_0 (Float[1,2,480,640]) -> /MaxPool_4_output_0 (Float[1,2,480,640])
Layer(Myelin): {ForeignNode[/Not_1.../Gather_3]}, Tactic: 0x0000000000000000, /Greater_1_output_0 (Bool[1,2,480,640]), /Where_1_output_0 (Float[1,2,480,640]), /MaxPool_4_output_0 (Float[1,2,480,640]), /Or_output_0 (Bool[1,2,480,640]), /Unsqueeze_6_output_0 (Float[1,2,480,640]) -> scores (Float[2,480,640])
[02/16/2025-23:49:27] [I] [TRT] [MemUsageChange] TensorRT-managed allocation in building engine: CPU +2, GPU +8, now: CPU 2, GPU 8 (MiB)
[02/16/2025-23:49:27] [I] Engine built in 161.513 sec.
[02/16/2025-23:49:27] [I] [TRT] Loaded engine size: 5 MiB
[02/16/2025-23:49:27] [V] [TRT] Deserialization required 11726 microseconds.
[02/16/2025-23:49:27] [I] [TRT] [MemUsageChange] TensorRT-managed allocation in engine deserialization: CPU +0, GPU +4, now: CPU 0, GPU 4 (MiB)
[02/16/2025-23:49:27] [I] Engine deserialized in 0.0121049 sec.
[02/16/2025-23:49:27] [V] [TRT] Total per-runner device persistent memory is 0
[02/16/2025-23:49:27] [V] [TRT] Total per-runner host persistent memory is 47840
[02/16/2025-23:49:27] [V] [TRT] Allocated activation device memory of size 323827712
[02/16/2025-23:49:27] [I] [TRT] [MemUsageChange] TensorRT-managed allocation in IExecutionContext creation: CPU +0, GPU +309, now: CPU 0, GPU 313 (MiB)
[02/16/2025-23:49:27] [I] Setting persistentCacheLimit to 0 bytes.
[02/16/2025-23:49:27] [V] Using enqueueV3.
[02/16/2025-23:49:27] [I] Using random values for input image
[02/16/2025-23:49:27] [I] Created input binding for image with dimensions 2x1x480x640
[02/16/2025-23:49:27] [I] Using random values for output scores
[02/16/2025-23:49:27] [I] Created output binding for scores with dimensions 2x480x640
[02/16/2025-23:49:27] [I] Using random values for output descriptors
[02/16/2025-23:49:27] [I] Created output binding for descriptors with dimensions 2x256x60x80
[02/16/2025-23:49:27] [I] Starting inference
[02/16/2025-23:51:08] [I] Warmup completed 19 queries over 1000 ms
[02/16/2025-23:51:08] [I] Timing trace has 1952 queries over 100.17 s
[02/16/2025-23:51:08] [I] 
[02/16/2025-23:51:08] [I] === Trace details ===
[02/16/2025-23:51:08] [I] Trace averages of 10 runs:
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3026 ms - Host latency: 52.5777 ms (enqueue 0.0315063 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2532 ms - Host latency: 52.5278 ms (enqueue 0.0310059 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2751 ms - Host latency: 52.552 ms (enqueue 0.0288452 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2217 ms - Host latency: 52.5008 ms (enqueue 0.030957 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3835 ms - Host latency: 52.6651 ms (enqueue 0.0427979 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2832 ms - Host latency: 52.5587 ms (enqueue 0.0280273 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2952 ms - Host latency: 52.571 ms (enqueue 0.0313232 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2988 ms - Host latency: 52.5779 ms (enqueue 0.0302246 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2835 ms - Host latency: 52.5548 ms (enqueue 0.0295898 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1942 ms - Host latency: 52.4676 ms (enqueue 0.0332031 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1857 ms - Host latency: 52.4554 ms (enqueue 0.0359863 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.4681 ms - Host latency: 52.7429 ms (enqueue 0.0379395 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2396 ms - Host latency: 52.5146 ms (enqueue 0.0438477 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1773 ms - Host latency: 52.4542 ms (enqueue 0.0452637 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2284 ms - Host latency: 52.504 ms (enqueue 0.0399902 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2102 ms - Host latency: 52.4834 ms (enqueue 0.0381836 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2507 ms - Host latency: 52.5271 ms (enqueue 0.030957 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1732 ms - Host latency: 52.4518 ms (enqueue 0.0317383 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2376 ms - Host latency: 52.514 ms (enqueue 0.0314453 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1888 ms - Host latency: 52.4688 ms (enqueue 0.0376953 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2611 ms - Host latency: 52.5367 ms (enqueue 0.0255859 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3609 ms - Host latency: 52.6384 ms (enqueue 0.0299805 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2239 ms - Host latency: 52.5004 ms (enqueue 0.028418 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2386 ms - Host latency: 52.516 ms (enqueue 0.0304688 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.5392 ms - Host latency: 52.8207 ms (enqueue 0.0385742 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2124 ms - Host latency: 52.4889 ms (enqueue 0.0208984 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1711 ms - Host latency: 52.4448 ms (enqueue 0.0224609 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.4006 ms - Host latency: 52.6788 ms (enqueue 0.0208984 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1956 ms - Host latency: 52.4763 ms (enqueue 0.0194336 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2028 ms - Host latency: 52.4796 ms (enqueue 0.0203125 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.5203 ms - Host latency: 52.8021 ms (enqueue 0.0255859 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1396 ms - Host latency: 52.4172 ms (enqueue 0.0380859 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1773 ms - Host latency: 52.4561 ms (enqueue 0.0316406 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.259 ms - Host latency: 52.5348 ms (enqueue 0.0253906 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2129 ms - Host latency: 52.4867 ms (enqueue 0.0277344 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2451 ms - Host latency: 52.5232 ms (enqueue 0.0269531 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3646 ms - Host latency: 52.6432 ms (enqueue 0.0380859 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1869 ms - Host latency: 52.4631 ms (enqueue 0.0333984 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.452 ms - Host latency: 52.725 ms (enqueue 0.0335938 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2309 ms - Host latency: 52.508 ms (enqueue 0.0291016 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2521 ms - Host latency: 52.5287 ms (enqueue 0.0462891 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2068 ms - Host latency: 52.4797 ms (enqueue 0.0451172 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2381 ms - Host latency: 52.5121 ms (enqueue 0.0478516 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2711 ms - Host latency: 52.543 ms (enqueue 0.0412109 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.7328 ms - Host latency: 53.0176 ms (enqueue 0.0453125 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1992 ms - Host latency: 52.4707 ms (enqueue 0.040625 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1314 ms - Host latency: 52.4025 ms (enqueue 0.0435547 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2996 ms - Host latency: 52.5709 ms (enqueue 0.0423828 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2166 ms - Host latency: 52.4906 ms (enqueue 0.0417969 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2463 ms - Host latency: 52.5203 ms (enqueue 0.0429688 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2836 ms - Host latency: 52.5576 ms (enqueue 0.0423828 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2066 ms - Host latency: 52.4809 ms (enqueue 0.0429688 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.4582 ms - Host latency: 52.7338 ms (enqueue 0.0410156 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2213 ms - Host latency: 52.4943 ms (enqueue 0.04375 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3668 ms - Host latency: 52.6426 ms (enqueue 0.040625 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3031 ms - Host latency: 52.5762 ms (enqueue 0.0425781 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1166 ms - Host latency: 52.3926 ms (enqueue 0.0328125 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2637 ms - Host latency: 52.54 ms (enqueue 0.0433594 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2334 ms - Host latency: 52.5115 ms (enqueue 0.0476562 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3234 ms - Host latency: 52.5986 ms (enqueue 0.0398437 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2549 ms - Host latency: 52.5295 ms (enqueue 0.0341797 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2348 ms - Host latency: 52.5037 ms (enqueue 0.034375 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2215 ms - Host latency: 52.4895 ms (enqueue 0.0328125 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2617 ms - Host latency: 52.5359 ms (enqueue 0.0332031 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.8762 ms - Host latency: 53.1621 ms (enqueue 0.0433594 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.252 ms - Host latency: 52.5289 ms (enqueue 0.0445312 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1969 ms - Host latency: 52.4676 ms (enqueue 0.0421875 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.302 ms - Host latency: 52.5758 ms (enqueue 0.0472656 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2922 ms - Host latency: 52.5703 ms (enqueue 0.0414063 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3063 ms - Host latency: 52.5805 ms (enqueue 0.046875 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2828 ms - Host latency: 52.5602 ms (enqueue 0.0457031 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2262 ms - Host latency: 52.4977 ms (enqueue 0.0394531 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.448 ms - Host latency: 52.7191 ms (enqueue 0.034375 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2652 ms - Host latency: 52.5402 ms (enqueue 0.0480469 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2801 ms - Host latency: 52.5535 ms (enqueue 0.0460938 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2438 ms - Host latency: 52.5148 ms (enqueue 0.0417969 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.173 ms - Host latency: 52.4551 ms (enqueue 0.0390625 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2488 ms - Host latency: 52.5234 ms (enqueue 0.0386719 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2598 ms - Host latency: 52.5305 ms (enqueue 0.0410156 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3168 ms - Host latency: 52.5871 ms (enqueue 0.0390625 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3574 ms - Host latency: 52.6359 ms (enqueue 0.0375 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2602 ms - Host latency: 52.5316 ms (enqueue 0.0367187 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2359 ms - Host latency: 52.5082 ms (enqueue 0.0347656 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3805 ms - Host latency: 52.6539 ms (enqueue 0.0367187 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.7195 ms - Host latency: 53.0016 ms (enqueue 0.0421875 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2273 ms - Host latency: 52.5012 ms (enqueue 0.025 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2539 ms - Host latency: 52.5301 ms (enqueue 0.021875 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2895 ms - Host latency: 52.573 ms (enqueue 0.0296875 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.4055 ms - Host latency: 52.6891 ms (enqueue 0.0316406 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2281 ms - Host latency: 52.5031 ms (enqueue 0.0285156 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3238 ms - Host latency: 52.6012 ms (enqueue 0.0277344 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2508 ms - Host latency: 52.5277 ms (enqueue 0.0261719 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1738 ms - Host latency: 52.448 ms (enqueue 0.0425781 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.273 ms - Host latency: 52.55 ms (enqueue 0.0296875 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.259 ms - Host latency: 52.5375 ms (enqueue 0.025 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3848 ms - Host latency: 52.6617 ms (enqueue 0.0332031 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3469 ms - Host latency: 52.6289 ms (enqueue 0.0246094 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2508 ms - Host latency: 52.527 ms (enqueue 0.0347656 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.227 ms - Host latency: 52.5043 ms (enqueue 0.0242187 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2672 ms - Host latency: 52.5434 ms (enqueue 0.0300781 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2266 ms - Host latency: 52.5066 ms (enqueue 0.0300781 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3688 ms - Host latency: 52.6418 ms (enqueue 0.0285156 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3148 ms - Host latency: 52.5938 ms (enqueue 0.0265625 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2582 ms - Host latency: 52.534 ms (enqueue 0.0246094 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.4793 ms - Host latency: 52.7641 ms (enqueue 0.0355469 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1465 ms - Host latency: 52.425 ms (enqueue 0.0292969 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2512 ms - Host latency: 52.5242 ms (enqueue 0.0324219 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3273 ms - Host latency: 52.6055 ms (enqueue 0.040625 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3102 ms - Host latency: 52.582 ms (enqueue 0.0460938 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1195 ms - Host latency: 52.3957 ms (enqueue 0.034375 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2156 ms - Host latency: 52.5 ms (enqueue 0.0199219 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2262 ms - Host latency: 52.5008 ms (enqueue 0.0226563 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2086 ms - Host latency: 52.4852 ms (enqueue 0.0199219 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2473 ms - Host latency: 52.5266 ms (enqueue 0.0308594 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2695 ms - Host latency: 52.548 ms (enqueue 0.0265625 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1652 ms - Host latency: 52.4434 ms (enqueue 0.0273438 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2504 ms - Host latency: 52.527 ms (enqueue 0.0257812 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.4289 ms - Host latency: 52.709 ms (enqueue 0.0335938 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2574 ms - Host latency: 52.5309 ms (enqueue 0.03125 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3051 ms - Host latency: 52.5812 ms (enqueue 0.025 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2441 ms - Host latency: 52.5184 ms (enqueue 0.0296875 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2105 ms - Host latency: 52.4879 ms (enqueue 0.0335938 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2477 ms - Host latency: 52.5242 ms (enqueue 0.0253906 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3609 ms - Host latency: 52.6375 ms (enqueue 0.0292969 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.475 ms - Host latency: 52.7559 ms (enqueue 0.0367187 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1234 ms - Host latency: 52.4008 ms (enqueue 0.0339844 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2969 ms - Host latency: 52.5695 ms (enqueue 0.046875 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3023 ms - Host latency: 52.5773 ms (enqueue 0.0367187 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2859 ms - Host latency: 52.5586 ms (enqueue 0.0484375 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.5047 ms - Host latency: 52.7773 ms (enqueue 0.04375 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3117 ms - Host latency: 52.5844 ms (enqueue 0.0414063 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1016 ms - Host latency: 52.3703 ms (enqueue 0.0351562 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2609 ms - Host latency: 52.5336 ms (enqueue 0.0367187 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2953 ms - Host latency: 52.5719 ms (enqueue 0.0367187 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2977 ms - Host latency: 52.5742 ms (enqueue 0.0273438 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2383 ms - Host latency: 52.5148 ms (enqueue 0.0304688 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3234 ms - Host latency: 52.6055 ms (enqueue 0.0234375 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1531 ms - Host latency: 52.4359 ms (enqueue 0.0273438 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2352 ms - Host latency: 52.5117 ms (enqueue 0.021875 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.257 ms - Host latency: 52.5328 ms (enqueue 0.0273438 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.282 ms - Host latency: 52.5578 ms (enqueue 0.0289063 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.5133 ms - Host latency: 52.7938 ms (enqueue 0.0273438 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3344 ms - Host latency: 52.6109 ms (enqueue 0.0257812 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3414 ms - Host latency: 52.6188 ms (enqueue 0.021875 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3977 ms - Host latency: 52.6828 ms (enqueue 0.0414063 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2352 ms - Host latency: 52.5148 ms (enqueue 0.028125 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2687 ms - Host latency: 52.5453 ms (enqueue 0.028125 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3672 ms - Host latency: 52.6445 ms (enqueue 0.0296875 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.6578 ms - Host latency: 52.9375 ms (enqueue 0.0398437 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2656 ms - Host latency: 52.5461 ms (enqueue 0.0273438 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2258 ms - Host latency: 52.5055 ms (enqueue 0.03125 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.25 ms - Host latency: 52.5234 ms (enqueue 0.0203125 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.4203 ms - Host latency: 52.6937 ms (enqueue 0.0234375 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3523 ms - Host latency: 52.6359 ms (enqueue 0.025 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2062 ms - Host latency: 52.4844 ms (enqueue 0.0375 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2313 ms - Host latency: 52.5031 ms (enqueue 0.0460938 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2164 ms - Host latency: 52.4852 ms (enqueue 0.0398437 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3477 ms - Host latency: 52.6203 ms (enqueue 0.0382813 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.4648 ms - Host latency: 52.743 ms (enqueue 0.04375 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3039 ms - Host latency: 52.5766 ms (enqueue 0.0382813 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.218 ms - Host latency: 52.4891 ms (enqueue 0.0367187 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2641 ms - Host latency: 52.5352 ms (enqueue 0.0421875 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2055 ms - Host latency: 52.4758 ms (enqueue 0.0320312 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3805 ms - Host latency: 52.65 ms (enqueue 0.0398437 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.4586 ms - Host latency: 52.7359 ms (enqueue 0.0367187 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2594 ms - Host latency: 52.525 ms (enqueue 0.0335938 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2609 ms - Host latency: 52.5398 ms (enqueue 0.0359375 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2687 ms - Host latency: 52.5477 ms (enqueue 0.0203125 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3195 ms - Host latency: 52.5969 ms (enqueue 0.0195312 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3211 ms - Host latency: 52.5984 ms (enqueue 0.0195312 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.5539 ms - Host latency: 52.8281 ms (enqueue 0.0328125 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3031 ms - Host latency: 52.5781 ms (enqueue 0.0210938 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.4141 ms - Host latency: 52.693 ms (enqueue 0.0195312 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2086 ms - Host latency: 52.4875 ms (enqueue 0.0195312 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2391 ms - Host latency: 52.5172 ms (enqueue 0.0257812 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2531 ms - Host latency: 52.525 ms (enqueue 0.0164062 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2219 ms - Host latency: 52.5023 ms (enqueue 0.0203125 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2625 ms - Host latency: 52.5406 ms (enqueue 0.0195312 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.4359 ms - Host latency: 52.7125 ms (enqueue 0.028125 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3008 ms - Host latency: 52.5758 ms (enqueue 0.0210938 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2055 ms - Host latency: 52.4773 ms (enqueue 0.0210938 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2594 ms - Host latency: 52.5328 ms (enqueue 0.0203125 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2305 ms - Host latency: 52.5102 ms (enqueue 0.0335938 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.4188 ms - Host latency: 52.6937 ms (enqueue 0.0234375 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.5242 ms - Host latency: 52.8063 ms (enqueue 0.0328125 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2188 ms - Host latency: 52.4984 ms (enqueue 0.0195312 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1266 ms - Host latency: 52.4109 ms (enqueue 0.0296875 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2133 ms - Host latency: 52.4891 ms (enqueue 0.01875 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3703 ms - Host latency: 52.6516 ms (enqueue 0.01875 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2805 ms - Host latency: 52.5594 ms (enqueue 0.021875 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.4797 ms - Host latency: 52.757 ms (enqueue 0.0273438 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.3609 ms - Host latency: 52.6359 ms (enqueue 0.021875 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2445 ms - Host latency: 52.5172 ms (enqueue 0.0242187 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.2961 ms - Host latency: 52.5734 ms (enqueue 0.0210938 ms)
[02/16/2025-23:51:08] [I] Average on 10 runs - GPU latency: 51.1742 ms - Host latency: 52.457 ms (enqueue 0.028125 ms)
[02/16/2025-23:51:08] [I] 
[02/16/2025-23:51:08] [I] === Performance summary ===
[02/16/2025-23:51:08] [I] Throughput: 19.4869 qps
[02/16/2025-23:51:08] [I] Latency: min = 51.7422 ms, max = 56.7461 ms, mean = 52.5656 ms, median = 52.5469 ms, percentile(90%) = 52.7656 ms, percentile(95%) = 53.0391 ms, percentile(99%) = 53.8945 ms
[02/16/2025-23:51:08] [I] Enqueue Time: min = 0.0078125 ms, max = 0.0859375 ms, mean = 0.0325773 ms, median = 0.03125 ms, percentile(90%) = 0.0483398 ms, percentile(95%) = 0.0527344 ms, percentile(99%) = 0.0625 ms
[02/16/2025-23:51:08] [I] H2D Latency: min = 0.136719 ms, max = 0.214844 ms, mean = 0.153039 ms, median = 0.152344 ms, percentile(90%) = 0.157227 ms, percentile(95%) = 0.163086 ms, percentile(99%) = 0.167969 ms
[02/16/2025-23:51:08] [I] GPU Compute Time: min = 50.4844 ms, max = 55.4297 ms, mean = 51.2897 ms, median = 51.2734 ms, percentile(90%) = 51.4922 ms, percentile(95%) = 51.7637 ms, percentile(99%) = 52.6016 ms
[02/16/2025-23:51:08] [I] D2H Latency: min = 0.578125 ms, max = 1.17578 ms, mean = 1.12289 ms, median = 1.12305 ms, percentile(90%) = 1.12891 ms, percentile(95%) = 1.13281 ms, percentile(99%) = 1.14844 ms
[02/16/2025-23:51:08] [I] Total Host Walltime: 100.17 s
[02/16/2025-23:51:08] [I] Total GPU Compute Time: 100.117 s
[02/16/2025-23:51:08] [I] Explanations of the performance metrics are printed in the verbose logs.
[02/16/2025-23:51:08] [V] 
[02/16/2025-23:51:08] [V] === Explanations of the performance metrics ===
[02/16/2025-23:51:08] [V] Total Host Walltime: the host walltime from when the first query (after warmups) is enqueued to when the last query is completed.
[02/16/2025-23:51:08] [V] GPU Compute Time: the GPU latency to execute the kernels for a query.
[02/16/2025-23:51:08] [V] Total GPU Compute Time: the summation of the GPU Compute Time of all the queries. If this is significantly shorter than Total Host Walltime, the GPU may be under-utilized because of host-side overheads or data transfers.
[02/16/2025-23:51:08] [V] Throughput: the observed throughput computed by dividing the number of queries by the Total Host Walltime. If this is significantly lower than the reciprocal of GPU Compute Time, the GPU may be under-utilized because of host-side overheads or data transfers.
[02/16/2025-23:51:08] [V] Enqueue Time: the host latency to enqueue a query. If this is longer than GPU Compute Time, the GPU may be under-utilized.
[02/16/2025-23:51:08] [V] H2D Latency: the latency for host-to-device data transfers for input tensors of a single query.
[02/16/2025-23:51:08] [V] D2H Latency: the latency for device-to-host data transfers for output tensors of a single query.
[02/16/2025-23:51:08] [V] Latency: the summation of H2D Latency, GPU Compute Time, and D2H Latency. This is the latency to infer a single query.
[02/16/2025-23:51:08] [I] 
&&&& PASSED TensorRT.trtexec [TensorRT v8502] # /usr/src/tensorrt/bin/trtexec --onnx=./onnx_files/superpoint.onnx --saveEngine=./trt_engine_files/superpoint.stereo.480x640.fp32.noDLA.engine --minShapes=image:2x1x480x640 --optShapes=image:2x1x480x640 --maxShapes=image:2x1x480x640 --useCudaGraph --verbose --warmUp=1000 --iterations=100 --duration=100
