Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Aug  5 01:54:59 2022
| Host         : DESKTOP-1Q96SJ0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu7ev
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   137 |
|    Minimum number of control sets                        |   137 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   119 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   137 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |    18 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    38 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     1 |
| >= 16              |    47 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             327 |          166 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             386 |          110 |
| Yes          | No                    | No                     |             932 |          274 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             876 |          252 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                       Enable Signal                                                                      |                                                          Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/instr_lui0                                                                                                              | design_1_i/zcu104_1/inst/soc/cpu/is_sb_sh_sw_i_1_n_0                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/instr_lui0                                                                                                              | design_1_i/zcu104_0/inst/soc/cpu/is_sb_sh_sw_i_1_n_0                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                          |                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_wordsize[1]_i_1_n_0                                                                                                 |                                                                                                                                    |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                          | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                          | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/axi_awready0                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_state                                                                                                               | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_state                                                                                                               | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wordsize[1]_i_1_n_0                                                                                                 |                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/axi_arready0                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/axi_awready0                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/axi_arready0                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                          | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                  |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/latched_is_lu                                                                                                           | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/latched_is_lu                                                                                                           | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1] |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                       |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/simpleuart/recv_state                                                                                                       | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0] |                                                                                                                                    |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]               |                                                                                                                                    |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                |                                                                                                                                    |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]               |                                                                                                                                    |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/simpleuart/recv_state                                                                                                       | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/simpleuart/send_bitcnt                                                                                                      |                                                                                                                                    |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1    |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0      | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                     | design_1_i/zcu104_1/inst/soc/cpu/instr_lhu_i_1_n_0                                                                                 |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/latched_rd[4]_i_1_n_0                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                     | design_1_i/zcu104_0/inst/soc/cpu/instr_lhu_i_1_n_0                                                                                 |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/latched_rd[4]_i_1_n_0                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg0[19]_i_1_n_0                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg0[19]_i_1_n_0                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_addr_reg[24]_0[0]                                                                                                   |                                                                                                                                    |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                              | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                           |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_addr_reg[24]_0[0]                                                                                                   |                                                                                                                                    |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/cpu_state[7]_i_2_n_0                                                                                                    | design_1_i/zcu104_1/inst/soc/cpu/cpu_state[7]_i_1_n_0                                                                              |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/cpu_state[7]_i_2_n_0                                                                                                    | design_1_i/zcu104_0/inst/soc/cpu/cpu_state[7]_i_1_n_0                                                                              |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/E[2]                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/E[3]                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_addr_reg[2]_2[0]                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/p_1_in[15]                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg1[15]_i_1_n_0                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg1[15]_i_1_n_0                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg1[31]_i_1_n_0                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg1[7]_i_1_n_0                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/p_1_in[23]                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg1[23]_i_1_n_0                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/p_1_in[31]                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/p_1_in[31]                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/p_1_in[15]                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/p_1_in[23]                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_addr_reg[2]_2[2]                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/p_1_in[0]                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg1[23]_i_1_n_0                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg1[7]_i_1_n_0                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg1[31]_i_1_n_0                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/E[1]                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/E[0]                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/E[3]                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/E[2]                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_addr_reg[24]_0[1]                                                                                                   |                                                                                                                                    |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_addr_reg[24]_0[2]                                                                                                   |                                                                                                                                    |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_addr_reg[2]_2[2]                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_addr_reg[2]_2[1]                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_addr_reg[24]_0[2]                                                                                                   |                                                                                                                                    |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_addr_reg[2]_2[3]                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_addr_reg[2]_2[1]                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_addr_reg[2]_2[3]                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_addr_reg[24]_0[1]                                                                                                   |                                                                                                                                    |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_addr_reg[2]_2[0]                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/simpleuart/p_2_in                                                                                                           | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/E[1]                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/simpleuart/recv_pattern[7]_i_1_n_0                                                                                          | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/p_1_in[0]                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                7 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                              | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                           |                7 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                          | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                           |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg0[7]_i_1_n_0                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg0[7]_i_1_n_0                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                9 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                     | design_1_i/zcu104_0/inst/soc/cpu/decoded_imm[31]_i_1_n_0                                                                           |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                     | design_1_i/zcu104_1/inst/soc/cpu/decoded_imm[31]_i_1_n_0                                                                           |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/simpleuart/send_bitcnt                                                                                                      |                                                                                                                                    |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/E[0]                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                6 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                6 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                             |                                                                                                                                    |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                             |                                                                                                                                    |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg0[15]_i_1_n_0                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg0[15]_i_1_n_0                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                       |                                                                                                                                    |                7 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                               |                                                                                                                                    |                7 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                        |                                                                                                                                    |                7 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                     | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                7 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                     | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                8 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_xfer                                                                                                                | design_1_i/zcu104_1/inst/soc/cpu/mem_rdata_q[31]_i_1_n_0                                                                           |               16 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_xfer                                                                                                                | design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[31]_i_1_n_0                                                                           |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0                   |                                                                                                                                    |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wdata[31]_i_1_n_0                                                                                                   |                                                                                                                                    |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/reg_op1[31]_i_1_n_0                                                                                                     |                                                                                                                                    |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg_rden__0                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/reg_op2[31]_i_1_n_0                                                                                                     |                                                                                                                                    |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg_rden__0                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                 |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_addr_reg[24]_1[0]                                                                                                   |                                                                                                                                    |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                          | design_1_i/zcu104_0/inst/soc/simpleuart/send_bitcnt                                                                                |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                          | design_1_i/zcu104_1/inst/soc/simpleuart/send_bitcnt                                                                                |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/reg_op1[31]_i_1_n_0                                                                                                     |                                                                                                                                    |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_wdata[31]_i_1_n_0                                                                                                   |                                                                                                                                    |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_addr_reg[24]_1[0]                                                                                                   |                                                                                                                                    |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/reg_op2[31]_i_1_n_0                                                                                                     |                                                                                                                                    |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                     |                                                                                                                                    |               15 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                     |                                                                                                                                    |               18 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                          |                                                                                                                                    |                6 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_addr[31]_i_1_n_0                                                                                                    |                                                                                                                                    |               12 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_addr[31]_i_1_n_0                                                                                                    |                                                                                                                                    |               15 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                    |                                                                                                                                    |               13 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/instr_lui0                                                                                                              |                                                                                                                                    |               15 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/instr_lui0                                                                                                              |                                                                                                                                    |               16 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]               |                                                                                                                                    |               22 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                             |                                                                                                                                    |               19 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                 |                                                                                                                                    |               19 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                             |                                                                                                                                    |               22 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                  |                                                                                                                                    |               21 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                        |                                                                                                                                    |               20 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/reg_next_pc                                                                                                             | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |               17 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/reg_next_pc                                                                                                             | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |               20 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/count_instr                                                                                                             | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                8 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/count_instr                                                                                                             | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |                8 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13_i_1_n_0                                                                                        |                                                                                                                                    |                6 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13_i_1_n_0                                                                                        |                                                                                                                                    |                6 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                          | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |               39 |            136 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                          | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0[0]                                                           |               38 |            136 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                          |                                                                                                                                    |              166 |            328 |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


