/* Generated by Yosys 0.39 (git sha1 00338082b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "dmem_ALU.sv:1.1-49.10" *)
module dmem_ALU(MemToReg, ALU_source, opcode, funct3, funct7, reg1, reg2, immediate, data_bus_i, clk, data_good, rst, read_address, write_address, result, branch, data_read, data_write, data_adr_o, data_bus_o, data_cpu_o
);
  (* src = "dmem_ALU.sv:3.17-3.27" *)
  input ALU_source;
  wire ALU_source;
  (* src = "dmem_ALU.sv:2.17-2.25" *)
  input MemToReg;
  wire MemToReg;
  (* hdlname = "alu_grab ALU_source" *)
  (* src = "dmem_ALU.sv:106.17-106.27" *)
  wire \alu_grab.ALU_source ;
  (* hdlname = "alu_grab branch" *)
  (* src = "dmem_ALU.sv:112.18-112.24" *)
  wire \alu_grab.branch ;
  (* hdlname = "alu_grab funct3" *)
  (* src = "dmem_ALU.sv:108.23-108.29" *)
  wire [2:0] \alu_grab.funct3 ;
  (* hdlname = "alu_grab funct7" *)
  (* src = "dmem_ALU.sv:109.23-109.29" *)
  wire [6:0] \alu_grab.funct7 ;
  (* hdlname = "alu_grab immediate" *)
  (* src = "dmem_ALU.sv:110.36-110.45" *)
  wire [31:0] \alu_grab.immediate ;
  (* hdlname = "alu_grab opcode" *)
  (* src = "dmem_ALU.sv:107.23-107.29" *)
  wire [6:0] \alu_grab.opcode ;
  (* hdlname = "alu_grab read_address" *)
  (* src = "dmem_ALU.sv:111.25-111.37" *)
  wire [31:0] \alu_grab.read_address ;
  (* hdlname = "alu_grab reg1" *)
  (* src = "dmem_ALU.sv:110.24-110.28" *)
  wire [31:0] \alu_grab.reg1 ;
  (* hdlname = "alu_grab reg2" *)
  (* src = "dmem_ALU.sv:110.30-110.34" *)
  wire [31:0] \alu_grab.reg2 ;
  (* hdlname = "alu_grab result" *)
  (* src = "dmem_ALU.sv:111.54-111.60" *)
  wire [31:0] \alu_grab.result ;
  (* hdlname = "alu_grab write_address" *)
  (* src = "dmem_ALU.sv:111.39-111.52" *)
  wire [31:0] \alu_grab.write_address ;
  (* src = "dmem_ALU.sv:11.18-11.24" *)
  output branch;
  wire branch;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] branch_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O;
  wire branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* src = "dmem_ALU.sv:9.17-9.20" *)
  input clk;
  wire clk;
  (* src = "dmem_ALU.sv:13.25-13.35" *)
  output [31:0] data_adr_o;
  wire [31:0] data_adr_o;
  (* src = "dmem_ALU.sv:8.24-8.34" *)
  input [31:0] data_bus_i;
  wire [31:0] data_bus_i;
  (* src = "dmem_ALU.sv:13.37-13.47" *)
  output [31:0] data_bus_o;
  wire [31:0] data_bus_o;
  (* src = "dmem_ALU.sv:13.49-13.59" *)
  output [31:0] data_cpu_o;
  wire [31:0] data_cpu_o;
  (* src = "dmem_ALU.sv:9.22-9.31" *)
  input data_good;
  wire data_good;
  (* src = "dmem_ALU.sv:12.18-12.27" *)
  output data_read;
  wire data_read;
  (* src = "dmem_ALU.sv:12.29-12.39" *)
  output data_write;
  wire data_write;
  (* src = "dmem_ALU.sv:5.23-5.29" *)
  input [2:0] funct3;
  wire [2:0] funct3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] funct3_SB_LUT4_I1_O;
  (* src = "dmem_ALU.sv:6.23-6.29" *)
  input [6:0] funct7;
  wire [6:0] funct7;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] funct7_SB_LUT4_I0_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] funct7_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire funct7_SB_LUT4_I0_O_SB_LUT4_O_I3;
  (* src = "dmem_ALU.sv:7.36-7.45" *)
  input [31:0] immediate;
  wire [31:0] immediate;
  (* hdlname = "init clk" *)
  (* src = "dmem_ALU.sv:53.17-53.20" *)
  wire \init.clk ;
  (* hdlname = "init data_adr_o" *)
  (* src = "dmem_ALU.sv:55.25-55.35" *)
  wire [31:0] \init.data_adr_o ;
  (* hdlname = "init data_bus_i" *)
  (* src = "dmem_ALU.sv:52.59-52.69" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \init.data_bus_i ;
  (* hdlname = "init data_bus_o" *)
  (* src = "dmem_ALU.sv:55.37-55.47" *)
  wire [31:0] \init.data_bus_o ;
  (* hdlname = "init data_cpu_i" *)
  (* src = "dmem_ALU.sv:52.71-52.81" *)
  wire [31:0] \init.data_cpu_i ;
  (* hdlname = "init data_cpu_o" *)
  (* src = "dmem_ALU.sv:55.49-55.59" *)
  wire [31:0] \init.data_cpu_o ;
  (* hdlname = "init data_good" *)
  (* src = "dmem_ALU.sv:53.22-53.31" *)
  wire \init.data_good ;
  (* hdlname = "init data_read" *)
  (* src = "dmem_ALU.sv:54.18-54.27" *)
  wire \init.data_read ;
  (* hdlname = "init data_read_adr_i" *)
  (* src = "dmem_ALU.sv:52.24-52.39" *)
  wire [31:0] \init.data_read_adr_i ;
  (* hdlname = "init data_write" *)
  (* src = "dmem_ALU.sv:54.29-54.39" *)
  wire \init.data_write ;
  (* hdlname = "init data_write_adr_i" *)
  (* src = "dmem_ALU.sv:52.41-52.57" *)
  wire [31:0] \init.data_write_adr_i ;
  (* hdlname = "init next_read" *)
  (* src = "dmem_ALU.sv:58.11-58.20" *)
  wire \init.next_read ;
  (* hdlname = "init next_write" *)
  (* src = "dmem_ALU.sv:58.22-58.32" *)
  wire \init.next_write ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \init.next_write_SB_LUT4_O_I2 ;
  (* hdlname = "init rst" *)
  (* src = "dmem_ALU.sv:53.33-53.36" *)
  wire \init.rst ;
  (* hdlname = "init stored_data_adr" *)
  (* src = "dmem_ALU.sv:59.55-59.70" *)
  wire [31:0] \init.stored_data_adr ;
  (* hdlname = "init stored_read_data" *)
  (* src = "dmem_ALU.sv:59.18-59.34" *)
  wire [31:0] \init.stored_read_data ;
  (* hdlname = "init stored_write_data" *)
  (* src = "dmem_ALU.sv:59.36-59.53" *)
  wire [31:0] \init.stored_write_data ;
  (* src = "dmem_ALU.sv:4.23-4.29" *)
  input [6:0] opcode;
  wire [6:0] opcode;
  (* src = "dmem_ALU.sv:10.25-10.37" *)
  output [31:0] read_address;
  wire [31:0] read_address;
  (* src = "dmem_ALU.sv:7.24-7.28" *)
  input [31:0] reg1;
  wire [31:0] reg1;
  (* src = "dmem_ALU.sv:7.30-7.34" *)
  input [31:0] reg2;
  wire [31:0] reg2;
  (* src = "dmem_ALU.sv:10.54-10.60" *)
  output [31:0] result;
  wire [31:0] result;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_10_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_10_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_11_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_12_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_12_I1_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_12_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_12_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_13_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_13_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_13_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_14_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_14_I1_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_14_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_14_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_15_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_15_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_15_I3_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_16_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_16_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_16_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_17_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_17_I1_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_17_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_17_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_18_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_18_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_18_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_21_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_21_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_24_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_25_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_26_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_27_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_28_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_28_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_29_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_31_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_3_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_4_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_5_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_5_I0_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_5_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_6_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_7_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_7_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] result_SB_LUT4_O_8_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_8_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] result_SB_LUT4_O_9_I3;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] result_SB_LUT4_O_I3;
  (* src = "dmem_ALU.sv:9.33-9.36" *)
  input rst;
  wire rst;
  (* src = "dmem_ALU.sv:10.39-10.52" *)
  output [31:0] write_address;
  wire [31:0] write_address;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_I0_7_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_10_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_11_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_11_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_12_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_13_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_13_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_14_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_14_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_15_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_15_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_16_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_16_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_17_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_17_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_18_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_18_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_19_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_19_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_20_I0;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3;
  wire write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_22_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_23_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_23_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_24_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_24_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_25_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_25_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_26_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_26_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_27_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_27_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_28_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_28_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_29_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_29_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_2_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_30_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_30_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_31_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_31_I2_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_3_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_4_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_4_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_5_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_5_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_6_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_6_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_8_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_9_I1;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_9_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire write_address_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) branch_SB_LUT4_O (
    .I0(1'h0),
    .I1(opcode[6]),
    .I2(branch_SB_LUT4_O_I2[1]),
    .I3(branch_SB_LUT4_O_I2[2]),
    .O(branch)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(opcode[5]),
    .I1(opcode[4]),
    .I2(opcode[1]),
    .I3(opcode[0]),
    .O(branch_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2223)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(opcode[3]),
    .I1(opcode[2]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]),
    .O(branch_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0110)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(funct3[2]),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0220)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(funct3[2]),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3])
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_2_I0[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_18_I1[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_17_I1[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_16_I1[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_15_I0[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_14_I1[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_13_I1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_12_I1[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_15_I0[3]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_13_I1[3]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_8_I1[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_7_I0[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_5_I0_SB_LUT4_I3_O[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_5_I0[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_7_I0[3]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_2_I0[3]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_1_I0[3]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(1'h1),
    .CO(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(result_SB_LUT4_O_I0[1]),
    .I1(result_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[1]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[2]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[4]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[5]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[6]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[7]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[8]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[9]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[10]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[11]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[12]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[13]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[14]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[15]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[16]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[17]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[18]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[19]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[20]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[21]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[22]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .O(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[22]),
    .I2(reg2[22]),
    .I3(ALU_source),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[22]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[23]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .O(result_SB_LUT4_O_17_I1_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[23]),
    .I2(reg2[23]),
    .I3(ALU_source),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[23]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[24]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[25]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[26]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[27]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[28]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[3]),
    .I2(reg2[3]),
    .I3(ALU_source),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8421)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(reg1[25]),
    .I1(reg1[2]),
    .I2(result_SB_LUT4_O_2_I0[2]),
    .I3(result_SB_LUT4_O_2_I0[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[28]),
    .I2(reg2[28]),
    .I3(ALU_source),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[28]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[29]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .O(result_SB_LUT4_O_12_I1_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[29]),
    .I2(reg2[29]),
    .I3(ALU_source),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[29]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[30]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .O(result_SB_LUT4_O_12_I1_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[30]),
    .I2(reg2[30]),
    .I3(ALU_source),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[30]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[31]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]),
    .O(result_SB_LUT4_O_17_I1_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1 (
    .I0(reg1[31]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(funct3[2]),
    .I2(funct3[1]),
    .I3(funct3[0]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[31]),
    .I2(reg2[31]),
    .I3(ALU_source),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[31]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(write_address_SB_LUT4_O_31_I2[0]),
    .I1(write_address_SB_LUT4_O_31_I2[1]),
    .I2(write_address_SB_LUT4_O_31_I2[2]),
    .I3(write_address_SB_LUT4_O_31_I2[3]),
    .O(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q (
    .C(clk),
    .D(\init.stored_data_adr [31]),
    .Q(data_adr_o[31]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_1 (
    .C(clk),
    .D(\init.stored_data_adr [30]),
    .Q(data_adr_o[30]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_10 (
    .C(clk),
    .D(\init.stored_data_adr [21]),
    .Q(data_adr_o[21]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_11 (
    .C(clk),
    .D(\init.stored_data_adr [20]),
    .Q(data_adr_o[20]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_12 (
    .C(clk),
    .D(\init.stored_data_adr [19]),
    .Q(data_adr_o[19]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_13 (
    .C(clk),
    .D(\init.stored_data_adr [18]),
    .Q(data_adr_o[18]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_14 (
    .C(clk),
    .D(\init.stored_data_adr [17]),
    .Q(data_adr_o[17]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_15 (
    .C(clk),
    .D(\init.stored_data_adr [16]),
    .Q(data_adr_o[16]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_16 (
    .C(clk),
    .D(\init.stored_data_adr [15]),
    .Q(data_adr_o[15]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_17 (
    .C(clk),
    .D(\init.stored_data_adr [14]),
    .Q(data_adr_o[14]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_18 (
    .C(clk),
    .D(\init.stored_data_adr [13]),
    .Q(data_adr_o[13]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_19 (
    .C(clk),
    .D(\init.stored_data_adr [12]),
    .Q(data_adr_o[12]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_2 (
    .C(clk),
    .D(\init.stored_data_adr [29]),
    .Q(data_adr_o[29]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_20 (
    .C(clk),
    .D(\init.stored_data_adr [11]),
    .Q(data_adr_o[11]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_21 (
    .C(clk),
    .D(\init.stored_data_adr [10]),
    .Q(data_adr_o[10]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_22 (
    .C(clk),
    .D(\init.stored_data_adr [9]),
    .Q(data_adr_o[9]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_23 (
    .C(clk),
    .D(\init.stored_data_adr [8]),
    .Q(data_adr_o[8]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_24 (
    .C(clk),
    .D(\init.stored_data_adr [7]),
    .Q(data_adr_o[7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_25 (
    .C(clk),
    .D(\init.stored_data_adr [6]),
    .Q(data_adr_o[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_26 (
    .C(clk),
    .D(\init.stored_data_adr [5]),
    .Q(data_adr_o[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_27 (
    .C(clk),
    .D(\init.stored_data_adr [4]),
    .Q(data_adr_o[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_28 (
    .C(clk),
    .D(\init.stored_data_adr [3]),
    .Q(data_adr_o[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_29 (
    .C(clk),
    .D(\init.stored_data_adr [2]),
    .Q(data_adr_o[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_3 (
    .C(clk),
    .D(\init.stored_data_adr [28]),
    .Q(data_adr_o[28]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_30 (
    .C(clk),
    .D(\init.stored_data_adr [1]),
    .Q(data_adr_o[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_31 (
    .C(clk),
    .D(\init.stored_data_adr [0]),
    .Q(data_adr_o[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_4 (
    .C(clk),
    .D(\init.stored_data_adr [27]),
    .Q(data_adr_o[27]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_5 (
    .C(clk),
    .D(\init.stored_data_adr [26]),
    .Q(data_adr_o[26]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_6 (
    .C(clk),
    .D(\init.stored_data_adr [25]),
    .Q(data_adr_o[25]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_7 (
    .C(clk),
    .D(\init.stored_data_adr [24]),
    .Q(data_adr_o[24]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_8 (
    .C(clk),
    .D(\init.stored_data_adr [23]),
    .Q(data_adr_o[23]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_adr_o_SB_DFFR_Q_9 (
    .C(clk),
    .D(\init.stored_data_adr [22]),
    .Q(data_adr_o[22]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q (
    .C(clk),
    .D(\init.stored_write_data [31]),
    .Q(data_bus_o[31]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_1 (
    .C(clk),
    .D(\init.stored_write_data [30]),
    .Q(data_bus_o[30]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_10 (
    .C(clk),
    .D(\init.stored_write_data [21]),
    .Q(data_bus_o[21]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_11 (
    .C(clk),
    .D(\init.stored_write_data [20]),
    .Q(data_bus_o[20]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_12 (
    .C(clk),
    .D(\init.stored_write_data [19]),
    .Q(data_bus_o[19]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_13 (
    .C(clk),
    .D(\init.stored_write_data [18]),
    .Q(data_bus_o[18]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_14 (
    .C(clk),
    .D(\init.stored_write_data [17]),
    .Q(data_bus_o[17]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_15 (
    .C(clk),
    .D(\init.stored_write_data [16]),
    .Q(data_bus_o[16]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_16 (
    .C(clk),
    .D(\init.stored_write_data [15]),
    .Q(data_bus_o[15]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_17 (
    .C(clk),
    .D(\init.stored_write_data [14]),
    .Q(data_bus_o[14]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_18 (
    .C(clk),
    .D(\init.stored_write_data [13]),
    .Q(data_bus_o[13]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_19 (
    .C(clk),
    .D(\init.stored_write_data [12]),
    .Q(data_bus_o[12]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_2 (
    .C(clk),
    .D(\init.stored_write_data [29]),
    .Q(data_bus_o[29]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_20 (
    .C(clk),
    .D(\init.stored_write_data [11]),
    .Q(data_bus_o[11]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_21 (
    .C(clk),
    .D(\init.stored_write_data [10]),
    .Q(data_bus_o[10]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_22 (
    .C(clk),
    .D(\init.stored_write_data [9]),
    .Q(data_bus_o[9]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_23 (
    .C(clk),
    .D(\init.stored_write_data [8]),
    .Q(data_bus_o[8]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_24 (
    .C(clk),
    .D(\init.stored_write_data [7]),
    .Q(data_bus_o[7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_25 (
    .C(clk),
    .D(\init.stored_write_data [6]),
    .Q(data_bus_o[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_26 (
    .C(clk),
    .D(\init.stored_write_data [5]),
    .Q(data_bus_o[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_27 (
    .C(clk),
    .D(\init.stored_write_data [4]),
    .Q(data_bus_o[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_28 (
    .C(clk),
    .D(\init.stored_write_data [3]),
    .Q(data_bus_o[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_29 (
    .C(clk),
    .D(\init.stored_write_data [2]),
    .Q(data_bus_o[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_3 (
    .C(clk),
    .D(\init.stored_write_data [28]),
    .Q(data_bus_o[28]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_30 (
    .C(clk),
    .D(\init.stored_write_data [1]),
    .Q(data_bus_o[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_31 (
    .C(clk),
    .D(\init.stored_write_data [0]),
    .Q(data_bus_o[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_4 (
    .C(clk),
    .D(\init.stored_write_data [27]),
    .Q(data_bus_o[27]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_5 (
    .C(clk),
    .D(\init.stored_write_data [26]),
    .Q(data_bus_o[26]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_6 (
    .C(clk),
    .D(\init.stored_write_data [25]),
    .Q(data_bus_o[25]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_7 (
    .C(clk),
    .D(\init.stored_write_data [24]),
    .Q(data_bus_o[24]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_8 (
    .C(clk),
    .D(\init.stored_write_data [23]),
    .Q(data_bus_o[23]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_bus_o_SB_DFFR_Q_9 (
    .C(clk),
    .D(\init.stored_write_data [22]),
    .Q(data_bus_o[22]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[31]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_1 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[30]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_10 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[21]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_11 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[20]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_12 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[19]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_13 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[18]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_14 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[17]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_15 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[16]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_16 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[15]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_17 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[14]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_18 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[13]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_19 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[12]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_2 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[29]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_20 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[11]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_21 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[10]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_22 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[9]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_23 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[8]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_24 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_25 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_26 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_27 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_28 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_29 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_3 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[28]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_30 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_31 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_4 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[27]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_5 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[26]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_6 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[25]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_7 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[24]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_8 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[23]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_cpu_o_SB_DFFR_Q_9 (
    .C(clk),
    .D(1'h0),
    .Q(data_cpu_o[22]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_read_SB_DFFR_Q (
    .C(clk),
    .D(1'h0),
    .Q(data_read),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:88.5-102.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR data_write_SB_DFFR_Q (
    .C(clk),
    .D(\init.next_write ),
    .Q(data_write),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) funct3_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(funct3[2]),
    .I2(funct3[1]),
    .I3(funct3[0]),
    .O(funct3_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) funct3_SB_LUT4_I1_1 (
    .I0(1'h0),
    .I1(funct3[2]),
    .I2(funct3[1]),
    .I3(funct3[0]),
    .O(funct3_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0400)
  ) funct7_SB_LUT4_I0 (
    .I0(funct7[6]),
    .I1(funct7[5]),
    .I2(funct7[4]),
    .I3(funct7_SB_LUT4_I0_1_O[3]),
    .O(funct7_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) funct7_SB_LUT4_I0_1 (
    .I0(funct7[3]),
    .I1(funct7[2]),
    .I2(funct7[1]),
    .I3(funct7[0]),
    .O(funct7_SB_LUT4_I0_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I2(reg1[19]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_I3),
    .O(funct7_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[19]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I3),
    .O(funct7_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[19]),
    .I2(reg2[19]),
    .I3(ALU_source),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3),
    .CO(funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I3),
    .I0(reg1[18]),
    .I1(write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(funct3[2]),
    .I2(funct3[0]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]),
    .O(funct7_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(funct3[2]),
    .I2(funct3[0]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2]),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[1]),
    .I2(reg1[31]),
    .I3(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[31]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[31]),
    .I2(reg2[31]),
    .I3(ALU_source),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(opcode[5]),
    .I1(opcode[4]),
    .I2(opcode[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0e00)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(opcode[5]),
    .I1(opcode[4]),
    .I2(opcode[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(opcode[5]),
    .I1(opcode[4]),
    .I2(opcode[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(opcode[6]),
    .I1(opcode[3]),
    .I2(opcode[1]),
    .I3(opcode[0]),
    .O(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY funct7_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3),
    .CO(funct7_SB_LUT4_I0_O_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_18_I1[1]),
    .I1(reg1[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) immediate_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(immediate[0]),
    .I2(reg2[0]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) immediate_SB_LUT4_I1_1 (
    .I0(1'h0),
    .I1(immediate[1]),
    .I2(reg2[1]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) immediate_SB_LUT4_I1_2 (
    .I0(1'h0),
    .I1(immediate[2]),
    .I2(reg2[2]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_2_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) immediate_SB_LUT4_I1_3 (
    .I0(1'h0),
    .I1(immediate[25]),
    .I2(reg2[25]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0333)
  ) \init.next_write_SB_LUT4_O  (
    .I0(1'h0),
    .I1(data_good),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.next_write )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \init.next_write_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(write_address_SB_LUT4_I0_O[0]),
    .I1(write_address_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_I0_O[2]),
    .I3(write_address_SB_LUT4_I0_O[3]),
    .O(\init.next_write_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \init.next_write_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(write_address_SB_LUT4_I0_7_O[0]),
    .I1(write_address_SB_LUT4_I0_7_O[1]),
    .I2(write_address_SB_LUT4_I0_7_O[2]),
    .I3(write_address_SB_LUT4_I0_7_O[3]),
    .O(\init.next_write_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[9]),
    .O(\init.stored_data_adr [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[8]),
    .O(\init.stored_data_adr [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[29]),
    .O(\init.stored_data_adr [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[28]),
    .O(\init.stored_data_adr [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[27]),
    .O(\init.stored_data_adr [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[26]),
    .O(\init.stored_data_adr [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[25]),
    .O(\init.stored_data_adr [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[24]),
    .O(\init.stored_data_adr [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[23]),
    .O(\init.stored_data_adr [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[22]),
    .O(\init.stored_data_adr [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[21]),
    .O(\init.stored_data_adr [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[20]),
    .O(\init.stored_data_adr [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[7]),
    .O(\init.stored_data_adr [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[1]),
    .O(\init.stored_data_adr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[19]),
    .O(\init.stored_data_adr [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[18]),
    .O(\init.stored_data_adr [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[17]),
    .O(\init.stored_data_adr [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[16]),
    .O(\init.stored_data_adr [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[15]),
    .O(\init.stored_data_adr [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[14]),
    .O(\init.stored_data_adr [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[13]),
    .O(\init.stored_data_adr [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[12]),
    .O(\init.stored_data_adr [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[11]),
    .O(\init.stored_data_adr [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[6]),
    .O(\init.stored_data_adr [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[10]),
    .O(\init.stored_data_adr [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[0]),
    .O(\init.stored_data_adr [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[5]),
    .O(\init.stored_data_adr [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[4]),
    .O(\init.stored_data_adr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[3]),
    .O(\init.stored_data_adr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[31]),
    .O(\init.stored_data_adr [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[30]),
    .O(\init.stored_data_adr [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \init.stored_data_adr_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(data_good),
    .I3(write_address[2]),
    .O(\init.stored_data_adr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O  (
    .I0(data_good),
    .I1(result[9]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_1  (
    .I0(data_good),
    .I1(result[8]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_10  (
    .I0(data_good),
    .I1(result[29]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_11  (
    .I0(data_good),
    .I1(result[28]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_12  (
    .I0(data_good),
    .I1(result[27]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_13  (
    .I0(data_good),
    .I1(result[26]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_14  (
    .I0(data_good),
    .I1(result[25]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_15  (
    .I0(data_good),
    .I1(result[24]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_16  (
    .I0(data_good),
    .I1(result[23]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_17  (
    .I0(data_good),
    .I1(result[22]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1050)
  ) \init.stored_write_data_SB_LUT4_O_18  (
    .I0(data_good),
    .I1(\init.next_write_SB_LUT4_O_I2 [2]),
    .I2(result[21]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_19  (
    .I0(data_good),
    .I1(result[20]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_2  (
    .I0(data_good),
    .I1(result[7]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_20  (
    .I0(data_good),
    .I1(result[1]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_21  (
    .I0(data_good),
    .I1(result[19]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_22  (
    .I0(data_good),
    .I1(result[18]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_23  (
    .I0(data_good),
    .I1(result[17]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_24  (
    .I0(data_good),
    .I1(result[16]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_25  (
    .I0(data_good),
    .I1(result[15]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_26  (
    .I0(data_good),
    .I1(result[14]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_27  (
    .I0(data_good),
    .I1(result[13]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_28  (
    .I0(data_good),
    .I1(result[12]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_29  (
    .I0(data_good),
    .I1(result[11]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_3  (
    .I0(data_good),
    .I1(result[6]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_30  (
    .I0(data_good),
    .I1(result[10]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_31  (
    .I0(data_good),
    .I1(result[0]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_4  (
    .I0(data_good),
    .I1(result[5]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_5  (
    .I0(data_good),
    .I1(result[4]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_6  (
    .I0(data_good),
    .I1(result[3]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_7  (
    .I0(data_good),
    .I1(result[31]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1050)
  ) \init.stored_write_data_SB_LUT4_O_8  (
    .I0(data_good),
    .I1(\init.next_write_SB_LUT4_O_I2 [2]),
    .I2(result[30]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) \init.stored_write_data_SB_LUT4_O_9  (
    .I0(data_good),
    .I1(result[2]),
    .I2(\init.next_write_SB_LUT4_O_I2 [2]),
    .I3(\init.next_write_SB_LUT4_O_I2 [3]),
    .O(\init.stored_write_data [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O (
    .I0(result_SB_LUT4_O_I0[1]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I3(result_SB_LUT4_O_I3[3]),
    .O(result[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_1_I0[3]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I3(result_SB_LUT4_O_1_I3[3]),
    .O(result[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) result_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_13_I1[3]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I3(result_SB_LUT4_O_10_I3[2]),
    .O(result[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc0c)
  ) result_SB_LUT4_O_10_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_10_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_10_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_10_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) result_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_10_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_17_I2[2]),
    .I3(write_address_SB_LUT4_O_17_I2[3]),
    .O(result_SB_LUT4_O_10_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) result_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_15_I0[3]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I3(result_SB_LUT4_O_11_I3[2]),
    .O(result[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8aa)
  ) result_SB_LUT4_O_11_I3_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_11_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) result_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_12_I1[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I3(result_SB_LUT4_O_12_I3[2]),
    .O(result[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) result_SB_LUT4_O_12_I1_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[12]),
    .I3(result_SB_LUT4_O_12_I1[1]),
    .O(result_SB_LUT4_O_12_I1_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) result_SB_LUT4_O_12_I1_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(reg1[6]),
    .I1(result_SB_LUT4_O_5_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_5_I0_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_5_I0_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_12_I1_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_12_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[12]),
    .I2(reg2[12]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_12_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc0c)
  ) result_SB_LUT4_O_12_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_12_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_12_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_12_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) result_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_12_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_15_I2[2]),
    .I3(write_address_SB_LUT4_O_15_I2[3]),
    .O(result_SB_LUT4_O_12_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) result_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_13_I1[2]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I3(result_SB_LUT4_O_13_I3[2]),
    .O(result[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_13_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[10]),
    .I2(reg2[10]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_13_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_13_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate[13]),
    .I2(reg2[13]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_13_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa8a)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1[3]),
    .O(result_SB_LUT4_O_13_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_14_I2[2]),
    .I3(write_address_SB_LUT4_O_14_I2[3]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) result_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_14_I1[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I3(result_SB_LUT4_O_14_I3[2]),
    .O(result[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) result_SB_LUT4_O_14_I1_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[14]),
    .I3(result_SB_LUT4_O_14_I1[1]),
    .O(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_14_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[14]),
    .I2(reg2[14]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_14_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc0c)
  ) result_SB_LUT4_O_14_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_14_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_14_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_14_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) result_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_14_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_13_I2[2]),
    .I3(write_address_SB_LUT4_O_13_I2[3]),
    .O(result_SB_LUT4_O_14_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O_15 (
    .I0(result_SB_LUT4_O_15_I0[2]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I3(result_SB_LUT4_O_15_I3[3]),
    .O(result[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_15_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[11]),
    .I2(reg2[11]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_15_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_15_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate[15]),
    .I2(reg2[15]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_15_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) result_SB_LUT4_O_15_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_15_I3_SB_LUT4_O_I0[0]),
    .I1(result_SB_LUT4_O_15_I3_SB_LUT4_O_I0[1]),
    .I2(result_SB_LUT4_O_15_I3_SB_LUT4_O_I0[2]),
    .I3(result_SB_LUT4_O_15_I3_SB_LUT4_O_I0[3]),
    .O(result_SB_LUT4_O_15_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_15_I3_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_15_I3_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_15_I3_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_15_I3_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_15_I3_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_12_I2[2]),
    .I3(write_address_SB_LUT4_O_12_I2[3]),
    .O(result_SB_LUT4_O_15_I3_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) result_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_16_I1[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I3(result_SB_LUT4_O_16_I3[2]),
    .O(result[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) result_SB_LUT4_O_16_I1_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[16]),
    .I3(result_SB_LUT4_O_16_I1[1]),
    .O(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_16_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[16]),
    .I2(reg2[16]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_16_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc0c)
  ) result_SB_LUT4_O_16_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_16_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_11_I2[2]),
    .I3(write_address_SB_LUT4_O_11_I2[3]),
    .O(result_SB_LUT4_O_16_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) result_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_17_I1[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I3(result_SB_LUT4_O_17_I3[2]),
    .O(result[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) result_SB_LUT4_O_17_I1_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[17]),
    .I3(result_SB_LUT4_O_17_I1[1]),
    .O(result_SB_LUT4_O_17_I1_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_17_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[17]),
    .I2(reg2[17]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_17_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc0c)
  ) result_SB_LUT4_O_17_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_17_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_10_I2[2]),
    .I3(write_address_SB_LUT4_O_10_I2[3]),
    .O(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) result_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I1[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I3(result_SB_LUT4_O_18_I3[2]),
    .O(result[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[18]),
    .I3(result_SB_LUT4_O_18_I1[1]),
    .O(result_SB_LUT4_O_17_I1_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_18_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[18]),
    .I2(reg2[18]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_18_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc0c)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_18_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_8_I2[2]),
    .I3(write_address_SB_LUT4_O_8_I2[3]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heece)
  ) result_SB_LUT4_O_19 (
    .I0(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(result[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) result_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_2_I0[3]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I3(result_SB_LUT4_O_2_I3[3]),
    .O(result[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8aaa)
  ) result_SB_LUT4_O_20 (
    .I0(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]),
    .O(result[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) result_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_21_I2[1]),
    .I3(result_SB_LUT4_O_21_I2[2]),
    .O(result[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_21_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_21_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1[1]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[24]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb700)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[24]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[24]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg2[8]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00d0)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8421)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(reg1[19]),
    .I1(reg1[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_1_I0[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_17_I1_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_17_I1_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_17_I1_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_17_I1_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[20]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[8]),
    .I3(result_SB_LUT4_O_8_I1[1]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1[8]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_8_I1[1]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_2_I0[3]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[0]),
    .I2(result_SB_LUT4_O_1_I0[3]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I3[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[2]),
    .I2(reg1[1]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0051)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) result_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_22_I2[1]),
    .I3(result_SB_LUT4_O_22_I2[2]),
    .O(result[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_22_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_22_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0008)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(reg1[23]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h51f3)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(reg2[23]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_17_I1_SB_LUT4_I3_O[1]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_16_I2[2]),
    .I3(write_address_SB_LUT4_O_16_I2[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(funct3[2]),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(result_SB_LUT4_O_7_I0[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg2[31]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_17_I1_SB_LUT4_I3_O[0]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[11]),
    .I2(reg1[10]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[9]),
    .I2(reg1[8]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[15]),
    .I2(reg1[14]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[13]),
    .I2(reg1[12]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8adf)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(result_SB_LUT4_O_2_I0[3]),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_1_I0[3]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0020)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(funct3[2]),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(result_SB_LUT4_O_7_I0[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[31]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfb00)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_15_I3_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[27]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[27]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[27]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[9]),
    .I2(reg2[9]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8421)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(reg1[13]),
    .I1(reg1[10]),
    .I2(result_SB_LUT4_O_13_I1[2]),
    .I3(result_SB_LUT4_O_13_I1[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[27]),
    .I2(reg2[27]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0c)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_23_I2[2]),
    .I3(write_address_SB_LUT4_O_23_I2[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg2[17]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_17_I1_SB_LUT4_I3_O[3]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[17]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_17_I1[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0013)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1 (
    .I0(reg2[9]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_O_I2[3]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c04)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(reg1[9]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8adf)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30c0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[9]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdca8)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(reg1[25]),
    .I1(funct3_SB_LUT4_I1_O[2]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I3(result_SB_LUT4_O_2_I0[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg2[25]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[25]),
    .I2(funct3_SB_LUT4_I1_O[1]),
    .I3(result_SB_LUT4_O_2_I0[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_2_I0[3]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[29]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_12_I1_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[29]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[30]),
    .I2(reg1[29]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_27_I2[2]),
    .I3(write_address_SB_LUT4_O_27_I2[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h040c)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]),
    .I3(result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[13]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb700)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[13]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_13_I1[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[13]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_13_I1[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[5]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_5_I0_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[5]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_5_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(reg2[21]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00d0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I1(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(reg1[21]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_18_I2[2]),
    .I3(write_address_SB_LUT4_O_18_I2[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[21]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[21]),
    .I2(reg2[21]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[28]),
    .I2(reg1[27]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4c08)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[11]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb700)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[11]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_15_I0[3]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[11]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_15_I0[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4c08)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(write_address_SB_LUT4_O_6_I1[1]),
    .I2(write_address_SB_LUT4_O_6_I1[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg2[3]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb700)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(reg1[3]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[3]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[27]),
    .I2(reg1[26]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[25]),
    .I2(reg1[24]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[31]),
    .I2(reg1[30]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[29]),
    .I2(reg1[28]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(funct3[2]),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(result_SB_LUT4_O_7_I0[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[19]),
    .I2(reg1[18]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[17]),
    .I2(reg1[16]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[23]),
    .I2(reg1[22]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[21]),
    .I2(reg1[20]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(funct7_SB_LUT4_I0_O[2]),
    .I3(funct7_SB_LUT4_I0_O[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_2_I0[3]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[19]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb700)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[19]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[19]),
    .I2(reg2[19]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[19]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[26]),
    .I2(reg1[25]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[24]),
    .I2(reg1[23]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[22]),
    .I2(reg1[21]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8aa)
  ) result_SB_LUT4_O_23 (
    .I0(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3]),
    .O(result[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) result_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_24_I2[1]),
    .I3(result_SB_LUT4_O_24_I2[2]),
    .O(result[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(write_address_SB_LUT4_O_4_I1[1]),
    .I2(write_address_SB_LUT4_O_4_I1[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_24_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) result_SB_LUT4_O_24_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[0]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]),
    .O(result_SB_LUT4_O_24_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) result_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_25_I2[1]),
    .I3(result_SB_LUT4_O_25_I2[2]),
    .O(result[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_25_I2_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(write_address_SB_LUT4_O_5_I1[1]),
    .I2(write_address_SB_LUT4_O_5_I1[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_25_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) result_SB_LUT4_O_25_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O[0]),
    .I1(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]),
    .O(result_SB_LUT4_O_25_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) result_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_26_I2[1]),
    .I3(result_SB_LUT4_O_26_I2[2]),
    .O(result[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_26_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0004)
  ) result_SB_LUT4_O_26_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O[0]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O[3]),
    .O(result_SB_LUT4_O_26_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) result_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_27_I2[1]),
    .I3(result_SB_LUT4_O_27_I2[2]),
    .O(result[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_27_I2_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_27_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_27_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_27_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]),
    .I2(result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(write_address_SB_LUT4_O_9_I1[1]),
    .I2(write_address_SB_LUT4_O_9_I1[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg2[2]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb700)
  ) result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(reg1[2]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_2_I0[3]),
    .I3(result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[2]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_2_I0[3]),
    .O(result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) result_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_28_I2[1]),
    .I3(result_SB_LUT4_O_28_I2[2]),
    .O(result[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_28_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1030)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .O(result_SB_LUT4_O_28_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(reg2[1]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_1_I0[3]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[7]),
    .I2(reg1[6]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[5]),
    .I2(reg1[4]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[1]),
    .I2(reg1[0]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[3]),
    .I2(reg1[2]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb700)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(reg1[1]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_1_I0[3]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_20_I0[0]),
    .I1(write_address_SB_LUT4_O_20_I0[1]),
    .I2(funct7_SB_LUT4_I0_O[0]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[1]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_1_I0[3]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) result_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_29_I2[1]),
    .I3(result_SB_LUT4_O_29_I2[2]),
    .O(result[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_29_I2[2]),
    .I3(write_address_SB_LUT4_O_29_I2[3]),
    .O(result_SB_LUT4_O_29_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) result_SB_LUT4_O_29_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O[0]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3]),
    .O(result_SB_LUT4_O_29_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) result_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O_3 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I3(result_SB_LUT4_O_3_I3[3]),
    .O(result[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) result_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(result_SB_LUT4_O_30_I2[1]),
    .I3(result_SB_LUT4_O_30_I2[2]),
    .O(result[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O[0]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O[3]),
    .O(result_SB_LUT4_O_30_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[10]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_30_I2[2]),
    .I3(write_address_SB_LUT4_O_30_I2[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O_SB_LUT4_O_2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb700)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[10]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_13_I1[3]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[10]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_13_I1[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[26]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_2_I0[3]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc4f7)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(reg1[0]),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_I0[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I3[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[26]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[26]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[24]),
    .I2(reg2[24]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8421)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(reg1[7]),
    .I1(reg1[4]),
    .I2(result_SB_LUT4_O_7_I0[2]),
    .I3(result_SB_LUT4_O_7_I0[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[26]),
    .I2(reg2[26]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[13]),
    .I2(reg1[12]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[11]),
    .I2(reg1[10]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[9]),
    .I2(reg1[8]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h13df)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3 (
    .I0(reg1[1]),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_I0[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[3]),
    .I2(reg1[2]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[7]),
    .I2(reg1[6]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[5]),
    .I2(reg1[4]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd080)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(write_address_SB_LUT4_O_3_I1[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I3(write_address_SB_LUT4_O_3_I1[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c04)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[6]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0c)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb700)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[6]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_5_I0_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[6]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_5_I0_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[15]),
    .I2(reg1[14]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[21]),
    .I2(reg1[20]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[19]),
    .I2(reg1[18]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[17]),
    .I2(reg1[16]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_26_I2[2]),
    .I3(write_address_SB_LUT4_O_26_I2[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1030)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]),
    .I3(result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg2[14]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O[3]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[14]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_14_I1[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8adf)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(reg2[22]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[22]),
    .I2(funct3_SB_LUT4_I1_O[1]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdca8)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(reg1[22]),
    .I1(funct3_SB_LUT4_I1_O[2]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_22_I2[2]),
    .I3(write_address_SB_LUT4_O_22_I2[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[18]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_17_I1_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[18]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_18_I1[1]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]),
    .O(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) result_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I3(result_SB_LUT4_O_31_I3[1]),
    .O(result[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O (
    .I0(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_31_I3_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I1[3]),
    .O(result_SB_LUT4_O_31_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(reg2[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc80)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0c0)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(write_address_SB_LUT4_O_31_I2[0]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0f0)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(reg1[0]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(reg2[16]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00d0)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I1(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O[2]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(reg1[16]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_16_I1[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_24_I2[2]),
    .I3(write_address_SB_LUT4_O_24_I2[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[30]),
    .I2(reg1[29]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[28]),
    .I2(reg1[27]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[26]),
    .I2(reg1[25]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[24]),
    .I2(reg1[23]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[22]),
    .I2(reg1[21]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[20]),
    .I2(reg1[19]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[18]),
    .I2(reg1[17]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[16]),
    .I2(reg1[15]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0c)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_2_I0[3]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(result_SB_LUT4_O_1_I0[3]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[30]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_12_I1_SB_LUT4_I3_O[0]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[30]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[31]),
    .I2(reg1[30]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(reg2[12]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_12_I1_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_28_I2[2]),
    .I3(write_address_SB_LUT4_O_28_I2[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[12]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_12_I1[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[28]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[28]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[6]),
    .I2(reg1[5]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[4]),
    .I2(reg1[3]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[14]),
    .I2(reg1[13]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[12]),
    .I2(reg1[11]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[10]),
    .I2(reg1[9]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[8]),
    .I2(reg1[7]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[4]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb700)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[4]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_7_I0[3]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[4]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_7_I0[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(reg2[20]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00d0)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(reg1[20]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_19_I2[2]),
    .I3(write_address_SB_LUT4_O_19_I2[3]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[20]),
    .I2(reg2[20]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[29]),
    .I2(reg1[28]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[27]),
    .I2(reg1[26]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[25]),
    .I2(reg1[24]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[23]),
    .I2(reg1[22]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2[3]),
    .O(result_SB_LUT4_O_3_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .I3(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[3]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[14]),
    .I2(reg1[13]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[12]),
    .I2(reg1[11]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[10]),
    .I2(reg1[9]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[8]),
    .I2(reg1[7]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[6]),
    .I2(reg1[5]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[2]),
    .I2(reg1[1]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[4]),
    .I2(reg1[3]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg2[7]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_2_I2[2]),
    .I3(write_address_SB_LUT4_O_2_I2[3]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb700)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[7]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_7_I0[2]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[7]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_7_I0[2]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[2]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_2 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_28_I2_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[16]),
    .I2(reg1[15]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .I3(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(reg1[20]),
    .I2(reg1[19]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[18]),
    .I2(reg1[17]),
    .I3(result_SB_LUT4_O_I0[1]),
    .O(result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) result_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_7_I0[3]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I3(result_SB_LUT4_O_4_I3[2]),
    .O(result[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8aa)
  ) result_SB_LUT4_O_4_I3_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_4_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O_5 (
    .I0(result_SB_LUT4_O_5_I0[1]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I3(result_SB_LUT4_O_5_I3[3]),
    .O(result[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) result_SB_LUT4_O_5_I0_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(reg1[5]),
    .I3(result_SB_LUT4_O_5_I0[1]),
    .O(result_SB_LUT4_O_5_I0_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_5_I0_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[6]),
    .I2(reg2[6]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_5_I0_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8421)
  ) result_SB_LUT4_O_5_I0_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(reg1[15]),
    .I1(reg1[11]),
    .I2(result_SB_LUT4_O_15_I0[2]),
    .I3(result_SB_LUT4_O_15_I0[3]),
    .O(result_SB_LUT4_O_5_I0_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_5_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[5]),
    .I2(reg2[5]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_5_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) result_SB_LUT4_O_5_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]),
    .O(result_SB_LUT4_O_5_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O_6 (
    .I0(result_SB_LUT4_O_5_I0_SB_LUT4_I3_O[1]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I3(result_SB_LUT4_O_6_I3[3]),
    .O(result[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) result_SB_LUT4_O_6_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_6_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f8)
  ) result_SB_LUT4_O_7 (
    .I0(result_SB_LUT4_O_7_I0[2]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I3(result_SB_LUT4_O_7_I3[3]),
    .O(result[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_7_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[4]),
    .I2(reg2[4]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_7_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_7_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immediate[7]),
    .I2(reg2[7]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_7_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) result_SB_LUT4_O_7_I3_SB_LUT4_O (
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_7_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) result_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_8_I1[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I3(result_SB_LUT4_O_8_I3[2]),
    .O(result[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) result_SB_LUT4_O_8_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[8]),
    .I2(reg2[8]),
    .I3(ALU_source),
    .O(result_SB_LUT4_O_8_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8aa)
  ) result_SB_LUT4_O_8_I3_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_8_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) result_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I3(result_SB_LUT4_O_9_I3[2]),
    .O(result[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8aa)
  ) result_SB_LUT4_O_9_I3_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[3]),
    .O(result_SB_LUT4_O_9_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) result_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(reg1[0]),
    .O(result_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) result_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0]),
    .I2(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I3(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(result_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) write_address_SB_LUT4_I0 (
    .I0(write_address[2]),
    .I1(write_address[1]),
    .I2(write_address[9]),
    .I3(write_address[15]),
    .O(write_address_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) write_address_SB_LUT4_I0_1 (
    .I0(write_address[17]),
    .I1(write_address[19]),
    .I2(write_address[21]),
    .I3(write_address[23]),
    .O(write_address_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) write_address_SB_LUT4_I0_2 (
    .I0(write_address[11]),
    .I1(write_address[13]),
    .I2(write_address[22]),
    .I3(write_address[26]),
    .O(write_address_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) write_address_SB_LUT4_I0_3 (
    .I0(write_address[5]),
    .I1(write_address[27]),
    .I2(write_address[28]),
    .I3(write_address[29]),
    .O(write_address_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) write_address_SB_LUT4_I0_4 (
    .I0(write_address[4]),
    .I1(write_address[6]),
    .I2(write_address[10]),
    .I3(write_address[12]),
    .O(write_address_SB_LUT4_I0_7_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) write_address_SB_LUT4_I0_5 (
    .I0(write_address[7]),
    .I1(write_address[16]),
    .I2(write_address[18]),
    .I3(write_address[20]),
    .O(write_address_SB_LUT4_I0_7_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) write_address_SB_LUT4_I0_6 (
    .I0(write_address[3]),
    .I1(write_address[0]),
    .I2(write_address[24]),
    .I3(write_address[30]),
    .O(write_address_SB_LUT4_I0_7_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) write_address_SB_LUT4_I0_7 (
    .I0(write_address[8]),
    .I1(write_address[14]),
    .I2(write_address[25]),
    .I3(write_address[31]),
    .O(write_address_SB_LUT4_I0_7_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_I2[2]),
    .I3(write_address_SB_LUT4_O_I2[3]),
    .O(write_address[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_1 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_1_I2[3]),
    .O(write_address[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_10 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_10_I2[2]),
    .I3(write_address_SB_LUT4_O_10_I2[3]),
    .O(write_address[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I2(reg1[29]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_10_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[29]),
    .I2(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_10_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[29]),
    .I2(reg2[29]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3),
    .I0(reg1[28]),
    .I1(write_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_11_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(reg1[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_11 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_11_I2[2]),
    .I3(write_address_SB_LUT4_O_11_I2[3]),
    .O(write_address[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_11_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I2(reg1[28]),
    .I3(write_address_SB_LUT4_O_11_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_11_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_11_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[28]),
    .I2(write_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_11_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[28]),
    .I2(reg2[28]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3),
    .I0(reg1[27]),
    .I1(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_11_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I1(reg1[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_12 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_12_I2[2]),
    .I3(write_address_SB_LUT4_O_12_I2[3]),
    .O(write_address[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_12_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I2(reg1[27]),
    .I3(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_12_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[27]),
    .I2(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_12_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[27]),
    .I2(reg2[27]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3),
    .I0(reg1[26]),
    .I1(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_12_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I1(reg1[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_13 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_13_I2[2]),
    .I3(write_address_SB_LUT4_O_13_I2[3]),
    .O(write_address[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_13_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I2(reg1[26]),
    .I3(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_13_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[26]),
    .I2(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_13_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[26]),
    .I2(reg2[26]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3),
    .I0(reg1[25]),
    .I1(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_13_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_2_I0[2]),
    .I1(reg1[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_14 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_14_I2[2]),
    .I3(write_address_SB_LUT4_O_14_I2[3]),
    .O(write_address[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_14_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[2]),
    .I2(reg1[25]),
    .I3(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_14_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[25]),
    .I2(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_14_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[25]),
    .I2(reg2[25]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3),
    .I0(reg1[24]),
    .I1(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_14_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I1(reg1[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_15 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_15_I2[2]),
    .I3(write_address_SB_LUT4_O_15_I2[3]),
    .O(write_address[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(reg1[24]),
    .I3(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_15_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[24]),
    .I2(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_15_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[24]),
    .I2(reg2[24]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3),
    .I0(reg1[23]),
    .I1(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_15_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_15_I2_SB_LUT4_O_I3),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(reg1[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_16 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_16_I2[2]),
    .I3(write_address_SB_LUT4_O_16_I2[3]),
    .O(write_address[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_16_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I2(reg1[23]),
    .I3(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_16_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[23]),
    .I2(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_16_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[23]),
    .I2(reg2[23]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I3),
    .I0(reg1[22]),
    .I1(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_16_I2_SB_LUT4_O_I3),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(reg1[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_17 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_17_I2[2]),
    .I3(write_address_SB_LUT4_O_17_I2[3]),
    .O(write_address[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_17_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I2(reg1[22]),
    .I3(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_17_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[22]),
    .I2(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_17_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[22]),
    .I2(reg2[22]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3),
    .I0(reg1[21]),
    .I1(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_17_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I1(reg1[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_18 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_18_I2[2]),
    .I3(write_address_SB_LUT4_O_18_I2[3]),
    .O(write_address[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_18_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I2(reg1[21]),
    .I3(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_18_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[21]),
    .I2(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_18_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[21]),
    .I2(reg2[21]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I3),
    .I0(reg1[20]),
    .I1(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_18_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I1(reg1[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_19 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_19_I2[2]),
    .I3(write_address_SB_LUT4_O_19_I2[3]),
    .O(write_address[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_19_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I2(reg1[20]),
    .I3(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_19_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[20]),
    .I2(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_19_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[20]),
    .I2(reg2[20]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I3),
    .I0(reg1[19]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(funct7_SB_LUT4_I0_O_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_19_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I1(reg1[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_8_I1[1]),
    .I2(reg1[8]),
    .I3(write_address_SB_LUT4_O_1_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[8]),
    .I2(write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[8]),
    .I2(reg2[8]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3),
    .I0(reg1[7]),
    .I1(write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_2_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_1_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_7_I0[2]),
    .I1(reg1[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_2_I2[2]),
    .I3(write_address_SB_LUT4_O_2_I2[3]),
    .O(write_address[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) write_address_SB_LUT4_O_20 (
    .I0(write_address_SB_LUT4_O_20_I0[0]),
    .I1(write_address_SB_LUT4_O_20_I0[1]),
    .I2(funct7_SB_LUT4_I0_O[0]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(write_address[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_1_I0[3]),
    .I2(reg1[1]),
    .I3(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_20_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[1]),
    .I2(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_20_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[1]),
    .I2(reg2[1]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(1'h1),
    .CO(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3),
    .I0(reg1[0]),
    .I1(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[0]),
    .I2(reg2[0]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_I1)
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(1'h0),
    .CO(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_I0[1]),
    .I1(reg1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_21 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(funct7_SB_LUT4_I0_O[2]),
    .I3(funct7_SB_LUT4_I0_O[3]),
    .O(write_address[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_22 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_22_I2[2]),
    .I3(write_address_SB_LUT4_O_22_I2[3]),
    .O(write_address[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_22_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_18_I1[1]),
    .I2(reg1[18]),
    .I3(write_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_22_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[18]),
    .I2(write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_22_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[18]),
    .I2(reg2[18]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3),
    .I0(reg1[17]),
    .I1(write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_23_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_22_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_17_I1[1]),
    .I1(reg1[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_23 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_23_I2[2]),
    .I3(write_address_SB_LUT4_O_23_I2[3]),
    .O(write_address[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_23_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_17_I1[1]),
    .I2(reg1[17]),
    .I3(write_address_SB_LUT4_O_23_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_23_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[17]),
    .I2(write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_23_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[17]),
    .I2(reg2[17]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I3),
    .I0(reg1[16]),
    .I1(write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_24_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_23_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_16_I1[1]),
    .I1(reg1[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_24 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_24_I2[2]),
    .I3(write_address_SB_LUT4_O_24_I2[3]),
    .O(write_address[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_24_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_16_I1[1]),
    .I2(reg1[16]),
    .I3(write_address_SB_LUT4_O_24_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_24_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[16]),
    .I2(write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_24_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[16]),
    .I2(reg2[16]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3),
    .I0(reg1[15]),
    .I1(write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_25_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_24_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_15_I0[2]),
    .I1(reg1[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_25 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_25_I2[2]),
    .I3(write_address_SB_LUT4_O_25_I2[3]),
    .O(write_address[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_25_I2_SB_LUT4_I2 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(write_address_SB_LUT4_O_25_I2[2]),
    .I3(write_address_SB_LUT4_O_25_I2[3]),
    .O(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(reg2[15]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O[2]),
    .I3(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O[3]),
    .O(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(funct3[2]),
    .I1(funct3[1]),
    .I2(funct3[0]),
    .I3(result_SB_LUT4_O_7_I0[3]),
    .O(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb700)
  ) write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(reg1[15]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0]),
    .I2(result_SB_LUT4_O_15_I0[2]),
    .I3(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3]),
    .O(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h075f)
  ) write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(reg1[15]),
    .I1(funct3_SB_LUT4_I1_O[1]),
    .I2(funct3_SB_LUT4_I1_O[2]),
    .I3(result_SB_LUT4_O_15_I0[2]),
    .O(write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_25_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_15_I0[2]),
    .I2(reg1[15]),
    .I3(write_address_SB_LUT4_O_25_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_25_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[15]),
    .I2(write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_25_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[15]),
    .I2(reg2[15]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3),
    .I0(reg1[14]),
    .I1(write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_26_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_25_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_14_I1[1]),
    .I1(reg1[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_26 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_26_I2[2]),
    .I3(write_address_SB_LUT4_O_26_I2[3]),
    .O(write_address[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_26_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_14_I1[1]),
    .I2(reg1[14]),
    .I3(write_address_SB_LUT4_O_26_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_26_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[14]),
    .I2(write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_26_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[14]),
    .I2(reg2[14]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3),
    .I0(reg1[13]),
    .I1(write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_27_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_26_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_13_I1[2]),
    .I1(reg1[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_27 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_27_I2[2]),
    .I3(write_address_SB_LUT4_O_27_I2[3]),
    .O(write_address[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_27_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_13_I1[2]),
    .I2(reg1[13]),
    .I3(write_address_SB_LUT4_O_27_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_27_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[13]),
    .I2(write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_27_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[13]),
    .I2(reg2[13]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3),
    .I0(reg1[12]),
    .I1(write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_27_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_28_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_27_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_12_I1[1]),
    .I1(reg1[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_28 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_28_I2[2]),
    .I3(write_address_SB_LUT4_O_28_I2[3]),
    .O(write_address[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_28_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_12_I1[1]),
    .I2(reg1[12]),
    .I3(write_address_SB_LUT4_O_28_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_28_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[12]),
    .I2(write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_28_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[12]),
    .I2(reg2[12]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I3),
    .I0(reg1[11]),
    .I1(write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_28_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_29_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_28_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_15_I0[3]),
    .I1(reg1[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_29 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_29_I2[2]),
    .I3(write_address_SB_LUT4_O_29_I2[3]),
    .O(write_address[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_29_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_15_I0[3]),
    .I2(reg1[11]),
    .I3(write_address_SB_LUT4_O_29_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_29_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[11]),
    .I2(write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_29_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[11]),
    .I2(reg2[11]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3),
    .I0(reg1[10]),
    .I1(write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_29_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_30_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_29_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_13_I1[3]),
    .I1(reg1[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_7_I0[2]),
    .I2(reg1[7]),
    .I3(write_address_SB_LUT4_O_2_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_2_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[7]),
    .I2(write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[7]),
    .I2(reg2[7]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3),
    .I0(reg1[6]),
    .I1(write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_3_I1_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_2_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_5_I0_SB_LUT4_I3_O[1]),
    .I1(reg1[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd080)
  ) write_address_SB_LUT4_O_3 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(write_address_SB_LUT4_O_3_I1[1]),
    .I2(funct7_SB_LUT4_I0_O[1]),
    .I3(write_address_SB_LUT4_O_3_I1[3]),
    .O(write_address[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_30 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_30_I2[2]),
    .I3(write_address_SB_LUT4_O_30_I2[3]),
    .O(write_address[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_30_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_13_I1[3]),
    .I2(reg1[10]),
    .I3(write_address_SB_LUT4_O_30_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_30_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[10]),
    .I2(write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_30_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[10]),
    .I2(reg2[10]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3),
    .I0(reg1[9]),
    .I1(write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_30_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I1(reg1[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) write_address_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(write_address_SB_LUT4_O_31_I2[0]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(write_address[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:177.29-177.39|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_31_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_I0[1]),
    .I2(result_SB_LUT4_O_I0[2]),
    .I3(1'h1),
    .O(write_address_SB_LUT4_O_31_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) write_address_SB_LUT4_O_31_I2_SB_LUT4_O_1 (
    .I0(result_SB_LUT4_O_12_I1_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_12_I1_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_12_I1_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_12_I1_SB_LUT4_I3_O[3]),
    .O(write_address_SB_LUT4_O_31_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) write_address_SB_LUT4_O_31_I2_SB_LUT4_O_2 (
    .I0(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]),
    .I1(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]),
    .I2(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[2]),
    .I3(result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]),
    .O(write_address_SB_LUT4_O_31_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) write_address_SB_LUT4_O_31_I2_SB_LUT4_O_3 (
    .I0(write_address_SB_LUT4_O_31_I2_SB_LUT4_O_3_I0[0]),
    .I1(write_address_SB_LUT4_O_31_I2_SB_LUT4_O_3_I0[1]),
    .I2(write_address_SB_LUT4_O_31_I2_SB_LUT4_O_3_I0[2]),
    .I3(write_address_SB_LUT4_O_31_I2_SB_LUT4_O_3_I0[3]),
    .O(write_address_SB_LUT4_O_31_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) write_address_SB_LUT4_O_31_I2_SB_LUT4_O_3_I0_SB_LUT4_O (
    .I0(reg1[3]),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[2]),
    .I3(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[3]),
    .O(write_address_SB_LUT4_O_31_I2_SB_LUT4_O_3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) write_address_SB_LUT4_O_31_I2_SB_LUT4_O_3_I0_SB_LUT4_O_1 (
    .I0(reg1[24]),
    .I1(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(write_address_SB_LUT4_O_31_I2_SB_LUT4_O_3_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) write_address_SB_LUT4_O_31_I2_SB_LUT4_O_3_I0_SB_LUT4_O_2 (
    .I0(reg1[9]),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(write_address_SB_LUT4_O_31_I2_SB_LUT4_O_3_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) write_address_SB_LUT4_O_31_I2_SB_LUT4_O_3_I0_SB_LUT4_O_3 (
    .I0(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O[0]),
    .I1(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O[1]),
    .I2(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O[2]),
    .I3(result_SB_LUT4_O_14_I1_SB_LUT4_I3_O[3]),
    .O(write_address_SB_LUT4_O_31_I2_SB_LUT4_O_3_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_3_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_5_I0_SB_LUT4_I3_O[1]),
    .I2(reg1[6]),
    .I3(write_address_SB_LUT4_O_3_I1_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_3_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[6]),
    .I2(write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_3_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[6]),
    .I2(reg2[6]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3),
    .I0(reg1[5]),
    .I1(write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_4_I1_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_3_I1_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_5_I0[1]),
    .I1(reg1[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O_4 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(write_address_SB_LUT4_O_4_I1[1]),
    .I2(write_address_SB_LUT4_O_4_I1[2]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(write_address[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_4_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_5_I0[1]),
    .I2(reg1[5]),
    .I3(write_address_SB_LUT4_O_4_I1_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_4_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[5]),
    .I2(write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_4_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[5]),
    .I2(reg2[5]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3),
    .I0(reg1[4]),
    .I1(write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_4_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_5_I1_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_4_I1_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_7_I0[3]),
    .I1(reg1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O_5 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(write_address_SB_LUT4_O_5_I1[1]),
    .I2(write_address_SB_LUT4_O_5_I1[2]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(write_address[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_5_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_7_I0[3]),
    .I2(reg1[4]),
    .I3(write_address_SB_LUT4_O_5_I1_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_5_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[4]),
    .I2(write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_5_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[4]),
    .I2(reg2[4]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3),
    .I0(reg1[3]),
    .I1(write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_6_I1_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_5_I1_SB_LUT4_O_I3),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I1(reg1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O_6 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(write_address_SB_LUT4_O_6_I1[1]),
    .I2(write_address_SB_LUT4_O_6_I1[2]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(write_address[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_6_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1]),
    .I2(reg1[3]),
    .I3(write_address_SB_LUT4_O_6_I1_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_6_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[3]),
    .I2(write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_6_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[3]),
    .I2(reg2[3]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3),
    .I0(reg1[2]),
    .I1(write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_9_I1_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_6_I1_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_2_I0[3]),
    .I1(reg1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_7 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(write_address[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc480)
  ) write_address_SB_LUT4_O_8 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(funct7_SB_LUT4_I0_O[1]),
    .I2(write_address_SB_LUT4_O_8_I2[2]),
    .I3(write_address_SB_LUT4_O_8_I2[3]),
    .O(write_address[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_8_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I2(reg1[30]),
    .I3(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_8_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[30]),
    .I2(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_8_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[30]),
    .I2(reg2[30]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3_SB_CARRY_CI (
    .CI(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO),
    .I0(reg1[30]),
    .I1(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3),
    .I0(reg1[29]),
    .I1(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(reg1[30])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_10_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_8_I2_SB_LUT4_O_I3),
    .I0(branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(reg1[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd800)
  ) write_address_SB_LUT4_O_9 (
    .I0(funct7_SB_LUT4_I0_O[0]),
    .I1(write_address_SB_LUT4_O_9_I1[1]),
    .I2(write_address_SB_LUT4_O_9_I1[2]),
    .I3(funct7_SB_LUT4_I0_O[1]),
    .O(write_address[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_9_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_2_I0[3]),
    .I2(reg1[2]),
    .I3(write_address_SB_LUT4_O_9_I1_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_9_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[2]),
    .I2(write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_9_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[2]),
    .I2(reg2[2]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3),
    .I0(reg1[1]),
    .I1(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_9_I1_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_20_I0_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_9_I1_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_1_I0[3]),
    .I1(reg1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(reg1[9]),
    .I3(write_address_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .O(write_address_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) write_address_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(reg1[9]),
    .I2(write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I3),
    .O(write_address_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(immediate[9]),
    .I2(reg2[9]),
    .I3(ALU_source),
    .O(write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:137.38-137.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3),
    .CO(write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I3),
    .I0(reg1[8]),
    .I1(write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2])
  );
  (* src = "dmem_ALU.sv:139.38-139.47|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY write_address_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(write_address_SB_LUT4_O_1_I2_SB_LUT4_O_I3),
    .CO(write_address_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .I0(result_SB_LUT4_O_8_I1[1]),
    .I1(reg1[8])
  );
  assign write_address_SB_LUT4_O_25_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2:0] = { result_SB_LUT4_O_I0[1], result_SB_LUT4_O_1_I0[3], reg1[1] };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = result_SB_LUT4_O_2_I0[3];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1], result_SB_LUT4_O_2_I0[3] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3], result_SB_LUT4_O_2_I0[3] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_O[1:0] = { result_SB_LUT4_O_2_I0[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I3[2:0] = { result_SB_LUT4_O_I0[1], result_SB_LUT4_O_1_I0[3], reg1[0] };
  assign { result_SB_LUT4_O_31_I3_SB_LUT4_O_I1[2], result_SB_LUT4_O_31_I3_SB_LUT4_O_I1[0] } = { result_SB_LUT4_O_31_I3_SB_LUT4_O_I2[1], write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] };
  assign result_SB_LUT4_O_5_I0_SB_LUT4_I3_O[0] = reg1[6];
  assign result_SB_LUT4_O_31_I3[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[2:1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[26] };
  assign write_address_SB_LUT4_O_23_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_15_I0[1:0] = { reg1[11], reg1[15] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[3];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[31] };
  assign write_address_SB_LUT4_O_22_I2[1:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_1_I0[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0], reg1[1] };
  assign result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[1] };
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[1] = result_SB_LUT4_O_17_I1_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_5_I0[0] = reg1[5];
  assign \init.next_write_SB_LUT4_O_I2 [1:0] = { result[29], data_good };
  assign { result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1[3], result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1[0] } = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1], write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] };
  assign { funct3_SB_LUT4_I1_O[3], funct3_SB_LUT4_I1_O[0] } = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[1], reg1[31] };
  assign result_SB_LUT4_O_12_I1[0] = reg1[12];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0] };
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[3];
  assign { write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3, reg1[3], 1'h0 };
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0] = reg1[29];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1], result_SB_LUT4_O_1_I0[3] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0] = result_SB_LUT4_O_2_I0[3];
  assign result_SB_LUT4_O_11_I3[1:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_15_I0[3] };
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0] = reg1[30];
  assign { write_address_SB_LUT4_O_6_I1[3], write_address_SB_LUT4_O_6_I1[0] } = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[20] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0] };
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[3];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0] = result_SB_LUT4_O_2_I0[3];
  assign funct7_SB_LUT4_I0_1_O[2:0] = { funct7[4], funct7[5], funct7[6] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[28] };
  assign { result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[3], result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { funct7_SB_LUT4_I0_O[1], reg2[22] };
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[3];
  assign write_address_SB_LUT4_O_17_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[3];
  assign funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3[1:0] = { funct3[0], funct3[2] };
  assign result_SB_LUT4_O_28_I2_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1];
  assign result_SB_LUT4_O_28_I2[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2:0] = { opcode[2], opcode[4], opcode[5] };
  assign write_address_SB_LUT4_O_15_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[3];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[3];
  assign { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3:2], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_I3, reg1[19], 1'h0 };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[3];
  assign { funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3], funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1:0] } = { funct7_SB_LUT4_I0_O_SB_LUT4_O_1_I3, reg1[19], 1'h0 };
  assign result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_2_I0[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0], reg1[2] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[3];
  assign result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[2] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2:0] = { result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3], result_SB_LUT4_O_2_I0[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_14_I3_SB_LUT4_O_I2[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0] = result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1];
  assign write_address_SB_LUT4_O_27_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3[1:0] = { result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[3];
  assign result_SB_LUT4_O_10_I3_SB_LUT4_O_I2[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[1], result_SB_LUT4_O_2_I0[3] };
  assign write_address_SB_LUT4_O_29_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_10_I3[1:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_13_I1[3] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_18_I3_SB_LUT4_O_I2[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign { write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_I2_SB_LUT4_O_1_I3, reg1[9], 1'h0 };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[0] = result_SB_LUT4_O_2_I0[3];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_1_I0[3];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[3];
  assign result_SB_LUT4_O_27_I2[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign { write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3, reg1[8], 1'h0 };
  assign { write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_30_I2_SB_LUT4_O_1_I3, reg1[10], 1'h0 };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0], reg1[24] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[3];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign write_address_SB_LUT4_O_1_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign { write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_29_I2_SB_LUT4_O_1_I3, reg1[11], 1'h0 };
  assign write_address_SB_LUT4_O_8_I2[1:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign write_address_SB_LUT4_O_26_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign write_address_SB_LUT4_O_16_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign { write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_28_I2_SB_LUT4_O_1_I3, reg1[12], 1'h0 };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2:0] = { branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0], reg1[3] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] = result_SB_LUT4_O_2_I0[3];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[3] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = result_SB_LUT4_O_2_I0[3];
  assign write_address_SB_LUT4_O_14_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1:0] = { result_SB_LUT4_O_14_I1_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0] };
  assign { write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_27_I2_SB_LUT4_O_1_I3, reg1[13], 1'h0 };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[21] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1], result_SB_LUT4_O_2_I0[3] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_1_I0[3];
  assign result_SB_LUT4_O_9_I3[1:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[1] };
  assign { write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_26_I2_SB_LUT4_O_1_I3, reg1[14], 1'h0 };
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3[0] = result_SB_LUT4_O_2_I0[3];
  assign write_address_SB_LUT4_O_13_I2[1:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign write_address_SB_LUT4_O_18_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_26_I2[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[3];
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2:0] = { result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign { write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_25_I2_SB_LUT4_O_1_I3, reg1[15], 1'h0 };
  assign result_SB_LUT4_O_16_I3_SB_LUT4_O_I2[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_16_I3[1:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_16_I1[1] };
  assign result_SB_LUT4_O_8_I3[1:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_8_I1[1] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[3];
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[3];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[0] = result_SB_LUT4_O_1_I0[3];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_17_I1_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[3];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_7_I0[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0], reg1[4] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1];
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[4] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0], reg1[19] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[27] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[19] };
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2:0] = { funct3[0], funct3[1], funct3[2] };
  assign result_SB_LUT4_O_25_I2[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2], result_SB_LUT4_O_1_I0[3] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_2_I0[3];
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[3];
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2], result_SB_LUT4_O_2_I0[3] };
  assign { write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_13_I2_SB_LUT4_O_1_I3, reg1[26], 1'h0 };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2], result_SB_LUT4_O_1_I0[3] };
  assign result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[3];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[2], result_SB_LUT4_O_1_I0[3], result_SB_LUT4_O_2_I0[3] };
  assign { write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_14_I2_SB_LUT4_O_1_I3, reg1[25], 1'h0 };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[3];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_5_I0_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0] };
  assign result_SB_LUT4_O_7_I3[2:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_7_I0[2] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[5] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[0] = result_SB_LUT4_O_2_I0[3];
  assign { write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_15_I2_SB_LUT4_O_1_I3, reg1[24], 1'h0 };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[24] };
  assign result_SB_LUT4_O_24_I2[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0] = result_SB_LUT4_O_2_I0[3];
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[3];
  assign { write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_16_I2_SB_LUT4_O_1_I3, reg1[23], 1'h0 };
  assign result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[3];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[18] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_5_I0_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0], reg1[6] };
  assign { write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_17_I2_SB_LUT4_O_1_I3, reg1[22], 1'h0 };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[6] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign { result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3], result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0] } = { result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[1], write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_12_I1_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[30] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3[2:0] = { result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[3], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_17_I1_SB_LUT4_I3_O[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0] };
  assign { write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_18_I2_SB_LUT4_O_1_I3, reg1[21], 1'h0 };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_O[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[17] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[29] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[3];
  assign { write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_19_I2_SB_LUT4_O_1_I3, reg1[20], 1'h0 };
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3[2:0] = { result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign { write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_5_I1_SB_LUT4_O_1_I3, reg1[4], 1'h0 };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_1_I0[3];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_7_I0[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0], reg1[7] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0] = result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1];
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[7] };
  assign { write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_22_I2_SB_LUT4_O_1_I3, reg1[18], 1'h0 };
  assign result_SB_LUT4_O_5_I3[2:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_5_I0[1] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_12_I1_SB_LUT4_I3_O[0], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0] };
  assign result_SB_LUT4_O_22_I2[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_15_I3[2:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_15_I0[2] };
  assign { write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_23_I2_SB_LUT4_O_1_I3, reg1[17], 1'h0 };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[2], result_SB_LUT4_O_1_I0[3] };
  assign { write_address_SB_LUT4_O_5_I1[3], write_address_SB_LUT4_O_5_I1[0] } = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] = result_SB_LUT4_O_2_I0[3];
  assign { write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_24_I2_SB_LUT4_O_1_I3, reg1[16], 1'h0 };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[3];
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[8] };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2[1:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1[1], write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1] };
  assign result_SB_LUT4_O_14_I3[1:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_14_I1[1] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1];
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[3];
  assign result_SB_LUT4_O_21_I2[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2:0] = { funct3[0], funct3[1], funct3[2] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], result_SB_LUT4_O_2_I0[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[2], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O[0] } = { funct7_SB_LUT4_I0_O[1], reg2[9] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3], result_SB_LUT4_O_2_I0[3] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1:0] = { result_SB_LUT4_O_14_I1_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0] };
  assign result_SB_LUT4_O_1_I0[2:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1], reg1[1], reg1[19] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[16] };
  assign { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0] } = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[3];
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[3];
  assign result_SB_LUT4_O_4_I3[1:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_7_I0[3] };
  assign { write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3, reg1[6], 1'h0 };
  assign result_SB_LUT4_O_13_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0[0] = reg1[31];
  assign funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0] = funct7_SB_LUT4_I0_O[0];
  assign { result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2], result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2], result_SB_LUT4_O_1_I0[3] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[3];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_13_I1[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0], reg1[10] };
  assign { result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2], result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0] } = { result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2], result_SB_LUT4_O_2_I0[3] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[10] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[3];
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3[3], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_17_I1[0] = reg1[17];
  assign result_SB_LUT4_O_30_I2[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign { write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3, reg1[30], 1'h0 };
  assign { write_address_SB_LUT4_O_3_I1[2], write_address_SB_LUT4_O_3_I1[0] } = funct7_SB_LUT4_I0_O[1:0];
  assign write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_15_I0[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0], reg1[15] };
  assign { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0] } = { funct7_SB_LUT4_I0_O[1], reg2[25] };
  assign result_SB_LUT4_O_18_I1[0] = reg1[18];
  assign write_address_SB_LUT4_O_19_I2[1:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1], funct7_SB_LUT4_I0_O[0] };
  assign write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[15] };
  assign write_address_SB_LUT4_O_30_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] = result_SB_LUT4_O_2_I0[3];
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0] = reg1[23];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_15_I0[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0], reg1[11] };
  assign { write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2], write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0] } = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[11] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2], result_SB_LUT4_O_1_I0[3] };
  assign result_SB_LUT4_O_3_I3_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] };
  assign { write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_9_I1_SB_LUT4_O_1_I3, reg1[2], 1'h0 };
  assign result_SB_LUT4_O_3_I3[2:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_29_I2[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1], result_SB_LUT4_O_2_I0[3] };
  assign result_SB_LUT4_O_8_I1[0] = reg1[8];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] = reg1[20];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_14_I1_SB_LUT4_I3_O[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_12_I1_SB_LUT4_I3_O[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[14] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[12] };
  assign write_address_SB_LUT4_O_10_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2:0] = { result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2], write_address_SB_LUT4_O_25_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign write_address_SB_LUT4_O_28_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign { result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3], result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0] } = { result_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] };
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[0] = reg1[3];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2:0] = { result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1], result_SB_LUT4_O_2_I0[3], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_10_I2_SB_LUT4_O_1_I3, reg1[29], 1'h0 };
  assign result_SB_LUT4_O_I3[2:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_I0[1] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0] = result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_2_I0[1:0] = { reg1[2], reg1[25] };
  assign { result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2], result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] } = { result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2], result_SB_LUT4_O_1_I0[3] };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[3];
  assign { result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[2], result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2[0] } = { result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2], result_SB_LUT4_O_2_I0[3] };
  assign { write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_20_I0_SB_LUT4_O_1_I3, reg1[1], 1'h0 };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3[2:0] = { result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0] = result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1];
  assign result_SB_LUT4_O_13_I3_SB_LUT4_O_I1[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_2_I3[2:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_2_I0[3] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2:0] = { result_SB_LUT4_O_13_I1[2], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0], reg1[13] };
  assign write_address_SB_LUT4_O_11_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[13] };
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0] = reg1[28];
  assign { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0] } = { result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1] };
  assign result_SB_LUT4_O_13_I3[1:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_13_I1[2] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] = result_SB_LUT4_O_2_I0[3];
  assign { write_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_11_I2_SB_LUT4_O_1_I3, reg1[28], 1'h0 };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0] = reg1[24];
  assign result_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] = result_SB_LUT4_O_2_I0[3];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_1_I3[2:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_1_I0[3] };
  assign result_SB_LUT4_O_7_I0[1:0] = { reg1[4], reg1[7] };
  assign write_address_SB_LUT4_O_12_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0] = result_SB_LUT4_O_1_I0[3];
  assign { write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_12_I2_SB_LUT4_O_1_I3, reg1[27], 1'h0 };
  assign result_SB_LUT4_O_18_I3[1:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_18_I1[1] };
  assign funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0] = result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1];
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = reg1[26];
  assign { write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3, reg1[7], 1'h0 };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_2_I0[3];
  assign { write_address_SB_LUT4_O_4_I1[3], write_address_SB_LUT4_O_4_I1[0] } = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0] = reg1[9];
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1:0] = { opcode[2], opcode[3] };
  assign result_SB_LUT4_O_6_I3[2:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_5_I0_SB_LUT4_I3_O[1] };
  assign { write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[3], write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3, reg1[5], 1'h0 };
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign branch_SB_LUT4_O_I2[0] = opcode[6];
  assign result_SB_LUT4_O_13_I1[1:0] = { reg1[10], reg1[13] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1];
  assign write_address_SB_LUT4_O_2_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0];
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1], result_SB_LUT4_O_2_I0[3] };
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = reg1[27];
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1];
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1[0] = result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[1];
  assign branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0] = reg1[22];
  assign { result_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3], result_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1:0] } = { result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1] };
  assign result_SB_LUT4_O_17_I3_SB_LUT4_O_I2[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[1:0] = { funct7_SB_LUT4_I0_O[1], reg2[0] };
  assign write_address_SB_LUT4_O_24_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_14_I1[0] = reg1[14];
  assign result_SB_LUT4_O_17_I3[1:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_17_I1[1] };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] = { result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1], result_SB_LUT4_O_1_I0[3] };
  assign result_SB_LUT4_O_12_I3_SB_LUT4_O_I2[0] = funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_I3_O[0] = branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I3_O[1];
  assign result_SB_LUT4_O_16_I1[0] = reg1[16];
  assign result_SB_LUT4_O_12_I3[1:0] = { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], result_SB_LUT4_O_12_I1[1] };
  assign { write_address_SB_LUT4_O_9_I1[3], write_address_SB_LUT4_O_9_I1[0] } = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = result_SB_LUT4_O_1_I0[3];
  assign { funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3], funct7_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1:0] } = { write_address_SB_LUT4_O_8_I2_SB_LUT4_O_1_I3_SB_CARRY_CI_CO, reg1[31], 1'h0 };
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0] = result_SB_LUT4_O_2_I0[3];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] = reg1[21];
  assign result_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1:0] = { result_SB_LUT4_O_21_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0], branch_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I3_1_O[0] };
  assign write_address_SB_LUT4_O_20_I0[3:2] = funct7_SB_LUT4_I0_O[1:0];
  assign result_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[1:0] = { result_SB_LUT4_O_1_I0[3], result_SB_LUT4_O_2_I0[3] };
  assign { result_SB_LUT4_O_I0[3], result_SB_LUT4_O_I0[0] } = 2'h2;
  assign result_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = result_SB_LUT4_O_1_I0[3];
  assign write_address_SB_LUT4_O_I2[1:0] = funct7_SB_LUT4_I0_O[1:0];
  assign \alu_grab.ALU_source  = ALU_source;
  assign \alu_grab.branch  = branch;
  assign \alu_grab.funct3  = funct3;
  assign \alu_grab.funct7  = funct7;
  assign \alu_grab.immediate  = immediate;
  assign \alu_grab.opcode  = opcode;
  assign \alu_grab.read_address  = 32'd0;
  assign \alu_grab.reg1  = reg1;
  assign \alu_grab.reg2  = reg2;
  assign \alu_grab.result  = result;
  assign \alu_grab.write_address  = write_address;
  assign \init.clk  = clk;
  assign \init.data_adr_o  = data_adr_o;
  assign \init.data_bus_i  = data_bus_i;
  assign \init.data_bus_o  = data_bus_o;
  assign \init.data_cpu_i  = result;
  assign \init.data_cpu_o  = data_cpu_o;
  assign \init.data_good  = data_good;
  assign \init.data_read  = data_read;
  assign \init.data_read_adr_i  = 32'd0;
  assign \init.data_write  = data_write;
  assign \init.data_write_adr_i  = write_address;
  assign \init.next_read  = 1'h0;
  assign \init.rst  = rst;
  assign \init.stored_read_data  = 32'd0;
  assign read_address = 32'd0;
endmodule
