{"vcs1":{"timestamp_begin":1701293510.254956501, "rt":0.71, "ut":0.34, "st":0.29}}
{"vcselab":{"timestamp_begin":1701293511.059111434, "rt":0.87, "ut":0.57, "st":0.26}}
{"link":{"timestamp_begin":1701293511.990560162, "rt":0.56, "ut":0.18, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1701293509.496929515}
{"VCS_COMP_START_TIME": 1701293509.496929515}
{"VCS_COMP_END_TIME": 1701293513.392196793}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R library.sv task2.sv"}
{"vcs1": {"peak_mem": 337028}}
{"stitch_vcselab": {"peak_mem": 222588}}
