

================================================================
== Vitis HLS Report for 'adpcm_main_Pipeline_reset_label6'
================================================================
* Date:           Fri Aug  2 16:09:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        adpcm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.956 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.130 us|  0.130 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- reset_label6  |       24|       24|         2|          1|          1|    24|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      13|     64|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln569_fu_60_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln569_fu_54_p2  |      icmp|   0|  0|  13|           5|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  28|          11|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    5|         10|
    |i_fu_28                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_2_reg_82               |  5|   0|    5|          0|
    |i_fu_28                  |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 13|   0|   13|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_reset_label6|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_reset_label6|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_reset_label6|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_reset_label6|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_reset_label6|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_reset_label6|  return value|
|tqmf_address0  |  out|    5|   ap_memory|                              tqmf|         array|
|tqmf_ce0       |  out|    1|   ap_memory|                              tqmf|         array|
|tqmf_we0       |  out|    1|   ap_memory|                              tqmf|         array|
|tqmf_d0        |  out|   32|   ap_memory|                              tqmf|         array|
+---------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln544 = store i5 0, i5 %i" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 6 'store' 'store_ln544' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc26.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [benchmarks/chstone/adpcm/src/adpcm.c:569->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 8 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.78ns)   --->   "%icmp_ln569 = icmp_eq  i5 %i_2, i5 24" [benchmarks/chstone/adpcm/src/adpcm.c:569->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 9 'icmp' 'icmp_ln569' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.78ns)   --->   "%add_ln569 = add i5 %i_2, i5 1" [benchmarks/chstone/adpcm/src/adpcm.c:569->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 10 'add' 'add_ln569' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln569 = br i1 %icmp_ln569, void %for.inc26.i.split, void %for.inc36.i.preheader.exitStub" [benchmarks/chstone/adpcm/src/adpcm.c:569->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 11 'br' 'br_ln569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln544 = store i5 %add_ln569, i5 %i" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 12 'store' 'store_ln544' <Predicate = (!icmp_ln569)> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (icmp_ln569)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i5 %i_2" [benchmarks/chstone/adpcm/src/adpcm.c:569->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 13 'zext' 'zext_ln569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln544 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 14 'specpipeline' 'specpipeline_ln544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln544 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln569 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/chstone/adpcm/src/adpcm.c:569->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 16 'specloopname' 'specloopname_ln569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tqmf_addr = getelementptr i32 %tqmf, i64 0, i64 %zext_ln569" [benchmarks/chstone/adpcm/src/adpcm.c:570->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 17 'getelementptr' 'tqmf_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.32ns)   --->   "%store_ln570 = store i32 0, i5 %tqmf_addr" [benchmarks/chstone/adpcm/src/adpcm.c:570->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 18 'store' 'store_ln570' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln569 = br void %for.inc26.i" [benchmarks/chstone/adpcm/src/adpcm.c:569->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 19 'br' 'br_ln569' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tqmf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 010]
store_ln544             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i_2                     (load             ) [ 011]
icmp_ln569              (icmp             ) [ 010]
add_ln569               (add              ) [ 000]
br_ln569                (br               ) [ 000]
store_ln544             (store            ) [ 000]
zext_ln569              (zext             ) [ 000]
specpipeline_ln544      (specpipeline     ) [ 000]
speclooptripcount_ln544 (speclooptripcount) [ 000]
specloopname_ln569      (specloopname     ) [ 000]
tqmf_addr               (getelementptr    ) [ 000]
store_ln570             (store            ) [ 000]
br_ln569                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tqmf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tqmf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="i_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="tqmf_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="5" slack="0"/>
<pin id="36" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tqmf_addr/2 "/>
</bind>
</comp>

<comp id="39" class="1004" name="store_ln570_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="5" slack="0"/>
<pin id="41" dir="0" index="1" bw="32" slack="0"/>
<pin id="42" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln570/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="store_ln544_store_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="5" slack="0"/>
<pin id="49" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln544/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="i_2_load_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="5" slack="0"/>
<pin id="53" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="icmp_ln569_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="5" slack="0"/>
<pin id="56" dir="0" index="1" bw="5" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln569/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="add_ln569_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="5" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln569/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln544_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="5" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln544/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="zext_ln569_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="5" slack="1"/>
<pin id="73" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln569/2 "/>
</bind>
</comp>

<comp id="75" class="1005" name="i_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="5" slack="0"/>
<pin id="77" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="82" class="1005" name="i_2_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="1"/>
<pin id="84" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="2" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="26" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="14" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="45"><net_src comp="32" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="58"><net_src comp="51" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="51" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="60" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="71" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="78"><net_src comp="28" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="46" pin=1"/></net>

<net id="80"><net_src comp="75" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="81"><net_src comp="75" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="85"><net_src comp="51" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="71" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tqmf | {2 }
 - Input state : 
	Port: adpcm_main_Pipeline_reset_label6 : tqmf | {}
  - Chain level:
	State 1
		store_ln544 : 1
		i_2 : 1
		icmp_ln569 : 2
		add_ln569 : 2
		br_ln569 : 3
		store_ln544 : 3
	State 2
		tqmf_addr : 1
		store_ln570 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln569_fu_54 |    0    |    13   |
|----------|------------------|---------|---------|
|    add   |  add_ln569_fu_60 |    0    |    13   |
|----------|------------------|---------|---------|
|   zext   | zext_ln569_fu_71 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    26   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|i_2_reg_82|    5   |
| i_reg_75 |    5   |
+----------+--------+
|   Total  |   10   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   10   |    -   |
+-----------+--------+--------+
|   Total   |   10   |   26   |
+-----------+--------+--------+
