/********************************************************************
 *
 * Awb module specification
 *
 *******************************************************************/

%AWB_START

%name clock test stage 1 with memory
%desc stage 1 of clock test

%provides clock_test_stage_1

%public stage1_mem.bsv
%public PipelineMem.dic

%param SYNTH_BOUNDARY mkClockTestStage1 "name of synthesis boundary"

%AWB_END
