SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily zynq
SET_PREFERENCE device xc7z020
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package clg484
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory /afs/ece.cmu.edu/usr/nryan/Private/545/GBA/mem/.Xil/Vivado-7744-ares.andrew.local.cmu.edu/coregen/mig_7series_0/_tmp/
SET_PREFERENCE subworkingdirectory /afs/ece.cmu.edu/usr/nryan/Private/545/GBA/mem/.Xil/Vivado-7744-ares.andrew.local.cmu.edu/coregen/mig_7series_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PARAMETER component_name mig_7series_0
SET_PREFERENCE compnamestatus 1
SET_PARAMETER component_name mig_7series_0
SET_PARAMETER data_dir_path /afs/ece/support/xilinx/xilinx.release/Vivado/data/ip/xilinx/mig_7series_v2_3
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.3
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.3
SET_CORE_PATH /afs/ece/support/xilinx/xilinx.release/Vivado/data/ip/xilinx/mig_7series_v2_3
SET_CORE_DATASHEET /afs/ece/support/xilinx/xilinx.release/Vivado/data/ip/xilinx/mig_7series_v2_3/data/docs/ds176_7series_MIS.pdf
