#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar 25 12:34:08 2019
# Process ID: 17990
# Current directory: /home/vlad/Arquitectura2018
# Command line: vivado
# Log file: /home/vlad/Arquitectura2018/vivado.log
# Journal file: /home/vlad/Arquitectura2018/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.xpr
INFO: [Project 1-313] Project file moved from '/usr/local/magnetic2/Xilinx/Vivado/Vivado/2018.2/bin/Arquitectura2018/TP_BIP' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 6094.914 ; gain = 99.344 ; free physical = 9459 ; free virtual = 15148
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Mar 25 16:03:33 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon Mar 25 16:04:40 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Mon Mar 25 16:09:32 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Mon Mar 25 16:09:32 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 2
[Mon Mar 25 16:12:06 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6831.668 ; gain = 0.000 ; free physical = 7630 ; free virtual = 14244
Restored from archive | CPU: 0.030000 secs | Memory: 0.424988 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6831.668 ; gain = 0.000 ; free physical = 7630 ; free virtual = 14244
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 6967.957 ; gain = 764.262 ; free physical = 7519 ; free virtual = 14147
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
reset_run synth_1
launch_runs impl_1 -jobs 2
[Mon Mar 25 16:29:59 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Mon Mar 25 16:29:59 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]
Finished Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 128 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7114.723 ; gain = 139.758 ; free physical = 6872 ; free virtual = 13062
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
WARNING: [VRFC 10-1783] select index 5 into div is out of bounds [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/xsim.dir/allTest_func_synth/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:06 . Memory (MB): peak = 288.273 ; gain = 0.000 ; free physical = 7612 ; free virtual = 13832
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 25 16:34:35 2019...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 7119.230 ; gain = 0.000 ; free physical = 7658 ; free virtual = 13878
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 7163.848 ; gain = 44.617 ; free physical = 7629 ; free virtual = 13859
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
reset_run impl_1
launch_runs impl_1 -jobs 2
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7215.691 ; gain = 0.000 ; free physical = 7520 ; free virtual = 13757
[Mon Mar 25 16:39:25 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
reset_run synth_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar 25 16:45:00 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Mon Mar 25 16:45:00 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot allTest_behav xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
WARNING: [VRFC 10-1783] select index 5 into div is out of bounds [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/behav/xsim/xsim.dir/allTest_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:06 . Memory (MB): peak = 288.277 ; gain = 0.000 ; free physical = 8008 ; free virtual = 13885
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 25 16:56:28 2019...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 7342.711 ; gain = 0.000 ; free physical = 8053 ; free virtual = 13931
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_behav -key {Behavioral:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 7409.527 ; gain = 66.816 ; free physical = 8048 ; free virtual = 13926
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 7444.707 ; gain = 0.000 ; free physical = 8043 ; free virtual = 13922
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot allTest_behav xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
WARNING: [VRFC 10-1783] select index 14 into div is out of bounds [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 7444.707 ; gain = 0.000 ; free physical = 8038 ; free virtual = 13918
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
reset_run synth_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar 25 17:17:26 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Mon Mar 25 17:17:26 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 7444.707 ; gain = 0.000 ; free physical = 7806 ; free virtual = 13799
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]
Finished Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 7444.707 ; gain = 0.000 ; free physical = 7819 ; free virtual = 13813
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7444.941 ; gain = 0.000 ; free physical = 7747 ; free virtual = 13705
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7444.941 ; gain = 0.000 ; free physical = 7663 ; free virtual = 13629
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7458.965 ; gain = 0.000 ; free physical = 7627 ; free virtual = 13568
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7471.941 ; gain = 12.977 ; free physical = 7658 ; free virtual = 13597
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7471.973 ; gain = 0.000 ; free physical = 7647 ; free virtual = 13586
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7471.973 ; gain = 0.000 ; free physical = 7591 ; free virtual = 13530
reset_run synth_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar 25 17:41:27 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Mon Mar 25 17:41:27 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]
Finished Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 7471.973 ; gain = 0.000 ; free physical = 7667 ; free virtual = 13426
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7471.973 ; gain = 0.000 ; free physical = 7669 ; free virtual = 13426
reset_run synth_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar 25 17:54:07 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Mon Mar 25 17:54:07 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]
Finished Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 7471.973 ; gain = 0.000 ; free physical = 7945 ; free virtual = 13725
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7471.973 ; gain = 0.000 ; free physical = 7934 ; free virtual = 13714
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7476.957 ; gain = 0.000 ; free physical = 7933 ; free virtual = 13716
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7476.957 ; gain = 0.000 ; free physical = 7929 ; free virtual = 13712
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7476.957 ; gain = 0.000 ; free physical = 7838 ; free virtual = 13624
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7489.949 ; gain = 0.000 ; free physical = 7788 ; free virtual = 13573
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7494.953 ; gain = 5.004 ; free physical = 7739 ; free virtual = 13535
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7542.977 ; gain = 0.000 ; free physical = 8152 ; free virtual = 13875
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7558.984 ; gain = 8.000 ; free physical = 8049 ; free virtual = 13753
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7574.992 ; gain = 5.004 ; free physical = 7922 ; free virtual = 13635
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7591.012 ; gain = 0.000 ; free physical = 8120 ; free virtual = 13887
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar 25 18:42:34 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Mon Mar 25 18:42:34 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:18:37
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4C3A
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar 25 18:51:51 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Mon Mar 25 18:51:51 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_4
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]
Finished Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 8215.535 ; gain = 0.000 ; free physical = 7831 ; free virtual = 13478
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8215.535 ; gain = 0.000 ; free physical = 7815 ; free virtual = 13462
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8215.535 ; gain = 0.000 ; free physical = 7768 ; free virtual = 13425
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8226.539 ; gain = 0.000 ; free physical = 7728 ; free virtual = 13385
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8226.539 ; gain = 0.000 ; free physical = 7693 ; free virtual = 13352
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
WARNING: [VRFC 10-1783] select index 15 into array_char is out of bounds [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8242.547 ; gain = 0.000 ; free physical = 7610 ; free virtual = 13285
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
WARNING: [VRFC 10-1783] select index 15 into array_char is out of bounds [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8258.555 ; gain = 0.000 ; free physical = 7577 ; free virtual = 13254
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
WARNING: [VRFC 10-1783] select index 15 into array_char is out of bounds [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:52]
WARNING: [VRFC 10-1783] select index 16 into array_char is out of bounds [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8292.570 ; gain = 0.000 ; free physical = 7507 ; free virtual = 13189
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8308.578 ; gain = 0.000 ; free physical = 7721 ; free virtual = 13405
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar 25 19:34:56 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Mon Mar 25 19:34:56 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_5
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_4
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
reset_run impl_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar 25 19:57:33 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_5
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
reset_run synth_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar 25 20:06:40 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Mon Mar 25 20:06:40 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar 25 20:07:51 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Mon Mar 25 20:07:51 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_6
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
undo
INFO: [Common 17-17] undo 'current_design impl_1'
current_design impl_1
undo
INFO: [Common 17-17] undo 'current_design impl_1'
current_design impl_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 2 clk_wiz_0_synth_1
[Mon Mar 25 20:20:21 2019] Launched clk_wiz_0_synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.ip_user_files/sim_scripts -ip_user_files_dir /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.ip_user_files -ipstatic_source_dir /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/modelsim} {questa=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/questa} {ies=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/ies} {xcelium=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/xcelium} {vcs=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/vcs} {riviera=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar 25 20:22:55 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Mon Mar 25 20:22:55 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar 25 20:23:43 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Mon Mar 25 20:23:43 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_7
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
current_design synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Mar 25 20:30:19 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_6
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.RESET_BOARD_INTERFACE {reset}] [get_ips clk_wiz_0]
generate_target all [get_files  /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/Xilinx/Vivado/2018.2/data/boards/board_files/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 2 clk_wiz_0_synth_1
[Mon Mar 25 20:41:37 2019] Launched clk_wiz_0_synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.ip_user_files/sim_scripts -ip_user_files_dir /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.ip_user_files -ipstatic_source_dir /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/modelsim} {questa=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/questa} {ies=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/ies} {xcelium=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/xcelium} {vcs=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/vcs} {riviera=/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Mar 25 20:43:08 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_7
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
refresh_design
INFO: [Project 1-454] Reading design checkpoint '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'inst'
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst/inst'
Finished Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst/inst'
Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst/inst'
Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]
Finished Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 8791.488 ; gain = 0.000 ; free physical = 7479 ; free virtual = 13029
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 20:46:25 2019...
