

================================================================
== Vitis HLS Report for 'ConvertShiftAbs_Pipeline_loop_width'
================================================================
* Date:           Tue Jun 24 19:15:08 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.797 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      803|      803|  8.030 us|  8.030 us|  803|  803|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_width  |      801|      801|         3|          1|          1|   800|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.31>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_5 = alloca i32 1"   --->   Operation 6 'alloca' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img_disp16u_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j_5"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = load i10 %j_5" [xf_stereolbm_accel.cpp:10]   --->   Operation 11 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%icmp_ln10 = icmp_eq  i10 %j, i10 800" [xf_stereolbm_accel.cpp:10]   --->   Operation 12 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%j_10 = add i10 %j, i10 1" [xf_stereolbm_accel.cpp:10]   --->   Operation 13 'add' 'j_10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc.split, void %for.inc19.exitStub" [xf_stereolbm_accel.cpp:10]   --->   Operation 14 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln10 = store i10 %j_10, i10 %j_5" [xf_stereolbm_accel.cpp:10]   --->   Operation 15 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.79>
ST_2 : Operation 16 [1/1] (3.63ns)   --->   "%img_disp16u_data_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %img_disp16u_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->xf_stereolbm_accel.cpp:13]   --->   Operation 16 'read' 'img_disp16u_data_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %img_disp16u_data_read, i32 3, i32 15" [xf_stereolbm_accel.cpp:14]   --->   Operation 17 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %img_disp16u_data_read, i32 3, i32 10" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->xf_stereolbm_accel.cpp:13]   --->   Operation 18 'partselect' 'sext_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.91ns)   --->   "%neg = sub i8 0, i8 %sext_ln" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->xf_stereolbm_accel.cpp:13]   --->   Operation 19 'sub' 'neg' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.67ns)   --->   "%abscond = icmp_sgt  i13 %trunc_ln, i13 0" [xf_stereolbm_accel.cpp:14]   --->   Operation 20 'icmp' 'abscond' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.24ns)   --->   "%p_0 = select i1 %abscond, i8 %sext_ln, i8 %neg" [xf_stereolbm_accel.cpp:14]   --->   Operation 21 'select' 'p_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_84" [xf_stereolbm_accel.cpp:12]   --->   Operation 22 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800" [xf_stereolbm_accel.cpp:10]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [xf_stereolbm_accel.cpp:10]   --->   Operation 24 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (3.63ns)   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %img_disp8u_data, i8 %p_0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->xf_stereolbm_accel.cpp:16]   --->   Operation 25 'write' 'write_ln553' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.inc" [xf_stereolbm_accel.cpp:10]   --->   Operation 26 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.319ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0.000 ns)
	'load' operation ('j', xf_stereolbm_accel.cpp:10) on local variable 'j' [9]  (0.000 ns)
	'add' operation ('j', xf_stereolbm_accel.cpp:10) [11]  (1.731 ns)
	'store' operation ('store_ln10', xf_stereolbm_accel.cpp:10) of variable 'j', xf_stereolbm_accel.cpp:10 on local variable 'j' [24]  (1.588 ns)

 <State 2>: 6.797ns
The critical path consists of the following:
	fifo read operation ('img_disp16u_data_read', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->xf_stereolbm_accel.cpp:13) on port 'img_disp16u_data' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->xf_stereolbm_accel.cpp:13) [17]  (3.634 ns)
	'sub' operation ('neg', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->xf_stereolbm_accel.cpp:13) [20]  (1.915 ns)
	'select' operation ('p_0', xf_stereolbm_accel.cpp:14) [22]  (1.248 ns)

 <State 3>: 3.634ns
The critical path consists of the following:
	fifo write operation ('write_ln553', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->xf_stereolbm_accel.cpp:16) on port 'img_disp8u_data' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->xf_stereolbm_accel.cpp:16) [23]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
