// Seed: 3655612803
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    output logic id_3
);
  assign id_3 = 1'b0 ? 1 : id_2;
  reg id_4 = id_4 ? id_4 : id_4;
  assign id_4 = 1;
  always @(id_4 or posedge 1) begin
    SystemTFIdentifier(id_4);
    id_4 <= 1;
  end
endmodule
