Removing design 'sram_w16_sram_bit128_0'
Removing design 'fifo_depth16_bw20_simd1_0'
Removing design 'fifo_mux_8_1_bw20_simd1_0'
Removing design 'fifo_depth16_bw20_simd1_7'
Removing design 'fullchip'
Removing design 'fifo_mux_16_1_bw20_simd1_0'
Removing design 'fifo_mux_16_1_bw20_simd1_7'
Removing design 'mac_16in_bw8_bw_psum20_pr16_0'
Removing design 'fifo_mux_2_1_bw20_simd1_112'
Removing design 'sram_w16_sram_bit128_1'
Removing design 'fifo_depth16_bw20_simd1_1'
Removing design 'fifo_depth16_bw20_simd1_2'
Removing design 'fifo_depth16_bw20_simd1_3'
Removing design 'fifo_depth16_bw20_simd1_4'
Removing design 'fifo_depth16_bw20_simd1_5'
Removing design 'fifo_depth16_bw20_simd1_6'
Removing design 'fifo_mux_8_1_bw20_simd1_1'
Removing design 'fifo_mux_8_1_bw20_simd1_2'
Removing design 'fifo_mux_8_1_bw20_simd1_3'
Removing design 'fifo_mux_8_1_bw20_simd1_4'
Removing design 'fifo_mux_8_1_bw20_simd1_5'
Removing design 'fifo_mux_8_1_bw20_simd1_6'
Removing design 'fifo_mux_8_1_bw20_simd1_7'
Removing design 'fifo_mux_8_1_bw20_simd1_8'
Removing design 'fifo_mux_8_1_bw20_simd1_9'
Removing design 'fifo_mux_8_1_bw20_simd1_10'
Removing design 'fifo_mux_8_1_bw20_simd1_11'
Removing design 'fifo_mux_8_1_bw20_simd1_12'
Removing design 'fifo_mux_8_1_bw20_simd1_13'
Removing design 'fifo_mux_8_1_bw20_simd1_14'
Removing design 'fifo_mux_8_1_bw20_simd1_15'
Removing design 'fifo_mux_16_1_bw20_simd1_1'
Removing design 'fifo_mux_16_1_bw20_simd1_2'
Removing design 'fifo_mux_16_1_bw20_simd1_3'
Removing design 'fifo_mux_16_1_bw20_simd1_4'
Removing design 'fifo_mux_16_1_bw20_simd1_5'
Removing design 'fifo_mux_16_1_bw20_simd1_6'
Removing design 'mac_16in_bw8_bw_psum20_pr16_1'
Removing design 'mac_16in_bw8_bw_psum20_pr16_2'
Removing design 'mac_16in_bw8_bw_psum20_pr16_3'
Removing design 'mac_16in_bw8_bw_psum20_pr16_4'
Removing design 'mac_16in_bw8_bw_psum20_pr16_5'
Removing design 'mac_16in_bw8_bw_psum20_pr16_6'
Removing design 'mac_16in_bw8_bw_psum20_pr16_7'
Removing design 'fifo_mux_2_1_bw20_simd1_0'
Removing design 'fifo_mux_2_1_bw20_simd1_1'
Removing design 'fifo_mux_2_1_bw20_simd1_2'
Removing design 'fifo_mux_2_1_bw20_simd1_3'
Removing design 'fifo_mux_2_1_bw20_simd1_4'
Removing design 'fifo_mux_2_1_bw20_simd1_5'
Removing design 'fifo_mux_2_1_bw20_simd1_6'
Removing design 'fifo_mux_2_1_bw20_simd1_7'
Removing design 'fifo_mux_2_1_bw20_simd1_8'
Removing design 'fifo_mux_2_1_bw20_simd1_9'
Removing design 'fifo_mux_2_1_bw20_simd1_10'
Removing design 'fifo_mux_2_1_bw20_simd1_11'
Removing design 'fifo_mux_2_1_bw20_simd1_12'
Removing design 'fifo_mux_2_1_bw20_simd1_13'
Removing design 'fifo_mux_2_1_bw20_simd1_14'
Removing design 'fifo_mux_2_1_bw20_simd1_15'
Removing design 'fifo_mux_2_1_bw20_simd1_16'
Removing design 'fifo_mux_2_1_bw20_simd1_17'
Removing design 'fifo_mux_2_1_bw20_simd1_18'
Removing design 'fifo_mux_2_1_bw20_simd1_19'
Removing design 'fifo_mux_2_1_bw20_simd1_20'
Removing design 'fifo_mux_2_1_bw20_simd1_21'
Removing design 'fifo_mux_2_1_bw20_simd1_22'
Removing design 'fifo_mux_2_1_bw20_simd1_23'
Removing design 'fifo_mux_2_1_bw20_simd1_24'
Removing design 'fifo_mux_2_1_bw20_simd1_25'
Removing design 'fifo_mux_2_1_bw20_simd1_26'
Removing design 'fifo_mux_2_1_bw20_simd1_27'
Removing design 'fifo_mux_2_1_bw20_simd1_28'
Removing design 'fifo_mux_2_1_bw20_simd1_29'
Removing design 'fifo_mux_2_1_bw20_simd1_30'
Removing design 'fifo_mux_2_1_bw20_simd1_31'
Removing design 'fifo_mux_2_1_bw20_simd1_32'
Removing design 'fifo_mux_2_1_bw20_simd1_33'
Removing design 'fifo_mux_2_1_bw20_simd1_34'
Removing design 'fifo_mux_2_1_bw20_simd1_35'
Removing design 'fifo_mux_2_1_bw20_simd1_36'
Removing design 'fifo_mux_2_1_bw20_simd1_37'
Removing design 'fifo_mux_2_1_bw20_simd1_38'
Removing design 'fifo_mux_2_1_bw20_simd1_39'
Removing design 'fifo_mux_2_1_bw20_simd1_40'
Removing design 'fifo_mux_2_1_bw20_simd1_41'
Removing design 'fifo_mux_2_1_bw20_simd1_42'
Removing design 'fifo_mux_2_1_bw20_simd1_43'
Removing design 'fifo_mux_2_1_bw20_simd1_44'
Removing design 'fifo_mux_2_1_bw20_simd1_45'
Removing design 'fifo_mux_2_1_bw20_simd1_46'
Removing design 'fifo_mux_2_1_bw20_simd1_47'
Removing design 'fifo_mux_2_1_bw20_simd1_48'
Removing design 'fifo_mux_2_1_bw20_simd1_49'
Removing design 'fifo_mux_2_1_bw20_simd1_50'
Removing design 'fifo_mux_2_1_bw20_simd1_51'
Removing design 'fifo_mux_2_1_bw20_simd1_52'
Removing design 'fifo_mux_2_1_bw20_simd1_53'
Removing design 'fifo_mux_2_1_bw20_simd1_54'
Removing design 'fifo_mux_2_1_bw20_simd1_55'
Removing design 'fifo_mux_2_1_bw20_simd1_56'
Removing design 'fifo_mux_2_1_bw20_simd1_57'
Removing design 'fifo_mux_2_1_bw20_simd1_58'
Removing design 'fifo_mux_2_1_bw20_simd1_59'
Removing design 'fifo_mux_2_1_bw20_simd1_60'
Removing design 'fifo_mux_2_1_bw20_simd1_61'
Removing design 'fifo_mux_2_1_bw20_simd1_62'
Removing design 'fifo_mux_2_1_bw20_simd1_63'
Removing design 'fifo_mux_2_1_bw20_simd1_64'
Removing design 'fifo_mux_2_1_bw20_simd1_65'
Removing design 'fifo_mux_2_1_bw20_simd1_66'
Removing design 'fifo_mux_2_1_bw20_simd1_67'
Removing design 'fifo_mux_2_1_bw20_simd1_68'
Removing design 'fifo_mux_2_1_bw20_simd1_69'
Removing design 'fifo_mux_2_1_bw20_simd1_70'
Removing design 'fifo_mux_2_1_bw20_simd1_71'
Removing design 'fifo_mux_2_1_bw20_simd1_72'
Removing design 'fifo_mux_2_1_bw20_simd1_73'
Removing design 'fifo_mux_2_1_bw20_simd1_74'
Removing design 'fifo_mux_2_1_bw20_simd1_75'
Removing design 'fifo_mux_2_1_bw20_simd1_76'
Removing design 'fifo_mux_2_1_bw20_simd1_77'
Removing design 'fifo_mux_2_1_bw20_simd1_78'
Removing design 'fifo_mux_2_1_bw20_simd1_79'
Removing design 'fifo_mux_2_1_bw20_simd1_80'
Removing design 'fifo_mux_2_1_bw20_simd1_81'
Removing design 'fifo_mux_2_1_bw20_simd1_82'
Removing design 'fifo_mux_2_1_bw20_simd1_83'
Removing design 'fifo_mux_2_1_bw20_simd1_84'
Removing design 'fifo_mux_2_1_bw20_simd1_85'
Removing design 'fifo_mux_2_1_bw20_simd1_86'
Removing design 'fifo_mux_2_1_bw20_simd1_87'
Removing design 'fifo_mux_2_1_bw20_simd1_88'
Removing design 'fifo_mux_2_1_bw20_simd1_89'
Removing design 'fifo_mux_2_1_bw20_simd1_90'
Removing design 'fifo_mux_2_1_bw20_simd1_91'
Removing design 'fifo_mux_2_1_bw20_simd1_92'
Removing design 'fifo_mux_2_1_bw20_simd1_93'
Removing design 'fifo_mux_2_1_bw20_simd1_94'
Removing design 'fifo_mux_2_1_bw20_simd1_95'
Removing design 'fifo_mux_2_1_bw20_simd1_96'
Removing design 'fifo_mux_2_1_bw20_simd1_97'
Removing design 'fifo_mux_2_1_bw20_simd1_98'
Removing design 'fifo_mux_2_1_bw20_simd1_99'
Removing design 'fifo_mux_2_1_bw20_simd1_100'
Removing design 'fifo_mux_2_1_bw20_simd1_101'
Removing design 'fifo_mux_2_1_bw20_simd1_102'
Removing design 'fifo_mux_2_1_bw20_simd1_103'
Removing design 'fifo_mux_2_1_bw20_simd1_104'
Removing design 'fifo_mux_2_1_bw20_simd1_105'
Removing design 'fifo_mux_2_1_bw20_simd1_106'
Removing design 'fifo_mux_2_1_bw20_simd1_107'
Removing design 'fifo_mux_2_1_bw20_simd1_108'
Removing design 'fifo_mux_2_1_bw20_simd1_109'
Removing design 'fifo_mux_2_1_bw20_simd1_110'
Removing design 'fifo_mux_2_1_bw20_simd1_111'
Removing design 'fifo_mux_2_1_bw20_simd1_113'
Removing design 'fifo_mux_2_1_bw20_simd1_114'
Removing design 'fifo_mux_2_1_bw20_simd1_115'
Removing design 'fifo_mux_2_1_bw20_simd1_116'
Removing design 'fifo_mux_2_1_bw20_simd1_117'
Removing design 'fifo_mux_2_1_bw20_simd1_118'
Removing design 'fifo_mux_2_1_bw20_simd1_119'
Removing design 'sram_w16_sram_bit160'
Removing design 'mac_col_bw8_bw_psum20_pr16_col_id8'
Removing design 'mac_col_bw8_bw_psum20_pr16_col_id2'
Removing design 'mac_col_bw8_bw_psum20_pr16_col_id7'
Removing design 'mac_col_bw8_bw_psum20_pr16_col_id1'
Removing design 'mac_col_bw8_bw_psum20_pr16_col_id6'
Removing design 'mac_array_col8_bw8_bw_psum20_pr16'
Removing design 'mac_col_bw8_bw_psum20_pr16_col_id5'
Removing design 'core_col8_bw8_bw_psum20_pr16'
Removing design 'ofifo_col8_bw20'
Removing design 'mac_col_bw8_bw_psum20_pr16_col_id3'
Removing design 'mac_col_bw8_bw_psum20_pr16_col_id4'
Removing library 'tcbn65gplustc'
Removing library 'gtech'
Removing library 'standard.sldb'
Removing library 'dw_foundation.sldb'
Information: Variable 'hdlin_enable_vpp' is obsolete and is being ignored. (INFO-100)
Running PRESTO HDLC
Compiling source file ./verilog/fullchip.v
Presto compilation completed successfully.
Loading db file '/home/linux/ieng6/ee260bwi25/public/PDKdata/db/tcbn65gplustc.db'
Running PRESTO HDLC
Compiling source file ./verilog/core.v
Warning:  ./verilog/core.v:66: the undeclared symbol 'fifo_valid' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./verilog/sync.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./verilog/sfp_row.v
Warning:  ./verilog/sfp_row.v:79: the undeclared symbol 'reset' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./verilog/mac_col.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./verilog/mac_16in.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./verilog/mac_array.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./verilog/sram_w16.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./verilog/ofifo.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./verilog/fifo_depth16.v
Warning:  ./verilog/fifo_depth16.v:20: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ./verilog/fifo_depth16.v:21: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./verilog/fifo_mux_16_1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./verilog/fifo_mux_8_1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./verilog/fifo_mux_2_1.v
Presto compilation completed successfully.
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Loading db file '/software/nonrdist64/dc-2015.06-64/libraries/syn/gtech.db'
Loading db file '/software/nonrdist64/dc-2015.06-64/libraries/syn/standard.sldb'
  Loading link library 'tcbn65gplustc'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'fullchip'.
Information: Building the design 'core' instantiated from design 'fullchip' with
	the parameters "bw=8,bw_psum=20,col=8,pr=16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac_array' instantiated from design 'core_col8_bw8_bw_psum20_pr16' with
	the parameters "bw=8,bw_psum=20,col=8,pr=16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ofifo' instantiated from design 'core_col8_bw8_bw_psum20_pr16' with
	the parameters "bw=20,col=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sram_w16' instantiated from design 'core_col8_bw8_bw_psum20_pr16' with
	the parameters "sram_bit=128". (HDL-193)

Statistics for case statements in always block at line 48 in file
	'./verilog/sram_w16.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            51            |    auto/auto     |
|            72            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sram_w16_sram_bit128 line 48 in file
		'./verilog/sram_w16.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    memory12_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|    memory10_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|    memory11_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|    memory13_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|    memory14_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|        Q_reg        | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|    memory15_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory0_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory1_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory2_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory3_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory4_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory5_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory6_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory7_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory8_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory9_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sram_w16' instantiated from design 'core_col8_bw8_bw_psum20_pr16' with
	the parameters "sram_bit=160". (HDL-193)

Statistics for case statements in always block at line 48 in file
	'./verilog/sram_w16.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            51            |    auto/auto     |
|            72            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sram_w16_sram_bit160 line 48 in file
		'./verilog/sram_w16.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    memory12_reg     | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|    memory10_reg     | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|    memory11_reg     | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|    memory13_reg     | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|    memory14_reg     | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|        Q_reg        | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|    memory15_reg     | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory0_reg     | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory1_reg     | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory2_reg     | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory3_reg     | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory4_reg     | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory5_reg     | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory6_reg     | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory7_reg     | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory8_reg     | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|     memory9_reg     | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac_col' instantiated from design 'mac_array_col8_bw8_bw_psum20_pr16' with
	the parameters "bw=8,bw_psum=20,pr=16,col_id=1". (HDL-193)
Warning:  ./verilog/mac_col.v:49: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine mac_col_bw8_bw_psum20_pr16_col_id1 line 37 in file
		'./verilog/mac_col.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  load_ready_q_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inst_q_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     inst_2q_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     query_q_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      key_q_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      cnt_q_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac_col' instantiated from design 'mac_array_col8_bw8_bw_psum20_pr16' with
	the parameters "bw=8,bw_psum=20,pr=16,col_id=2". (HDL-193)
Warning:  ./verilog/mac_col.v:49: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine mac_col_bw8_bw_psum20_pr16_col_id2 line 37 in file
		'./verilog/mac_col.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  load_ready_q_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inst_q_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     inst_2q_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     query_q_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      key_q_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      cnt_q_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac_col' instantiated from design 'mac_array_col8_bw8_bw_psum20_pr16' with
	the parameters "bw=8,bw_psum=20,pr=16,col_id=3". (HDL-193)
Warning:  ./verilog/mac_col.v:49: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine mac_col_bw8_bw_psum20_pr16_col_id3 line 37 in file
		'./verilog/mac_col.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  load_ready_q_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inst_q_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     inst_2q_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     query_q_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      key_q_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      cnt_q_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac_col' instantiated from design 'mac_array_col8_bw8_bw_psum20_pr16' with
	the parameters "bw=8,bw_psum=20,pr=16,col_id=4". (HDL-193)
Warning:  ./verilog/mac_col.v:49: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine mac_col_bw8_bw_psum20_pr16_col_id4 line 37 in file
		'./verilog/mac_col.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  load_ready_q_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inst_q_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     inst_2q_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     query_q_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      key_q_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      cnt_q_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac_col' instantiated from design 'mac_array_col8_bw8_bw_psum20_pr16' with
	the parameters "bw=8,bw_psum=20,pr=16,col_id=5". (HDL-193)
Warning:  ./verilog/mac_col.v:49: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine mac_col_bw8_bw_psum20_pr16_col_id5 line 37 in file
		'./verilog/mac_col.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  load_ready_q_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inst_q_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     inst_2q_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     query_q_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      key_q_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      cnt_q_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac_col' instantiated from design 'mac_array_col8_bw8_bw_psum20_pr16' with
	the parameters "bw=8,bw_psum=20,pr=16,col_id=6". (HDL-193)
Warning:  ./verilog/mac_col.v:49: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine mac_col_bw8_bw_psum20_pr16_col_id6 line 37 in file
		'./verilog/mac_col.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  load_ready_q_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inst_q_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     inst_2q_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     query_q_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      key_q_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      cnt_q_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac_col' instantiated from design 'mac_array_col8_bw8_bw_psum20_pr16' with
	the parameters "bw=8,bw_psum=20,pr=16,col_id=7". (HDL-193)
Warning:  ./verilog/mac_col.v:49: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine mac_col_bw8_bw_psum20_pr16_col_id7 line 37 in file
		'./verilog/mac_col.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  load_ready_q_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inst_q_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     inst_2q_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     query_q_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      key_q_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      cnt_q_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac_col' instantiated from design 'mac_array_col8_bw8_bw_psum20_pr16' with
	the parameters "bw=8,bw_psum=20,pr=16,col_id=8". (HDL-193)
Warning:  ./verilog/mac_col.v:49: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine mac_col_bw8_bw_psum20_pr16_col_id8 line 37 in file
		'./verilog/mac_col.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  load_ready_q_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inst_q_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     inst_2q_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     query_q_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      key_q_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      cnt_q_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo_depth16' instantiated from design 'ofifo_col8_bw20' with
	the parameters "bw=20,simd=1". (HDL-193)

Statistics for case statements in always block at line 63 in file
	'./verilog/fifo_depth16.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            73            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fifo_depth16_bw20_simd1 line 53 in file
		'./verilog/fifo_depth16.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_depth16_bw20_simd1 line 63 in file
		'./verilog/fifo_depth16.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       q6_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       q10_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       q7_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       q8_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       q9_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       q11_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       q12_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       q13_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       q14_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       q15_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       q0_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       q1_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       q2_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       q3_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       q4_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|       q5_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac_16in' instantiated from design 'mac_col_bw8_bw_psum20_pr16_col_id1' with
	the parameters "bw=8,bw_psum=20,pr=16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fifo_mux_16_1' instantiated from design 'fifo_depth16_bw20_simd1' with
	the parameters "bw=20,simd=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fifo_mux_8_1' instantiated from design 'fifo_mux_16_1_bw20_simd1' with
	the parameters "bw=20,simd=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fifo_mux_2_1' instantiated from design 'fifo_mux_16_1_bw20_simd1' with
	the parameters "bw=20,simd=1". (HDL-193)
Presto compilation completed successfully.
Current design is 'fullchip'.

  Linking design 'fullchip'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (19 designs)              /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/fullchip.db, etc
  tcbn65gplustc (library)     /home/linux/ieng6/ee260bwi25/public/PDKdata/db/tcbn65gplustc.db


Reading SDC version 2.0...
Error: Invalid delay direction for port 'out[159]'. (UID-254)
Error: Invalid delay direction for port 'mem_in[127]'. (UID-254)

#   Propagate Constraints from cell core_instance/ (core_col8_bw8_bw_psum20_pr16) #

#   Propagate Constraints from cell core_instance/psum_mem_instance/ (sram_w16_sram_bit160) #

#   Propagate Constraints from cell core_instance/kmem_instance/ (sram_w16_sram_bit128) #

#   Propagate Constraints from cell core_instance/qmem_instance/ (sram_w16_sram_bit128) #

#   Propagate Constraints from cell core_instance/ofifo_inst/ (ofifo_col8_bw20) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/ (fifo_depth16_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/fifo_mux_16_1a/ (fifo_mux_16_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/fifo_mux_16_1a/mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/fifo_mux_16_1a/mux_8_1b/ (fifo_mux_8_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/fifo_mux_16_1a/mux_8_1a/ (fifo_mux_8_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[7].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/ (fifo_depth16_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/fifo_mux_16_1a/ (fifo_mux_16_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/fifo_mux_16_1a/mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/fifo_mux_16_1a/mux_8_1b/ (fifo_mux_8_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/fifo_mux_16_1a/mux_8_1a/ (fifo_mux_8_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[6].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/ (fifo_depth16_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/fifo_mux_16_1a/ (fifo_mux_16_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/fifo_mux_16_1a/mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/fifo_mux_16_1a/mux_8_1b/ (fifo_mux_8_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/fifo_mux_16_1a/mux_8_1a/ (fifo_mux_8_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[5].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/ (fifo_depth16_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/fifo_mux_16_1a/ (fifo_mux_16_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/fifo_mux_16_1a/mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/fifo_mux_16_1a/mux_8_1b/ (fifo_mux_8_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/fifo_mux_16_1a/mux_8_1a/ (fifo_mux_8_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[4].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/ (fifo_depth16_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/fifo_mux_16_1a/ (fifo_mux_16_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/fifo_mux_16_1a/mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/fifo_mux_16_1a/mux_8_1b/ (fifo_mux_8_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/fifo_mux_16_1a/mux_8_1a/ (fifo_mux_8_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[3].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/ (fifo_depth16_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/fifo_mux_16_1a/ (fifo_mux_16_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/fifo_mux_16_1a/mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/fifo_mux_16_1a/mux_8_1b/ (fifo_mux_8_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/fifo_mux_16_1a/mux_8_1a/ (fifo_mux_8_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[2].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/ (fifo_depth16_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/fifo_mux_16_1a/ (fifo_mux_16_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/fifo_mux_16_1a/mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/fifo_mux_16_1a/mux_8_1b/ (fifo_mux_8_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/fifo_mux_16_1a/mux_8_1a/ (fifo_mux_8_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[1].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/ (fifo_depth16_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/fifo_mux_16_1a/ (fifo_mux_16_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/fifo_mux_16_1a/mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/fifo_mux_16_1a/mux_8_1b/ (fifo_mux_8_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1d/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/fifo_mux_16_1a/mux_8_1a/ (fifo_mux_8_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/ofifo_inst/col_idx[0].fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1a/ (fifo_mux_2_1_bw20_simd1) #

#   Propagate Constraints from cell core_instance/mac_array_instance/ (mac_array_col8_bw8_bw_psum20_pr16) #

#   Propagate Constraints from cell core_instance/mac_array_instance/col_idx[8].mac_col_inst/ (mac_col_bw8_bw_psum20_pr16_col_id8) #

#   Propagate Constraints from cell core_instance/mac_array_instance/col_idx[8].mac_col_inst/mac_16in_instance/ (mac_16in_bw8_bw_psum20_pr16) #

#   Propagate Constraints from cell core_instance/mac_array_instance/col_idx[7].mac_col_inst/ (mac_col_bw8_bw_psum20_pr16_col_id7) #

#   Propagate Constraints from cell core_instance/mac_array_instance/col_idx[7].mac_col_inst/mac_16in_instance/ (mac_16in_bw8_bw_psum20_pr16) #

#   Propagate Constraints from cell core_instance/mac_array_instance/col_idx[6].mac_col_inst/ (mac_col_bw8_bw_psum20_pr16_col_id6) #

#   Propagate Constraints from cell core_instance/mac_array_instance/col_idx[6].mac_col_inst/mac_16in_instance/ (mac_16in_bw8_bw_psum20_pr16) #

#   Propagate Constraints from cell core_instance/mac_array_instance/col_idx[5].mac_col_inst/ (mac_col_bw8_bw_psum20_pr16_col_id5) #

#   Propagate Constraints from cell core_instance/mac_array_instance/col_idx[5].mac_col_inst/mac_16in_instance/ (mac_16in_bw8_bw_psum20_pr16) #

#   Propagate Constraints from cell core_instance/mac_array_instance/col_idx[4].mac_col_inst/ (mac_col_bw8_bw_psum20_pr16_col_id4) #

#   Propagate Constraints from cell core_instance/mac_array_instance/col_idx[4].mac_col_inst/mac_16in_instance/ (mac_16in_bw8_bw_psum20_pr16) #

#   Propagate Constraints from cell core_instance/mac_array_instance/col_idx[3].mac_col_inst/ (mac_col_bw8_bw_psum20_pr16_col_id3) #

#   Propagate Constraints from cell core_instance/mac_array_instance/col_idx[3].mac_col_inst/mac_16in_instance/ (mac_16in_bw8_bw_psum20_pr16) #

#   Propagate Constraints from cell core_instance/mac_array_instance/col_idx[2].mac_col_inst/ (mac_col_bw8_bw_psum20_pr16_col_id2) #

#   Propagate Constraints from cell core_instance/mac_array_instance/col_idx[2].mac_col_inst/mac_16in_instance/ (mac_16in_bw8_bw_psum20_pr16) #

#   Propagate Constraints from cell core_instance/mac_array_instance/col_idx[1].mac_col_inst/ (mac_col_bw8_bw_psum20_pr16_col_id1) #

#   Propagate Constraints from cell core_instance/mac_array_instance/col_idx[1].mac_col_inst/mac_16in_instance/ (mac_16in_bw8_bw_psum20_pr16) #
Current design is 'fullchip'.
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Current design is 'fullchip'.
Current design is 'core_col8_bw8_bw_psum20_pr16'.
Current design is 'mac_array_col8_bw8_bw_psum20_pr16'.
Current design is 'ofifo_col8_bw20'.
Current design is 'sram_w16_sram_bit128'.
Current design is 'sram_w16_sram_bit160'.
Current design is 'mac_col_bw8_bw_psum20_pr16_col_id1'.
Current design is 'mac_col_bw8_bw_psum20_pr16_col_id2'.
Current design is 'mac_col_bw8_bw_psum20_pr16_col_id3'.
Current design is 'mac_col_bw8_bw_psum20_pr16_col_id4'.
Current design is 'mac_col_bw8_bw_psum20_pr16_col_id5'.
Current design is 'mac_col_bw8_bw_psum20_pr16_col_id6'.
Current design is 'mac_col_bw8_bw_psum20_pr16_col_id7'.
Current design is 'mac_col_bw8_bw_psum20_pr16_col_id8'.
Current design is 'fifo_depth16_bw20_simd1'.
Current design is 'mac_16in_bw8_bw_psum20_pr16'.
Current design is 'fifo_mux_16_1_bw20_simd1'.
Current design is 'fifo_mux_8_1_bw20_simd1'.
Current design is 'fifo_mux_2_1_bw20_simd1'.
Current design is 'fullchip'.
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Loading db file '/software/nonrdist64/dc-2015.06-64/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: There are 180 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'sram_w16_sram_bit128'. (OPT-1056)
Information: Uniquified 8 instances of design 'fifo_depth16_bw20_simd1'. (OPT-1056)
Information: Uniquified 8 instances of design 'mac_16in_bw8_bw_psum20_pr16'. (OPT-1056)
Information: Uniquified 8 instances of design 'fifo_mux_16_1_bw20_simd1'. (OPT-1056)
Information: Uniquified 16 instances of design 'fifo_mux_8_1_bw20_simd1'. (OPT-1056)
Information: Uniquified 120 instances of design 'fifo_mux_2_1_bw20_simd1'. (OPT-1056)
  Simplifying Design 'fullchip'

Loaded alib file './alib-52/tcbn65gplustc.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sram_w16_sram_bit160'
  Processing 'sram_w16_sram_bit128_0'
  Processing 'mac_col_bw8_bw_psum20_pr16_col_id8'
Information: Added key list 'DesignWare' to design 'mac_col_bw8_bw_psum20_pr16_col_id8'. (DDB-72)
  Processing 'mac_col_bw8_bw_psum20_pr16_col_id2'
Information: Added key list 'DesignWare' to design 'mac_col_bw8_bw_psum20_pr16_col_id2'. (DDB-72)
  Processing 'mac_col_bw8_bw_psum20_pr16_col_id7'
Information: Added key list 'DesignWare' to design 'mac_col_bw8_bw_psum20_pr16_col_id7'. (DDB-72)
  Processing 'mac_col_bw8_bw_psum20_pr16_col_id1'
Information: Added key list 'DesignWare' to design 'mac_col_bw8_bw_psum20_pr16_col_id1'. (DDB-72)
  Processing 'mac_col_bw8_bw_psum20_pr16_col_id6'
Information: Added key list 'DesignWare' to design 'mac_col_bw8_bw_psum20_pr16_col_id6'. (DDB-72)
  Processing 'mac_array_col8_bw8_bw_psum20_pr16'
  Processing 'mac_col_bw8_bw_psum20_pr16_col_id5'
Information: Added key list 'DesignWare' to design 'mac_col_bw8_bw_psum20_pr16_col_id5'. (DDB-72)
  Processing 'core_col8_bw8_bw_psum20_pr16'
  Processing 'fifo_depth16_bw20_simd1_0'
Information: Added key list 'DesignWare' to design 'fifo_depth16_bw20_simd1_0'. (DDB-72)
 Implement Synthetic for 'fifo_depth16_bw20_simd1_0'.
  Processing 'fifo_mux_8_1_bw20_simd1_0'
  Processing 'fifo_depth16_bw20_simd1_7'
Information: Added key list 'DesignWare' to design 'fifo_depth16_bw20_simd1_7'. (DDB-72)
 Implement Synthetic for 'fifo_depth16_bw20_simd1_7'.
  Processing 'ofifo_col8_bw20'
  Processing 'mac_col_bw8_bw_psum20_pr16_col_id3'
Information: Added key list 'DesignWare' to design 'mac_col_bw8_bw_psum20_pr16_col_id3'. (DDB-72)
  Processing 'fullchip'
  Processing 'fifo_mux_16_1_bw20_simd1_0'
  Processing 'fifo_mux_16_1_bw20_simd1_7'
  Processing 'mac_col_bw8_bw_psum20_pr16_col_id4'
Information: Added key list 'DesignWare' to design 'mac_col_bw8_bw_psum20_pr16_col_id4'. (DDB-72)
  Processing 'mac_16in_bw8_bw_psum20_pr16_0'
 Implement Synthetic for 'mac_16in_bw8_bw_psum20_pr16_0'.
  Processing 'fifo_mux_2_1_bw20_simd1_112'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIEL' in the library 'tcbn65gplustc' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEH' in the library 'tcbn65gplustc' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Mapping 'mac_16in_bw8_bw_psum20_pr16_3_DP_OP_78J37_122_5511_2'
Information: Added key list 'DesignWare' to design 'mac_16in_bw8_bw_psum20_pr16_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'mac_16in_bw8_bw_psum20_pr16_7'. (DDB-72)
Information: Added key list 'DesignWare' to design 'mac_16in_bw8_bw_psum20_pr16_6'. (DDB-72)
Information: Added key list 'DesignWare' to design 'mac_16in_bw8_bw_psum20_pr16_5'. (DDB-72)
Information: Added key list 'DesignWare' to design 'mac_16in_bw8_bw_psum20_pr16_4'. (DDB-72)
Information: Added key list 'DesignWare' to design 'mac_16in_bw8_bw_psum20_pr16_3'. (DDB-72)
Information: Added key list 'DesignWare' to design 'mac_16in_bw8_bw_psum20_pr16_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'mac_16in_bw8_bw_psum20_pr16_1'. (DDB-72)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:23  216146.5      0.20     230.4       0.0                           1188579.6250      0.00  
    0:03:14  221021.3      0.08      94.7       0.0                           1254144.5000      0.00  
    0:03:14  221021.3      0.08      94.7       0.0                           1254144.5000      0.00  
    0:03:14  221021.3      0.08      94.7       0.0                           1254144.5000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:03:36  219759.5      0.12      97.1       0.0                           1242333.1250      0.00  
    0:03:41  219152.2      0.09      95.6       0.0                           1239949.3750      0.00  
    0:03:43  219538.4      0.09      92.2       0.0                           1246465.7500      0.00  
    0:03:49  219348.7      0.09      92.2       0.0                           1216786.8750      0.00  
    0:03:49  219348.7      0.09      92.2       0.0                           1216786.8750      0.00  
    0:04:01  220558.7      0.08      87.6       2.2                           1224750.3750      0.00  
    0:04:02  220558.7      0.08      87.6       2.2                           1224750.3750      0.00  
    0:04:02  220562.6      0.08      87.2       2.2                           1224860.1250      0.00  
    0:04:02  220562.6      0.08      87.2       2.2                           1224860.1250      0.00  
    0:04:48  224406.0      0.07      75.0       3.4                           1247760.3750      0.00  
    0:04:48  224406.0      0.07      75.0       3.4                           1247760.3750      0.00  
    0:07:01  232434.0      0.02      10.9       0.0                           1344385.1250      0.00  
    0:07:01  232434.0      0.02      10.9       0.0                           1344385.1250      0.00  
    0:07:15  232935.1      0.01      10.2       0.0                           1346879.5000      0.00  
    0:07:15  232935.1      0.01      10.2       0.0                           1346879.5000      0.00  
    0:07:31  233487.0      0.01       7.3       0.0                           1352561.6250      0.00  
    0:07:31  233487.0      0.01       7.3       0.0                           1352561.6250      0.00  
    0:07:31  233487.0      0.01       7.3       0.0                           1352561.6250      0.00  
    0:07:31  233487.0      0.01       7.3       0.0                           1352561.6250      0.00  
    0:07:44  233738.3      0.01       5.5       0.0                           1354608.6250      0.00  
    0:07:44  233738.3      0.01       5.5       0.0                           1354608.6250      0.00  
    0:07:45  233738.3      0.01       5.5       0.0                           1354608.6250      0.00  
    0:07:46  233749.1      0.01       5.2       0.0                           1354673.2500      0.00  
    0:07:59  234190.1      0.01       4.7       0.0                           1356721.0000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:07:59  234190.1      0.01       4.7       0.0                           1356721.0000      0.00  
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
    0:08:30  231024.6      0.00       0.3       0.0                           1296637.3750      0.00  
    0:08:41  231244.2      0.00       0.1       0.0                           1298039.1250      0.00  
    0:08:41  231244.2      0.00       0.1       0.0                           1298039.1250      0.00  
    0:08:49  229441.0      0.00       0.2       0.0                           1269142.1250      0.00  
    0:08:50  229441.0      0.00       0.2       0.0                           1269142.1250      0.00  
    0:09:03  229884.5      0.00       0.2       0.0                           1272671.3750      0.00  
    0:09:04  229884.5      0.00       0.2       0.0                           1272671.3750      0.00  
    0:09:04  229883.0      0.00       0.1       0.0                           1272688.7500      0.00  
    0:09:04  229883.0      0.00       0.1       0.0                           1272688.7500      0.00  
    0:09:11  230083.2      0.00       0.1       0.0                           1274210.8750      0.00  
    0:09:11  230083.2      0.00       0.1       0.0                           1274210.8750      0.00  
    0:09:21  230055.5      0.00       0.0       0.0                           1274004.0000      0.00  
    0:09:21  230055.5      0.00       0.0       0.0                           1274004.0000      0.00  
    0:09:21  230055.5      0.00       0.0       0.0                           1274004.0000      0.00  
    0:09:21  230055.5      0.00       0.0       0.0                           1274004.0000      0.00  
    0:09:21  230055.5      0.00       0.0       0.0                           1274004.0000      0.00  
    0:09:21  230055.5      0.00       0.0       0.0                           1274004.0000      0.00  
    0:09:21  230055.5      0.00       0.0       0.0                           1274004.0000      0.00  
    0:09:21  230055.5      0.00       0.0       0.0                           1274004.0000      0.00  
    0:09:21  230055.5      0.00       0.0       0.0                           1274004.0000      0.00  
    0:09:21  230055.5      0.00       0.0       0.0                           1274004.0000      0.00  
    0:09:21  230055.5      0.00       0.0       0.0                           1274004.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:09:22  230055.5      0.00       0.0       0.0                           1274004.0000      0.00  
    0:09:30  227747.5      0.00       0.2       0.0                           1240812.8750      0.00  
    0:09:30  227763.4      0.00       0.0       0.0                           1241038.6250      0.00  
    0:09:30  227763.4      0.00       0.0       0.0                           1241038.6250      0.00  
    0:09:38  226770.1      0.00       0.0       0.0                           1223539.6250      0.00  
    0:09:40  226473.8      0.00       0.0       0.0                           1220965.6250      0.00  
    0:09:41  226400.8      0.00       0.0       0.0                           1219379.6250      0.00  
    0:09:41  226400.8      0.00       0.0       0.0                           1219379.6250      0.00  
    0:09:42  226400.8      0.00       0.0       0.0                           1219379.6250      0.00  
    0:09:42  226400.8      0.00       0.0       0.0                           1219379.6250      0.00  
    0:09:49  225490.7      0.00       0.0       0.0                           1204751.7500      0.00  
Loading db file '/home/linux/ieng6/ee260bwi25/public/PDKdata/db/tcbn65gplustc.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'fullchip' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'core_instance/ofifo_inst/col_idx[2].fifo_instance/wr_clk': 11824 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Current design is 'fullchip'.
Writing verilog file '/home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/fullchip.out.v'.
run.scr completed successfully
