Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 18 18:02:05 2019
| Host         : PCAdi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file B_ram_read_control_sets_placed.rpt
| Design       : B_ram_read
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             791 |          331 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            6 |
| Yes          | No                    | No                     |             311 |          135 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             189 |          150 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------+------------------+------------------+----------------+
|    Clock Signal    |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+----------------------+------------------+------------------+----------------+
|  clk_out_OBUF_BUFG | f_reg[9][25]_i_1_n_0 | f[8][2]_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG     |                      |                  |                1 |              1 |
|  clk_out_OBUF_BUFG | f_reg[9][25]_i_1_n_0 | f[7][23]_i_1_n_0 |                5 |              5 |
|  clk_out_OBUF_BUFG | f_reg[9][25]_i_1_n_0 | f[8][25]_i_1_n_0 |                2 |              7 |
|  clk_out_OBUF_BUFG | seg[6]_i_1_n_0       |                  |                1 |              7 |
|  clk_out_OBUF_BUFG | f_reg[9][25]_i_1_n_0 | aA               |                4 |             14 |
|  clk_out_OBUF_BUFG | f_reg[9][25]_i_1_n_0 | f[2][24]_i_1_n_0 |               20 |             21 |
|  clk_out_OBUF_BUFG | f_reg[9][25]_i_1_n_0 | f[1][21]_i_1_n_0 |               18 |             21 |
|  clk_out_OBUF_BUFG | f_reg[9][25]_i_1_n_0 | f[0][24]_i_1_n_0 |               21 |             22 |
|  clk_out_OBUF_BUFG | f_reg[9][25]_i_1_n_0 | f[6][23]_i_1_n_0 |               20 |             24 |
|  clk_out_OBUF_BUFG | f_reg[9][25]_i_1_n_0 | f[5][23]_i_1_n_0 |               20 |             24 |
|  clk_IBUF_BUFG     |                      | clear            |                6 |             24 |
|  clk_out_OBUF_BUFG | f_reg[9][25]_i_1_n_0 | f[3][24]_i_1_n_0 |               19 |             25 |
|  clk_out_OBUF_BUFG | f_reg[9][25]_i_1_n_0 | f[4][24]_i_1_n_0 |               20 |             25 |
|  clk_out_OBUF_BUFG | f_reg[9][25]_i_1_n_0 |                  |              134 |            304 |
|  clk_out_OBUF_BUFG |                      |                  |              330 |            790 |
+--------------------+----------------------+------------------+------------------+----------------+


