// Seed: 3683429704
module module_0 (
    input id_0,
    output uwire id_1,
    input id_2,
    input id_3,
    output logic id_4
);
  logic id_5;
  assign id_1[1] = id_3;
  logic id_6;
endmodule
