// As simple as it gets: 1-core system with 2 short processes

sys = {
    cores = {
        simpleCore = {
            type = "Simple";
            dcache = "l1d";
            icache = "l1i";
        };
    };

    lineSize = 64;

    caches = {
        l1d = {
            size = 65536;
        };
        l1i = {
            size = 32768;
        };
		
        l2 = {
            caches = 1;
            size = 2097152;
            children = "l1i|l1d";
        };
		
        l3 = {
            caches = 1;
            banks = 1;
            size = 2097152;
            array = {
                type = "SetAssoc";
                ways = 16;
            }
            repl = {
                type = "RLR";
            }
            latency = 26;
            children = "l2";
        };
		
		pfc = {
			isPrefetcher = true;
			children = "l3";
			prefetchers = 1;
		};
    };
};

sim = {
    phaseLength = 10000;
    // attachDebugger = True;
    schedQuantum = 50;  // switch threads frequently
    procStatsFilter = "l1.*|l2.*";
};

process0 = {
    command = "ls -alh --color tests/";
};


process1 = {
    command = "cat tests/simple.cfg";
};

