xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../../../tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../openhwgroup.org_systems_core-v-mcu_0.gen/sources_1/ip/ila_instr_instrlce_pc_rst/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../../tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../openhwgroup.org_systems_core-v-mcu_0.gen/sources_1/ip/ila_instr_instrlce_pc_rst/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../../tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../openhwgroup.org_systems_core-v-mcu_0.gen/sources_1/ip/ila_instr_instrlce_pc_rst/hdl/verilog"
ila_instr_instrlce_pc_rst.v,verilog,xil_defaultlib,../../../../openhwgroup.org_systems_core-v-mcu_0.gen/sources_1/ip/ila_instr_instrlce_pc_rst/sim/ila_instr_instrlce_pc_rst.v,incdir="../../../../openhwgroup.org_systems_core-v-mcu_0.gen/sources_1/ip/ila_instr_instrlce_pc_rst/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
