{"vcs1":{"timestamp_begin":1735054557.305225194, "rt":1.61, "ut":0.77, "st":0.26}}
{"vcselab":{"timestamp_begin":1735054559.000851637, "rt":0.95, "ut":0.31, "st":0.16}}
{"link":{"timestamp_begin":1735054560.028048590, "rt":0.48, "ut":0.16, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735054556.565865880}
{"VCS_COMP_START_TIME": 1735054556.565865880}
{"VCS_COMP_END_TIME": 1735054563.642913129}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 332504}}
{"stitch_vcselab": {"peak_mem": 231544}}
