<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/altera_external_memory_bfm.sv"
   type="SYSTEM_VERILOG"
   library="external_memory_bfm_0" />
 <file
   path="simulation/submodules/altera_external_memory_bfm.hex"
   type="HEX"
   library="external_memory_bfm_0" />
 <file path="simulation/testram.v" type="VERILOG" />
 <topLevel name="testram" />
 <deviceFamily name="cycloneive" />
</simPackage>
