{
  "name": "core::<core_simd::vector::Simd<f64, N> as core_simd::simd::num::float::SimdFloat>::copysign",
  "span": "$library/core/src/../../portable-simd/crates/core_simd/src/simd/num/float.rs:385:13: 385:50",
  "mir": "fn core::<core_simd::vector::Simd<f64, N> as core_simd::simd::num::float::SimdFloat>::copysign(_1: core_simd::vector::Simd<f64, N>, _2: core_simd::vector::Simd<f64, N>) -> core_simd::vector::Simd<f64, N> {\n    let mut _0: core_simd::vector::Simd<f64, N>;\n    let  _3: core_simd::vector::Simd<u64, N>;\n    let mut _4: core_simd::vector::Simd<u64, N>;\n    let mut _5: core_simd::vector::Simd<u64, N>;\n    let mut _6: core_simd::vector::Simd<f64, N>;\n    let  _7: core_simd::vector::Simd<u64, N>;\n    let mut _8: core_simd::vector::Simd<u64, N>;\n    let mut _9: core_simd::vector::Simd<u64, N>;\n    let mut _10: core_simd::vector::Simd<u64, N>;\n    let mut _11: core_simd::vector::Simd<f64, N>;\n    let mut _12: core_simd::vector::Simd<u64, N>;\n    debug self => _1;\n    debug sign => _2;\n    debug sign_bit => _3;\n    debug magnitude => _7;\n    bb0: {\n        StorageLive(_4);\n        _4 = <core_simd::vector::Simd<f64, N> as core_simd::simd::num::float::SimdFloat>::to_bits(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = core_simd::vector::Simd::<f64, N>::splat(-0f64) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _5 = <core_simd::vector::Simd<f64, N> as core_simd::simd::num::float::SimdFloat>::to_bits(move _6) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        _3 = <core_simd::vector::Simd<u64, N> as ops::bit::BitAnd>::bitand(move _4, move _5) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_5);\n        StorageDead(_4);\n        StorageLive(_8);\n        _8 = <core_simd::vector::Simd<f64, N> as core_simd::simd::num::float::SimdFloat>::to_bits(_1) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageLive(_9);\n        StorageLive(_10);\n        StorageLive(_11);\n        _11 = core_simd::vector::Simd::<f64, N>::splat(-0f64) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        _10 = <core_simd::vector::Simd<f64, N> as core_simd::simd::num::float::SimdFloat>::to_bits(move _11) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_11);\n        _9 = <core_simd::vector::Simd<u64, N> as ops::bit::Not>::not(move _10) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_10);\n        _7 = <core_simd::vector::Simd<u64, N> as ops::bit::BitAnd>::bitand(move _8, move _9) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_9);\n        StorageDead(_8);\n        StorageLive(_12);\n        _12 = <core_simd::vector::Simd<u64, N> as ops::bit::BitOr>::bitor(_3, _7) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        _0 = <core_simd::vector::Simd<f64, N> as core_simd::simd::num::float::SimdFloat>::from_bits(move _12) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        StorageDead(_12);\n        return;\n    }\n}\n"
}