1.)NETIDS	
	a.) Kiara Hernandez - khernandez98
	b.) Fernando Gutierrez - afgutierrez8
	c.) Juan Romano - juanromano

2.)Xilinx synthesis tool version: Vivado v2020.1 (64-bit)

3.)Target FPGA: xc7a100
   Speed Grade: tcsg324-3

4.) Description:
	To calculate estimated critical path we broke the 
	circuits into cycles. We then grabbed the highest 
	value from each of the cycles and added them together 
	to get the critical path.
