;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB @-127, 100
	JMP 0, #2
	JMZ 2, 101
	SUB 0, 40
	SLT #300, 90
	SLT #300, 90
	MOV -4, <-20
	SLT #300, 90
	SLT 10, 5
	ADD 49, @-805
	ADD @-30, 9
	ADD @-30, 9
	ADD 3, 220
	SLT @-30, 9
	SLT @-30, 9
	ADD @131, 126
	MOV -4, <-20
	ADD #300, 90
	ADD #300, 90
	SPL 0, <922
	SPL 0, <922
	SUB -207, <-120
	SUB -207, <-120
	ADD @131, 126
	ADD @-30, 9
	ADD 48, @-15
	SPL 0, <922
	SUB @0, @2
	ADD 900, 402
	MOV -4, <-20
	SUB @124, 106
	SUB @121, 106
	MOV -4, <-20
	MOV -4, <-20
	ADD 30, -2
	SPL 0, <922
	CMP -207, <-120
	MOV -4, <-20
	SPL 0, <922
	MOV -4, <-20
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	MOV -4, <-20
	SUB @124, 106
	MOV -1, <-26
	CMP #20, 40
