Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Sun Mar 11 23:29:33 2018
| Host             : luigilinux running 64-bit openSUSE Leap 42.3
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.185        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.113        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.003 |        6 |       --- |             --- |
| Slice Logic             |    <0.001 |     1163 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      380 |     20800 |            1.83 |
|   CARRY4                |    <0.001 |       50 |      8150 |            0.61 |
|   Register              |    <0.001 |      581 |     41600 |            1.40 |
|   F7/F8 Muxes           |    <0.001 |       19 |     32600 |            0.06 |
|   Others                |     0.000 |       69 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        2 |      9600 |            0.02 |
| Signals                 |    <0.001 |      832 |       --- |             --- |
| Block RAM               |    <0.001 |        1 |        50 |            2.00 |
| MMCM                    |     0.106 |        1 |         5 |           20.00 |
| DSPs                    |     0.002 |        2 |        90 |            2.22 |
| I/O                     |    <0.001 |       18 |       106 |           16.98 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.185 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.017 |       0.008 |      0.010 |
| Vccaux    |       1.800 |     0.071 |       0.059 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+----------------------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                                     | Constraint (ns) |
+-------------------------------+----------------------------------------------------------------------------+-----------------+
| clk_ap_design_1_clk_wiz_0_0   | design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_ap_design_1_clk_wiz_0_0   |             4.0 |
| clk_vid_design_1_clk_wiz_0_0  | design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_vid_design_1_clk_wiz_0_0  |            40.0 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            10.0 |
| sys_clock                     | sys_clock                                                                  |            10.0 |
+-------------------------------+----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------+-----------+
| Name                                                 | Power (W) |
+------------------------------------------------------+-----------+
| main                                                 |     0.113 |
|   design_1_wrapper_i                                 |     0.113 |
|     design_1_i                                       |     0.113 |
|       clk_wiz_0                                      |     0.107 |
|         inst                                         |     0.107 |
|       mandelbrot_frame_0                             |     0.004 |
|         inst                                         |     0.004 |
|           mandelbrot_frame_cud_U2                    |     0.002 |
|             mandelbrot_frame_cud_DSP48_0_U           |     0.002 |
|       proc_sys_reset_0                               |    <0.001 |
|         U0                                           |    <0.001 |
|           EXT_LPF                                    |    <0.001 |
|             ACTIVE_HIGH_EXT.ACT_HI_EXT               |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                |    <0.001 |
|           SEQ                                        |    <0.001 |
|             SEQ_COUNTER                              |    <0.001 |
|       v_axi4s_vid_out_0                              |     0.003 |
|         inst                                         |     0.003 |
|           COUPLER_INST                               |     0.002 |
|             generate_async_fifo.FIFO_INST            |     0.002 |
|               XPM_FIFO_ASYNC_INST                    |     0.002 |
|                 gnuram_async_fifo.xpm_fifo_base_inst |     0.002 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst      |    <0.001 |
|                   gen_cdc_pntr.rpw_gray_reg          |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg          |    <0.001 |
|                   gen_cdc_pntr.wpr_gray_reg_dc       |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst   |    <0.001 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst      |    <0.001 |
|                   gen_fwft.rdpp1_inst                |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst    |    <0.001 |
|                   rdp_inst                           |    <0.001 |
|                   rdpp1_inst                         |    <0.001 |
|                   rst_d1_inst                        |    <0.001 |
|                   wrp_inst                           |    <0.001 |
|                   wrpp1_inst                         |    <0.001 |
|                   wrpp2_inst                         |    <0.001 |
|                   xpm_fifo_rst_inst                  |    <0.001 |
|                     gen_rst_ic.rrst_rd_inst          |    <0.001 |
|                       gen_pipe_bit[1].pipe_bit_inst  |    <0.001 |
|                       gen_pipe_bit[2].pipe_bit_inst  |    <0.001 |
|                     gen_rst_ic.rrst_wr_inst          |    <0.001 |
|                     gen_rst_ic.wrst_rd_inst          |    <0.001 |
|                     gen_rst_ic.wrst_wr_inst          |    <0.001 |
|                       gen_pipe_bit[0].pipe_bit_inst  |    <0.001 |
|                       gen_pipe_bit[1].pipe_bit_inst  |    <0.001 |
|           FORMATTER_INST                             |    <0.001 |
|           SYNC_INST                                  |    <0.001 |
|       v_tc_0                                         |    <0.001 |
|         U0                                           |    <0.001 |
|           U_TC_TOP                                   |    <0.001 |
|             GEN_GENERATOR.U_TC_GEN                   |    <0.001 |
|           U_VIDEO_CTRL                               |     0.000 |
+------------------------------------------------------+-----------+


