\section{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{structA__BLOCK__LINK}{A\+\_\+\+B\+L\+O\+C\+K\+\_\+\+L\+I\+NK}} }{\pageref{structA__BLOCK__LINK}}{}
\item\contentsline{section}{\mbox{\hyperlink{structacmp__format}{acmp\+\_\+format}} }{\pageref{structacmp__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionACMP__INSTRUCTION}{A\+C\+M\+P\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionACMP__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structacnt__format}{acnt\+\_\+format}} }{\pageref{structacnt__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionACNT__INSTRUCTION}{A\+C\+N\+T\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionACNT__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structadc__config__reg}{adc\+\_\+config\+\_\+reg}} }{\pageref{structadc__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__format}{A\+D\+C\+\_\+format}} }{\pageref{structADC__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionADC__INSTRUCTION}{A\+D\+C\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionADC__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structadcBase}{adc\+Base}} \\*A\+DC Register Frame Definition }{\pageref{structadcBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structadcData}{adc\+Data}} \\*A\+DC Conversion data structure }{\pageref{structadcData}}{}
\item\contentsline{section}{\mbox{\hyperlink{structadcLUT}{adc\+L\+UT}} \\*A\+DC Look-\/\+Up Table }{\pageref{structadcLUT}}{}
\item\contentsline{section}{\mbox{\hyperlink{structadcLUTEntry}{adc\+L\+U\+T\+Entry}} \\*A\+DC Look-\/\+Up Table Entry }{\pageref{structadcLUTEntry}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADCNST__format}{A\+D\+C\+N\+S\+T\+\_\+format}} }{\pageref{structADCNST__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionADCNST__INSTRUCTION}{A\+D\+C\+N\+S\+T\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionADCNST__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADD__format}{A\+D\+D\+\_\+format}} }{\pageref{structADD__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionADD__INSTRUCTION}{A\+D\+D\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionADD__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADM32__format}{A\+D\+M32\+\_\+format}} }{\pageref{structADM32__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionADM32__INSTRUCTION}{A\+D\+M32\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionADM32__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structAND__format}{A\+N\+D\+\_\+format}} }{\pageref{structAND__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionAND__INSTRUCTION}{A\+N\+D\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionAND__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structapcnt__format}{apcnt\+\_\+format}} }{\pageref{structapcnt__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionAPCNT__INSTRUCTION}{A\+P\+C\+N\+T\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionAPCNT__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structbr__format}{br\+\_\+format}} }{\pageref{structbr__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionBR__INSTRUCTION}{B\+R\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionBR__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcan__config__reg}{can\+\_\+config\+\_\+reg}} }{\pageref{structcan__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcanBase}{can\+Base}} \\*C\+AN Register Frame Definition }{\pageref{structcanBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structccmr4__config__reg}{ccmr4\+\_\+config\+\_\+reg}} }{\pageref{structccmr4__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCNT__format}{C\+N\+T\+\_\+format}} }{\pageref{structCNT__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionCNT__INSTRUCTION}{C\+N\+T\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionCNT__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcorCoRoutineControlBlock}{cor\+Co\+Routine\+Control\+Block}} }{\pageref{structcorCoRoutineControlBlock}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcrc__config__reg}{crc\+\_\+config\+\_\+reg}} }{\pageref{structcrc__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcrcBase}{crc\+Base}} \\*C\+RC Register Frame Definition }{\pageref{structcrcBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcrcConfig}{crc\+Config}} \\*C\+RC configuration for different modes }{\pageref{structcrcConfig}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcrcModConfig}{crc\+Mod\+Config}} \\*C\+RC mode specific parameters }{\pageref{structcrcModConfig}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdadm64__format}{dadm64\+\_\+format}} }{\pageref{structdadm64__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionDADM64__INSTRUCTION}{D\+A\+D\+M64\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionDADM64__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdcc__config__reg}{dcc\+\_\+config\+\_\+reg}} }{\pageref{structdcc__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdccBase}{dcc\+Base}} \\*D\+CC Base Register Definition }{\pageref{structdccBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDevice__BankType}{Device\+\_\+\+Bank\+Type}} }{\pageref{structDevice__BankType}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDevice__FlashType}{Device\+\_\+\+Flash\+Type}} }{\pageref{structDevice__FlashType}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDevice__SectorType}{Device\+\_\+\+Sector\+Type}} }{\pageref{structDevice__SectorType}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdjnz__format}{djnz\+\_\+format}} }{\pageref{structdjnz__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionDJNZ__INSTRUCTION}{D\+J\+N\+Z\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionDJNZ__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdjz__format}{djz\+\_\+format}} }{\pageref{structdjz__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionDJZ__INSTRUCTION}{D\+J\+Z\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionDJZ__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdma__config__reg}{dma\+\_\+config\+\_\+reg}} }{\pageref{structdma__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdmaBase}{dma\+Base}} \\*D\+MA Register Frame Definition }{\pageref{structdmaBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdmaBASE__t}{dma\+B\+A\+S\+E\+\_\+t}} \\*D\+MA Register Definition }{\pageref{structdmaBASE__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdmaCTRLPKT}{dma\+C\+T\+R\+L\+P\+KT}} }{\pageref{structdmaCTRLPKT}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdmaRAMBASE__t}{dma\+R\+A\+M\+B\+A\+S\+E\+\_\+t}} }{\pageref{structdmaRAMBASE__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structecap__config__reg}{ecap\+\_\+config\+\_\+reg}} }{\pageref{structecap__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structecapBASE}{ecap\+B\+A\+SE}} \\*E\+C\+AP Register Frame Definition }{\pageref{structecapBASE}}{}
\item\contentsline{section}{\mbox{\hyperlink{structecmp__format}{ecmp\+\_\+format}} }{\pageref{structecmp__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionECMP__INSTRUCTION}{E\+C\+M\+P\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionECMP__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structecnt__format}{ecnt\+\_\+format}} }{\pageref{structecnt__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionECNT__INSTRUCTION}{E\+C\+N\+T\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionECNT__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structefc__config__reg}{efc\+\_\+config\+\_\+reg}} }{\pageref{structefc__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structefcBase}{efc\+Base}} \\*Efc Register Frame Definition }{\pageref{structefcBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structeqep__config__reg}{eqep\+\_\+config\+\_\+reg}} }{\pageref{structeqep__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structeqepBASE}{eqep\+B\+A\+SE}} \\*E\+Q\+EP Register Frame Definition }{\pageref{structeqepBASE}}{}
\item\contentsline{section}{\mbox{\hyperlink{structesm__config__reg}{esm\+\_\+config\+\_\+reg}} }{\pageref{structesm__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structesmBase}{esm\+Base}} \\*Esm Register Frame Definition }{\pageref{structesmBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structetpwm__config__reg}{etpwm\+\_\+config\+\_\+reg}} }{\pageref{structetpwm__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structetpwmActionQualConfig__t}{etpwm\+Action\+Qual\+Config\+\_\+t}} \\*E\+T\+P\+W\+Mx Action Qualifier configuration }{\pageref{structetpwmActionQualConfig__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structetpwmBASE}{etpwm\+B\+A\+SE}} \\*E\+T\+P\+WM Register Frame Definition }{\pageref{structetpwmBASE}}{}
\item\contentsline{section}{\mbox{\hyperlink{structetpwmChoppingConfig__t}{etpwm\+Chopping\+Config\+\_\+t}} \\*E\+T\+P\+W\+Mx Chopper configuration }{\pageref{structetpwmChoppingConfig__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structetpwmDeadBandConfig__t}{etpwm\+Dead\+Band\+Config\+\_\+t}} \\*E\+T\+P\+W\+Mx Deadband configuration }{\pageref{structetpwmDeadBandConfig__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structetpwmDigitalCompareConfig__t}{etpwm\+Digital\+Compare\+Config\+\_\+t}} \\*E\+T\+P\+W\+Mx Digital Compare configuration }{\pageref{structetpwmDigitalCompareConfig__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structetpwmTripActionConfig__t}{etpwm\+Trip\+Action\+Config\+\_\+t}} \\*E\+T\+P\+W\+Mx Trip action configuration }{\pageref{structetpwmTripActionConfig__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFee__BlockConfigType}{Fee\+\_\+\+Block\+Config\+Type}} }{\pageref{structFee__BlockConfigType}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFee__VirtualSectorConfigType}{Fee\+\_\+\+Virtual\+Sector\+Config\+Type}} }{\pageref{structFee__VirtualSectorConfigType}}{}
\item\contentsline{section}{\mbox{\hyperlink{structflashWBase}{flash\+W\+Base}} \\*Flash Wrapper Register Frame Definition }{\pageref{structflashWBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structg__dmaCTRL}{g\+\_\+dma\+C\+T\+RL}} \\*Interrupt mode globals }{\pageref{structg__dmaCTRL}}{}
\item\contentsline{section}{\mbox{\hyperlink{structg__i2CTransfer}{g\+\_\+i2\+C\+Transfer}} \\*Interrupt mode globals }{\pageref{structg__i2CTransfer}}{}
\item\contentsline{section}{\mbox{\hyperlink{structgio__config__reg}{gio\+\_\+config\+\_\+reg}} }{\pageref{structgio__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structgioBase}{gio\+Base}} \\*G\+IO Base Register Definition }{\pageref{structgioBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structgioPort}{gio\+Port}} \\*G\+IO Port Register Definition }{\pageref{structgioPort}}{}
\item\contentsline{section}{\mbox{\hyperlink{structHeapRegion}{Heap\+Region}} }{\pageref{structHeapRegion}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhet1RamBase}{het1\+Ram\+Base}} }{\pageref{structhet1RamBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhet__config__reg}{het\+\_\+config\+\_\+reg}} }{\pageref{structhet__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhetBase}{het\+Base}} \\*H\+ET Register Definition }{\pageref{structhetBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhetInstructionBase}{het\+Instruction\+Base}} \\*H\+ET Instruction Definition }{\pageref{structhetInstructionBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhetRamBase}{het\+Ram\+Base}} \\*H\+ET R\+AM Definition }{\pageref{structhetRamBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhetSignal}{het\+Signal}} \\*H\+ET Signal Definition }{\pageref{structhetSignal}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhtuBase}{htu\+Base}} \\*H\+TU Base Register Definition }{\pageref{structhtuBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhtuRAMBASE__t}{htu\+R\+A\+M\+B\+A\+S\+E\+\_\+t}} }{\pageref{structhtuRAMBASE__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structi2c__config__reg}{i2c\+\_\+config\+\_\+reg}} }{\pageref{structi2c__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structi2cBase}{i2c\+Base}} \\*I2C Base Register Definition }{\pageref{structi2cBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structiommErrFault}{iomm\+Err\+Fault}} \\*I\+O\+MM Error and Fault Register Definition }{\pageref{structiommErrFault}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlin__config__reg}{lin\+\_\+config\+\_\+reg}} }{\pageref{structlin__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlinBase}{lin\+Base}} \\*L\+IN Register Definition }{\pageref{structlinBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmcmp__format}{mcmp\+\_\+format}} }{\pageref{structmcmp__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionMCMP__INSTRUCTION}{M\+C\+M\+P\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionMCMP__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmemory__format}{memory\+\_\+format}} }{\pageref{structmemory__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmibspi__config__reg}{mibspi\+\_\+config\+\_\+reg}} }{\pageref{structmibspi__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmibspiBase}{mibspi\+Base}} \\*M\+I\+B\+S\+PI Register Definition }{\pageref{structmibspiBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmibspiRamBase}{mibspi\+Ram\+Base}} \\*M\+I\+B\+S\+PI Buffer R\+AM Definition }{\pageref{structmibspiRamBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMOV32__format}{M\+O\+V32\+\_\+format}} }{\pageref{structMOV32__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionMOV32__INSTRUCTION}{M\+O\+V32\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionMOV32__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structmov64__format}{mov64\+\_\+format}} }{\pageref{structmov64__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionMOV64__INSTRUCTION}{M\+O\+V64\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionMOV64__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMPU__REGION__REGISTERS}{M\+P\+U\+\_\+\+R\+E\+G\+I\+O\+N\+\_\+\+R\+E\+G\+I\+S\+T\+E\+RS}} }{\pageref{structMPU__REGION__REGISTERS}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMPU__SETTINGS}{M\+P\+U\+\_\+\+S\+E\+T\+T\+I\+N\+GS}} }{\pageref{structMPU__SETTINGS}}{}
\item\contentsline{section}{\mbox{\hyperlink{structOR__format}{O\+R\+\_\+format}} }{\pageref{structOR__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionOR__INSTRUCTION}{O\+R\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionOR__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpbist__config__reg}{pbist\+\_\+config\+\_\+reg}} }{\pageref{structpbist__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpbistBase}{pbist\+Base}} \\*P\+B\+I\+ST Base Register Definition }{\pageref{structpbistBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpcnt__format}{pcnt\+\_\+format}} }{\pageref{structpcnt__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionPCNT__INSTRUCTION}{P\+C\+N\+T\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionPCNT__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpcr__config__reg}{pcr\+\_\+config\+\_\+reg}} }{\pageref{structpcr__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpcrBase}{pcr\+Base}} \\*Pcr Register Frame Definition }{\pageref{structpcrBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structperipheral__Frame__Select}{peripheral\+\_\+\+Frame\+\_\+\+Select}} }{\pageref{structperipheral__Frame__Select}}{}
\item\contentsline{section}{\mbox{\hyperlink{structperipheral__Memory__ChipSelect}{peripheral\+\_\+\+Memory\+\_\+\+Chip\+Select}} }{\pageref{structperipheral__Memory__ChipSelect}}{}
\item\contentsline{section}{\mbox{\hyperlink{structperipheral__Quad__ChipSelect}{peripheral\+\_\+\+Quad\+\_\+\+Chip\+Select}} }{\pageref{structperipheral__Quad__ChipSelect}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpinmux__config__reg}{pinmux\+\_\+config\+\_\+reg}} }{\pageref{structpinmux__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpinMuxBase}{pin\+Mux\+Base}} \\*P\+I\+N\+M\+UX Register Definition }{\pageref{structpinMuxBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpinMuxKicker}{pin\+Mux\+Kicker}} \\*Pin Muxing Kicker Register Definition }{\pageref{structpinMuxKicker}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpmm__config__reg}{pmm\+\_\+config\+\_\+reg}} }{\pageref{structpmm__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpmmBase}{pmm\+Base}} \\*Pmm Register Frame Definition }{\pageref{structpmmBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpwcnt__format}{pwcnt\+\_\+format}} }{\pageref{structpwcnt__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionPWCNT__INSTRUCTION}{P\+W\+C\+N\+T\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionPWCNT__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structQueueDefinition}{Queue\+Definition}} }{\pageref{structQueueDefinition}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRADM64__format}{R\+A\+D\+M64\+\_\+format}} }{\pageref{structRADM64__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionRADM64__INSTRUCTION}{R\+A\+D\+M64\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionRADM64__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structrcnt__format}{rcnt\+\_\+format}} }{\pageref{structrcnt__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionRCNT__INSTRUCTION}{R\+C\+N\+T\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionRCNT__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structrti__config__reg}{rti\+\_\+config\+\_\+reg}} }{\pageref{structrti__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structrtiBase}{rti\+Base}} \\*R\+TI Register Frame Definition }{\pageref{structrtiBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSBB__format}{S\+B\+B\+\_\+format}} }{\pageref{structSBB__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionSBB__INSTRUCTION}{S\+B\+B\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionSBB__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsci__config__reg}{sci\+\_\+config\+\_\+reg}} }{\pageref{structsci__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsciBase}{sci\+Base}} \\*S\+CI Base Register Definition }{\pageref{structsciBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structscmp__format}{scmp\+\_\+format}} }{\pageref{structscmp__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionSCMP__INSTRUCTION}{S\+C\+M\+P\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionSCMP__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structscnt__format}{scnt\+\_\+format}} }{\pageref{structscnt__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionSCNT__INSTRUCTION}{S\+C\+N\+T\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionSCNT__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structshft__format}{shft\+\_\+format}} }{\pageref{structshft__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionSHFT__INSTRUCTION}{S\+H\+F\+T\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionSHFT__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structspi__config__reg}{spi\+\_\+config\+\_\+reg}} }{\pageref{structspi__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structspiBase}{spi\+Base}} \\*S\+PI Register Definition }{\pageref{structspiBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structspiDAT1RegConfig}{spi\+D\+A\+T1\+Reg\+Config}} \\*S\+PI data register configuration }{\pageref{structspiDAT1RegConfig}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsram__config__reg}{sram\+\_\+config\+\_\+reg}} }{\pageref{structsram__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structstc__config__reg}{stc\+\_\+config\+\_\+reg}} }{\pageref{structstc__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structstcBase}{stc\+Base}} \\*S\+TC Base Register Definition }{\pageref{structstcBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structStd__VersionInfoType}{Std\+\_\+\+Version\+Info\+Type}} }{\pageref{structStd__VersionInfoType}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSUB__format}{S\+U\+B\+\_\+format}} }{\pageref{structSUB__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionSUB__INSTRUCTION}{S\+U\+B\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionSUB__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsystem__config__reg}{system\+\_\+config\+\_\+reg}} }{\pageref{structsystem__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsystemBase1}{system\+Base1}} \\*System Register Frame 1 Definition }{\pageref{structsystemBase1}}{}
\item\contentsline{section}{\mbox{\hyperlink{structsystemBase2}{system\+Base2}} \\*System Register Frame 2 Definition }{\pageref{structsystemBase2}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtcmflash__config__reg}{tcmflash\+\_\+config\+\_\+reg}} }{\pageref{structtcmflash__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtcramBase}{tcram\+Base}} \\*T\+C\+R\+AM Wrapper Register Frame Definition }{\pageref{structtcramBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTI__Fee__GlobalVarsType}{T\+I\+\_\+\+Fee\+\_\+\+Global\+Vars\+Type}} }{\pageref{structTI__Fee__GlobalVarsType}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionTI__Fee__StatusWordType__UN}{T\+I\+\_\+\+Fee\+\_\+\+Status\+Word\+Type\+\_\+\+UN}} }{\pageref{unionTI__Fee__StatusWordType__UN}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtskTaskControlBlock}{tsk\+Task\+Control\+Block}} }{\pageref{structtskTaskControlBlock}}{}
\item\contentsline{section}{\mbox{\hyperlink{structvim__config__reg}{vim\+\_\+config\+\_\+reg}} }{\pageref{structvim__config__reg}}{}
\item\contentsline{section}{\mbox{\hyperlink{structvimBase}{vim\+Base}} \\*Vim Register Frame Definition }{\pageref{structvimBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structvimRam}{vim\+Ram}} \\*Vim Ram Definition }{\pageref{structvimRam}}{}
\item\contentsline{section}{\mbox{\hyperlink{structwcap__format}{wcap\+\_\+format}} }{\pageref{structwcap__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionWCAP__INSTRUCTION}{W\+C\+A\+P\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionWCAP__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structwcape__format}{wcape\+\_\+format}} }{\pageref{structwcape__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionWCAPE__INSTRUCTION}{W\+C\+A\+P\+E\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionWCAPE__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structxEventGroupDefinition}{x\+Event\+Group\+Definition}} }{\pageref{structxEventGroupDefinition}}{}
\item\contentsline{section}{\mbox{\hyperlink{structxLIST}{x\+L\+I\+ST}} }{\pageref{structxLIST}}{}
\item\contentsline{section}{\mbox{\hyperlink{structxLIST__ITEM}{x\+L\+I\+S\+T\+\_\+\+I\+T\+EM}} }{\pageref{structxLIST__ITEM}}{}
\item\contentsline{section}{\mbox{\hyperlink{structxMEMORY__REGION}{x\+M\+E\+M\+O\+R\+Y\+\_\+\+R\+E\+G\+I\+ON}} }{\pageref{structxMEMORY__REGION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structxMINI__LIST__ITEM}{x\+M\+I\+N\+I\+\_\+\+L\+I\+S\+T\+\_\+\+I\+T\+EM}} }{\pageref{structxMINI__LIST__ITEM}}{}
\item\contentsline{section}{\mbox{\hyperlink{structXOR__format}{X\+O\+R\+\_\+format}} }{\pageref{structXOR__format}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionXOR__INSTRUCTION}{X\+O\+R\+\_\+\+I\+N\+S\+T\+R\+U\+C\+T\+I\+ON}} }{\pageref{unionXOR__INSTRUCTION}}{}
\item\contentsline{section}{\mbox{\hyperlink{structxSTATIC__EVENT__GROUP}{x\+S\+T\+A\+T\+I\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+G\+R\+O\+UP}} }{\pageref{structxSTATIC__EVENT__GROUP}}{}
\item\contentsline{section}{\mbox{\hyperlink{structxSTATIC__LIST}{x\+S\+T\+A\+T\+I\+C\+\_\+\+L\+I\+ST}} }{\pageref{structxSTATIC__LIST}}{}
\item\contentsline{section}{\mbox{\hyperlink{structxSTATIC__LIST__ITEM}{x\+S\+T\+A\+T\+I\+C\+\_\+\+L\+I\+S\+T\+\_\+\+I\+T\+EM}} }{\pageref{structxSTATIC__LIST__ITEM}}{}
\item\contentsline{section}{\mbox{\hyperlink{structxSTATIC__MINI__LIST__ITEM}{x\+S\+T\+A\+T\+I\+C\+\_\+\+M\+I\+N\+I\+\_\+\+L\+I\+S\+T\+\_\+\+I\+T\+EM}} }{\pageref{structxSTATIC__MINI__LIST__ITEM}}{}
\item\contentsline{section}{\mbox{\hyperlink{structxSTATIC__QUEUE}{x\+S\+T\+A\+T\+I\+C\+\_\+\+Q\+U\+E\+UE}} }{\pageref{structxSTATIC__QUEUE}}{}
\item\contentsline{section}{\mbox{\hyperlink{structxSTATIC__TCB}{x\+S\+T\+A\+T\+I\+C\+\_\+\+T\+CB}} }{\pageref{structxSTATIC__TCB}}{}
\item\contentsline{section}{\mbox{\hyperlink{structxSTATIC__TIMER}{x\+S\+T\+A\+T\+I\+C\+\_\+\+T\+I\+M\+ER}} }{\pageref{structxSTATIC__TIMER}}{}
\item\contentsline{section}{\mbox{\hyperlink{structxTASK__PARAMETERS}{x\+T\+A\+S\+K\+\_\+\+P\+A\+R\+A\+M\+E\+T\+E\+RS}} }{\pageref{structxTASK__PARAMETERS}}{}
\item\contentsline{section}{\mbox{\hyperlink{structxTASK__STATUS}{x\+T\+A\+S\+K\+\_\+\+S\+T\+A\+T\+US}} }{\pageref{structxTASK__STATUS}}{}
\item\contentsline{section}{\mbox{\hyperlink{structxTIME__OUT}{x\+T\+I\+M\+E\+\_\+\+O\+UT}} }{\pageref{structxTIME__OUT}}{}
\end{DoxyCompactList}
