{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645721376529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645721376530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 24 17:49:36 2022 " "Processing started: Thu Feb 24 17:49:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645721376530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721376530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HC_phi -c TOP_ResonantConverter_phi " "Command: quartus_map --read_settings_files=on --write_settings_files=off HC_phi -c TOP_ResonantConverter_phi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721376530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645721376768 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1645721376768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/trigonometry_deg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/trigonometry_deg.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigonometry_deg " "Found entity 1: trigonometry_deg" {  } { { "../blocks/trigonometry_deg.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry_deg.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721384195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721384195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/regularization_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/regularization_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 regularization_4bit " "Found entity 1: regularization_4bit" {  } { { "../blocks/regularization_4bit.v" "" { Text "C:/FPGA/Projects/blocks/regularization_4bit.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721384196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721384196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/regularization.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/regularization.v" { { "Info" "ISGN_ENTITY_NAME" "1 regularization " "Found entity 1: regularization" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721384197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721384197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hybrid_control_phi_regularization.v 1 1 " "Found 1 design units, including 1 entities, in source file hybrid_control_phi_regularization.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_phi_regularization " "Found entity 1: hybrid_control_phi_regularization" {  } { { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721384205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721384205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hybrid_control_phi_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file hybrid_control_phi_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_phi_debounce " "Found entity 1: hybrid_control_phi_debounce" {  } { { "hybrid_control_phi_debounce.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_debounce.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721384206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721384206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/dead_time_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/dead_time_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time_4bit " "Found entity 1: dead_time_4bit" {  } { { "../blocks/dead_time_4bit.v" "" { Text "C:/FPGA/Projects/blocks/dead_time_4bit.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721384207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721384207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debounce_extended.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/debounce_extended.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_extended " "Found entity 1: debounce_extended" {  } { { "../blocks/debounce_extended.v" "" { Text "C:/FPGA/Projects/blocks/debounce_extended.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721384207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721384207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debounce_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/debounce_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_4bit " "Found entity 1: debounce_4bit" {  } { { "../blocks/debounce_4bit.v" "" { Text "C:/FPGA/Projects/blocks/debounce_4bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721384208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721384208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/lpf_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/lpf_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPF_32 " "Found entity 1: LPF_32" {  } { { "../blocks/LPF_32.v" "" { Text "C:/FPGA/Projects/blocks/LPF_32.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721384209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721384209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUTTON button TOP_ResonantConverter_phi.v(103) " "Verilog HDL Declaration information at TOP_ResonantConverter_phi.v(103): object \"BUTTON\" differs only in case from object \"button\" in the same scope" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645721384210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_resonantconverter_phi.v 1 1 " "Found 1 design units, including 1 entities, in source file top_resonantconverter_phi.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_ResonantConverter_phi " "Found entity 1: TOP_ResonantConverter_phi" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721384210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721384210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/trigonometry.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/trigonometry.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigonometry " "Found entity 1: trigonometry" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721384214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721384214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "../blocks/seven_segment.v" "" { Text "C:/FPGA/Projects/blocks/seven_segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721384214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721384214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../blocks/PLL.v" "" { Text "C:/FPGA/Projects/blocks/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721384216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721384216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/phi_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/phi_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 phi_control " "Found entity 1: phi_control" {  } { { "../blocks/phi_control.v" "" { Text "C:/FPGA/Projects/blocks/phi_control.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721384216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721384216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/dec2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/dec2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 deg2seg " "Found entity 1: deg2seg" {  } { { "../blocks/dec2seg.v" "" { Text "C:/FPGA/Projects/blocks/dec2seg.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721384217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721384217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../blocks/debounce.v" "" { Text "C:/FPGA/Projects/blocks/debounce.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721384218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721384218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/dead_time.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/dead_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time " "Found entity 1: dead_time" {  } { { "../blocks/dead_time.v" "" { Text "C:/FPGA/Projects/blocks/dead_time.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721384219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721384219 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_ResonantConverter_phi " "Elaborating entity \"TOP_ResonantConverter_phi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645721384564 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DAA_copy TOP_ResonantConverter_phi.v(131) " "Verilog HDL or VHDL warning at TOP_ResonantConverter_phi.v(131): object \"DAA_copy\" assigned a value but never read" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645721384566 "|TOP_ResonantConverter_phi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[35..32\] TOP_ResonantConverter_phi.v(98) " "Output port \"OUT\[35..32\]\" at TOP_ResonantConverter_phi.v(98) has no driver" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645721384566 "|TOP_ResonantConverter_phi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[25\] TOP_ResonantConverter_phi.v(98) " "Output port \"OUT\[25\]\" at TOP_ResonantConverter_phi.v(98) has no driver" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645721384566 "|TOP_ResonantConverter_phi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[23\] TOP_ResonantConverter_phi.v(98) " "Output port \"OUT\[23\]\" at TOP_ResonantConverter_phi.v(98) has no driver" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645721384566 "|TOP_ResonantConverter_phi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[21\] TOP_ResonantConverter_phi.v(98) " "Output port \"OUT\[21\]\" at TOP_ResonantConverter_phi.v(98) has no driver" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645721384566 "|TOP_ResonantConverter_phi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[19\] TOP_ResonantConverter_phi.v(98) " "Output port \"OUT\[19\]\" at TOP_ResonantConverter_phi.v(98) has no driver" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645721384566 "|TOP_ResonantConverter_phi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[17\] TOP_ResonantConverter_phi.v(98) " "Output port \"OUT\[17\]\" at TOP_ResonantConverter_phi.v(98) has no driver" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645721384567 "|TOP_ResonantConverter_phi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[15\] TOP_ResonantConverter_phi.v(98) " "Output port \"OUT\[15\]\" at TOP_ResonantConverter_phi.v(98) has no driver" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645721384567 "|TOP_ResonantConverter_phi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[13\] TOP_ResonantConverter_phi.v(98) " "Output port \"OUT\[13\]\" at TOP_ResonantConverter_phi.v(98) has no driver" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645721384567 "|TOP_ResonantConverter_phi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[11\] TOP_ResonantConverter_phi.v(98) " "Output port \"OUT\[11\]\" at TOP_ResonantConverter_phi.v(98) has no driver" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645721384567 "|TOP_ResonantConverter_phi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OUT\[9..8\] TOP_ResonantConverter_phi.v(98) " "Output port \"OUT\[9..8\]\" at TOP_ResonantConverter_phi.v(98) has no driver" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645721384567 "|TOP_ResonantConverter_phi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7..6\] TOP_ResonantConverter_phi.v(104) " "Output port \"LED\[7..6\]\" at TOP_ResonantConverter_phi.v(104) has no driver" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645721384567 "|TOP_ResonantConverter_phi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "TOP_ResonantConverter_phi.v" "PLL_inst" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721384569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "../blocks/PLL.v" "altpll_component" { Text "C:/FPGA/Projects/blocks/PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721384600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "../blocks/PLL.v" "" { Text "C:/FPGA/Projects/blocks/PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721384603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5000 " "Parameter \"clk2_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 50 " "Parameter \"clk3_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721384603 ""}  } { { "../blocks/PLL.v" "" { Text "C:/FPGA/Projects/blocks/PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645721384603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721384640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721384640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721384641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hybrid_control_phi_regularization hybrid_control_phi_regularization:hybrid_control_inst " "Elaborating entity \"hybrid_control_phi_regularization\" for hierarchy \"hybrid_control_phi_regularization:hybrid_control_inst\"" {  } { { "TOP_ResonantConverter_phi.v" "hybrid_control_inst" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721384642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S2_14 hybrid_control_phi_regularization.v(73) " "Verilog HDL or VHDL warning at hybrid_control_phi_regularization.v(73): object \"S2_14\" assigned a value but never read" {  } { { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645721384643 "|TOP_ResonantConverter_phi|hybrid_control_phi_regularization:hybrid_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 hybrid_control_phi_regularization.v(109) " "Verilog HDL assignment warning at hybrid_control_phi_regularization.v(109): truncated value with size 32 to match size of target (14)" {  } { { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645721384643 "|TOP_ResonantConverter_phi|hybrid_control_phi_regularization:hybrid_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigonometry_deg hybrid_control_phi_regularization:hybrid_control_inst\|trigonometry_deg:trigonometry_inst " "Elaborating entity \"trigonometry_deg\" for hierarchy \"hybrid_control_phi_regularization:hybrid_control_inst\|trigonometry_deg:trigonometry_inst\"" {  } { { "hybrid_control_phi_regularization.v" "trigonometry_inst" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721384659 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "trigonometry_deg.v(52) " "Verilog HDL Case Statement warning at trigonometry_deg.v(52): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../blocks/trigonometry_deg.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry_deg.v" 52 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1645721384666 "|TOP_ResonantConverter_phi|hybrid_control_phi_regularization:hybrid_control_inst|trigonometry_deg:trigonometry_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "trigonometry_deg.v(597) " "Verilog HDL Case Statement warning at trigonometry_deg.v(597): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../blocks/trigonometry_deg.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry_deg.v" 597 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1645721384667 "|TOP_ResonantConverter_phi|hybrid_control_phi_regularization:hybrid_control_inst|trigonometry_deg:trigonometry_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_4bit hybrid_control_phi_regularization:hybrid_control_inst\|debounce_4bit:debounce_4bit_inst " "Elaborating entity \"debounce_4bit\" for hierarchy \"hybrid_control_phi_regularization:hybrid_control_inst\|debounce_4bit:debounce_4bit_inst\"" {  } { { "hybrid_control_phi_regularization.v" "debounce_4bit_inst" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721384667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_extended hybrid_control_phi_regularization:hybrid_control_inst\|debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_1_inst " "Elaborating entity \"debounce_extended\" for hierarchy \"hybrid_control_phi_regularization:hybrid_control_inst\|debounce_4bit:debounce_4bit_inst\|debounce_extended:debounce_1_inst\"" {  } { { "../blocks/debounce_4bit.v" "debounce_1_inst" { Text "C:/FPGA/Projects/blocks/debounce_4bit.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721384668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regularization_4bit hybrid_control_phi_regularization:hybrid_control_inst\|regularization_4bit:regularization_4bit_inst " "Elaborating entity \"regularization_4bit\" for hierarchy \"hybrid_control_phi_regularization:hybrid_control_inst\|regularization_4bit:regularization_4bit_inst\"" {  } { { "hybrid_control_phi_regularization.v" "regularization_4bit_inst" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721384670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regularization hybrid_control_phi_regularization:hybrid_control_inst\|regularization_4bit:regularization_4bit_inst\|regularization:regularization_1_inst " "Elaborating entity \"regularization\" for hierarchy \"hybrid_control_phi_regularization:hybrid_control_inst\|regularization_4bit:regularization_4bit_inst\|regularization:regularization_1_inst\"" {  } { { "../blocks/regularization_4bit.v" "regularization_1_inst" { Text "C:/FPGA/Projects/blocks/regularization_4bit.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721384671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phi_control phi_control:phi_control_inst " "Elaborating entity \"phi_control\" for hierarchy \"phi_control:phi_control_inst\"" {  } { { "TOP_ResonantConverter_phi.v" "phi_control_inst" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721384675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deg2seg phi_control:phi_control_inst\|deg2seg:deg2seg_inst " "Elaborating entity \"deg2seg\" for hierarchy \"phi_control:phi_control_inst\|deg2seg:deg2seg_inst\"" {  } { { "../blocks/phi_control.v" "deg2seg_inst" { Text "C:/FPGA/Projects/blocks/phi_control.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721384676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment phi_control:phi_control_inst\|seven_segment:seven_segment_0_inst " "Elaborating entity \"seven_segment\" for hierarchy \"phi_control:phi_control_inst\|seven_segment:seven_segment_0_inst\"" {  } { { "../blocks/phi_control.v" "seven_segment_0_inst" { Text "C:/FPGA/Projects/blocks/phi_control.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721384676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time_4bit dead_time_4bit:dead_time_inst " "Elaborating entity \"dead_time_4bit\" for hierarchy \"dead_time_4bit:dead_time_inst\"" {  } { { "TOP_ResonantConverter_phi.v" "dead_time_inst" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721384677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time dead_time_4bit:dead_time_inst\|dead_time:dead_time_1_inst " "Elaborating entity \"dead_time\" for hierarchy \"dead_time_4bit:dead_time_inst\|dead_time:dead_time_1_inst\"" {  } { { "../blocks/dead_time_4bit.v" "dead_time_1_inst" { Text "C:/FPGA/Projects/blocks/dead_time_4bit.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721384678 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "debounce_limit debounce_inst 16 32 " "Port \"debounce_limit\" on the entity instantiation of \"debounce_inst\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../blocks/regularization.v" "debounce_inst" { Text "C:/FPGA/Projects/blocks/regularization.v" 36 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1645721384736 "|TOP_ResonantConverter_phi|hybrid_control_phi_regularization:hybrid_control_inst|regularization_4bit:regularization_4bit_inst|regularization:regularization_1_inst|debounce_extended:debounce_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "debounce_limit debounce_inst 16 32 " "Port \"debounce_limit\" on the entity instantiation of \"debounce_inst\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../blocks/regularization.v" "debounce_inst" { Text "C:/FPGA/Projects/blocks/regularization.v" 36 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1645721384737 "|TOP_ResonantConverter_phi|hybrid_control_phi_regularization:hybrid_control_inst|regularization_4bit:regularization_4bit_inst|regularization:regularization_1_inst|debounce_extended:debounce_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "debounce_limit debounce_inst 16 32 " "Port \"debounce_limit\" on the entity instantiation of \"debounce_inst\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../blocks/regularization.v" "debounce_inst" { Text "C:/FPGA/Projects/blocks/regularization.v" 36 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1645721384737 "|TOP_ResonantConverter_phi|hybrid_control_phi_regularization:hybrid_control_inst|regularization_4bit:regularization_4bit_inst|regularization:regularization_1_inst|debounce_extended:debounce_inst"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "hybrid_control_phi_regularization:hybrid_control_inst\|regularization_4bit:regularization_4bit_inst\|regularization:regularization_4_inst\|o_signal " "Found clock multiplexer hybrid_control_phi_regularization:hybrid_control_inst\|regularization_4bit:regularization_4bit_inst\|regularization:regularization_4_inst\|o_signal" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1645721385079 "|TOP_ResonantConverter_phi|hybrid_control_phi_regularization:hybrid_control_inst|regularization_4bit:regularization_4bit_inst|regularization:regularization_4_inst|o_signal"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "hybrid_control_phi_regularization:hybrid_control_inst\|regularization_4bit:regularization_4bit_inst\|regularization:regularization_3_inst\|o_signal " "Found clock multiplexer hybrid_control_phi_regularization:hybrid_control_inst\|regularization_4bit:regularization_4bit_inst\|regularization:regularization_3_inst\|o_signal" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1645721385079 "|TOP_ResonantConverter_phi|hybrid_control_phi_regularization:hybrid_control_inst|regularization_4bit:regularization_4bit_inst|regularization:regularization_3_inst|o_signal"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "hybrid_control_phi_regularization:hybrid_control_inst\|regularization_4bit:regularization_4bit_inst\|regularization:regularization_2_inst\|o_signal " "Found clock multiplexer hybrid_control_phi_regularization:hybrid_control_inst\|regularization_4bit:regularization_4bit_inst\|regularization:regularization_2_inst\|o_signal" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1645721385079 "|TOP_ResonantConverter_phi|hybrid_control_phi_regularization:hybrid_control_inst|regularization_4bit:regularization_4bit_inst|regularization:regularization_2_inst|o_signal"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "hybrid_control_phi_regularization:hybrid_control_inst\|regularization_4bit:regularization_4bit_inst\|regularization:regularization_1_inst\|o_signal " "Found clock multiplexer hybrid_control_phi_regularization:hybrid_control_inst\|regularization_4bit:regularization_4bit_inst\|regularization:regularization_1_inst\|o_signal" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1645721385079 "|TOP_ResonantConverter_phi|hybrid_control_phi_regularization:hybrid_control_inst|regularization_4bit:regularization_4bit_inst|regularization:regularization_1_inst|o_signal"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1645721385079 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "hybrid_control_phi_regularization:hybrid_control_inst\|CLK_jump_OR~0 " "Found clock multiplexer hybrid_control_phi_regularization:hybrid_control_inst\|CLK_jump_OR~0" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1645721385186 "|TOP_ResonantConverter_phi|hybrid_control_phi_regularization:hybrid_control_inst|CLK_jump_OR~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1645721385186 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTMULT_ADD_INFERRED" "hybrid_control_phi_regularization:hybrid_control_inst\|Add2_rtl_0 " "Inferred altmult_add megafunction from following the logic: \"hybrid_control_phi_regularization:hybrid_control_inst\|Add2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_RESULT 32 " "Parameter WIDTH_RESULT set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A0 UNREGISTERED " "Parameter INPUT_REGISTER_A0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B0 UNREGISTERED " "Parameter INPUT_REGISTER_B0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A1 UNREGISTERED " "Parameter INPUT_REGISTER_A1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B1 UNREGISTERED " "Parameter INPUT_REGISTER_B1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A2 UNREGISTERED " "Parameter INPUT_REGISTER_A2 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B2 UNREGISTERED " "Parameter INPUT_REGISTER_B2 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_A3 UNREGISTERED " "Parameter INPUT_REGISTER_A3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INPUT_REGISTER_B3 UNREGISTERED " "Parameter INPUT_REGISTER_B3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_MULTIPLIERS 2 " "Parameter NUMBER_OF_MULTIPLIERS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "REPRESENTATION_A UNSIGNED " "Parameter REPRESENTATION_A set to UNSIGNED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "REPRESENTATION_B UNSIGNED " "Parameter REPRESENTATION_B set to UNSIGNED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER1_DIRECTION ADD " "Parameter MULTIPLIER1_DIRECTION set to ADD" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER_REGISTER0 UNREGISTERED " "Parameter MULTIPLIER_REGISTER0 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter MULTIPLIER_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTPUT_REGISTER UNREGISTERED " "Parameter OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_REGISTER_A UNREGISTERED " "Parameter SIGNED_REGISTER_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_REGISTER_B UNREGISTERED " "Parameter SIGNED_REGISTER_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_PIPELINE_REGISTER_A UNREGISTERED " "Parameter SIGNED_PIPELINE_REGISTER_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "SIGNED_PIPELINE_REGISTER_B UNREGISTERED " "Parameter SIGNED_PIPELINE_REGISTER_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_REGISTER3 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_REGISTER3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 UNREGISTERED " "Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_CHAINOUT_OUTPUT_REGISTER UNREGISTERED " "Parameter ZERO_CHAINOUT_OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_OUTPUT_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_OUTPUT_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_PIPELINE_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_PIPELINE_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ZERO_LOOPBACK_REGISTER UNREGISTERED " "Parameter ZERO_LOOPBACK_REGISTER set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645721386682 ""}  } {  } 0 19003 "Inferred altmult_add megafunction from following the logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1645721386682 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645721386682 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_phi_regularization:hybrid_control_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_phi_regularization:hybrid_control_inst\|Mult2\"" {  } { { "hybrid_control_phi_regularization.v" "Mult2" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645721386684 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_phi_regularization:hybrid_control_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_phi_regularization:hybrid_control_inst\|Mult3\"" {  } { { "hybrid_control_phi_regularization.v" "Mult3" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645721386684 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_phi_regularization:hybrid_control_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_phi_regularization:hybrid_control_inst\|Mult4\"" {  } { { "hybrid_control_phi_regularization.v" "Mult4" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645721386684 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_phi_regularization:hybrid_control_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_phi_regularization:hybrid_control_inst\|Mult5\"" {  } { { "hybrid_control_phi_regularization.v" "Mult5" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645721386684 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645721386684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_phi_regularization:hybrid_control_inst\|altmult_add:Add2_rtl_0 " "Elaborated megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|altmult_add:Add2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721386722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_phi_regularization:hybrid_control_inst\|altmult_add:Add2_rtl_0 " "Instantiated megafunction \"hybrid_control_phi_regularization:hybrid_control_inst\|altmult_add:Add2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_RESULT 32 " "Parameter \"WIDTH_RESULT\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A0 UNREGISTERED " "Parameter \"INPUT_REGISTER_A0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B0 UNREGISTERED " "Parameter \"INPUT_REGISTER_B0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A1 UNREGISTERED " "Parameter \"INPUT_REGISTER_A1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B1 UNREGISTERED " "Parameter \"INPUT_REGISTER_B1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A2 UNREGISTERED " "Parameter \"INPUT_REGISTER_A2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B2 UNREGISTERED " "Parameter \"INPUT_REGISTER_B2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_A3 UNREGISTERED " "Parameter \"INPUT_REGISTER_A3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_REGISTER_B3 UNREGISTERED " "Parameter \"INPUT_REGISTER_B3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_MULTIPLIERS 2 " "Parameter \"NUMBER_OF_MULTIPLIERS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION_A UNSIGNED " "Parameter \"REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "REPRESENTATION_B UNSIGNED " "Parameter \"REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER1_DIRECTION ADD " "Parameter \"MULTIPLIER1_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER_REGISTER0 UNREGISTERED " "Parameter \"MULTIPLIER_REGISTER0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter \"MULTIPLIER_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTPUT_REGISTER UNREGISTERED " "Parameter \"OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_REGISTER_A UNREGISTERED " "Parameter \"SIGNED_REGISTER_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_REGISTER_B UNREGISTERED " "Parameter \"SIGNED_REGISTER_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_PIPELINE_REGISTER_A UNREGISTERED " "Parameter \"SIGNED_PIPELINE_REGISTER_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIGNED_PIPELINE_REGISTER_B UNREGISTERED " "Parameter \"SIGNED_PIPELINE_REGISTER_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_REGISTER1 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_REGISTER3 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_REGISTER3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 UNREGISTERED " "Parameter \"ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_CHAINOUT_OUTPUT_REGISTER UNREGISTERED " "Parameter \"ZERO_CHAINOUT_OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_OUTPUT_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_OUTPUT_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_PIPELINE_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_PIPELINE_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ZERO_LOOPBACK_REGISTER UNREGISTERED " "Parameter \"ZERO_LOOPBACK_REGISTER\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386722 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645721386722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_a5j3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_a5j3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_a5j3 " "Found entity 1: mult_add_a5j3" {  } { { "db/mult_add_a5j3.tdf" "" { Text "C:/FPGA/Projects/HybridControl_phi/db/mult_add_a5j3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721386753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721386753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aqe " "Found entity 1: add_sub_aqe" {  } { { "db/add_sub_aqe.tdf" "" { Text "C:/FPGA/Projects/HybridControl_phi/db/add_sub_aqe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721386783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721386783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult2\"" {  } { { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721386800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 43 " "Parameter \"LPM_WIDTHP\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 43 " "Parameter \"LPM_WIDTHR\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386800 ""}  } { { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645721386800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r2t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r2t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r2t " "Found entity 1: mult_r2t" {  } { { "db/mult_r2t.tdf" "" { Text "C:/FPGA/Projects/HybridControl_phi/db/mult_r2t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721386826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721386826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\"" {  } { { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721386832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3 " "Instantiated megafunction \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386832 ""}  } { { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645721386832 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\|multcore:mult_core hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721386850 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721386860 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721386873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7hh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7hh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7hh " "Found entity 1: add_sub_7hh" {  } { { "db/add_sub_7hh.tdf" "" { Text "C:/FPGA/Projects/HybridControl_phi/db/add_sub_7hh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721386902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721386902 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721386906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d6h " "Found entity 1: add_sub_d6h" {  } { { "db/add_sub_d6h.tdf" "" { Text "C:/FPGA/Projects/HybridControl_phi/db/add_sub_d6h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721386933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721386933 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721386934 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721386936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bhh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bhh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bhh " "Found entity 1: add_sub_bhh" {  } { { "db/add_sub_bhh.tdf" "" { Text "C:/FPGA/Projects/HybridControl_phi/db/add_sub_bhh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721386962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721386962 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\|altshift:external_latency_ffs hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721386971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult4\"" {  } { { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721386974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult4 " "Instantiated megafunction \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721386974 ""}  } { { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645721386974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l2t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l2t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l2t " "Found entity 1: mult_l2t" {  } { { "db/mult_l2t.tdf" "" { Text "C:/FPGA/Projects/HybridControl_phi/db/mult_l2t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721387001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721387001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\"" {  } { { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 162 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721387005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5 " "Instantiated megafunction \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721387005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721387005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721387005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721387005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721387005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721387005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721387005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721387005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645721387005 ""}  } { { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 162 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645721387005 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\|multcore:mult_core hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\|multcore:mult_core\", which is child of megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 162 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721387007 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\"" {  } { { "multcore.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 162 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721387008 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 162 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721387010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e6h " "Found entity 1: add_sub_e6h" {  } { { "db/add_sub_e6h.tdf" "" { Text "C:/FPGA/Projects/HybridControl_phi/db/add_sub_e6h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721387038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721387038 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 162 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721387040 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 162 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721387042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_chh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_chh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_chh " "Found entity 1: add_sub_chh" {  } { { "db/add_sub_chh.tdf" "" { Text "C:/FPGA/Projects/HybridControl_phi/db/add_sub_chh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721387070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721387070 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\|altshift:external_latency_ffs hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"hybrid_control_phi_regularization:hybrid_control_inst\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "hybrid_control_phi_regularization.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/hybrid_control_phi_regularization.v" 162 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721387071 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1645721387441 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_N\" and its non-tri-state driver." {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 90 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1645721387474 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_P\" and its non-tri-state driver." {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1645721387474 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_N\" and its non-tri-state driver." {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 92 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1645721387474 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_P\" and its non-tri-state driver." {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 93 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1645721387474 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1645721387474 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SCLK VCC pin " "The pin \"AD_SCLK\" is fed by VCC" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 84 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1645721387474 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SDIO GND pin " "The pin \"AD_SDIO\" is fed by GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 85 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1645721387474 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1645721387474 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AD_SCLK~synth " "Node \"AD_SCLK~synth\"" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645721387759 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_N~synth " "Node \"FPGA_CLK_A_N~synth\"" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645721387759 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_P~synth " "Node \"FPGA_CLK_A_P~synth\"" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645721387759 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_N~synth " "Node \"FPGA_CLK_B_N~synth\"" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645721387759 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_P~synth " "Node \"FPGA_CLK_B_P~synth\"" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1645721387759 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1645721387759 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_OE GND " "Pin \"ADA_OE\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|ADA_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_SPI_CS VCC " "Pin \"ADA_SPI_CS\" is stuck at VCC" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|ADA_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_OE GND " "Pin \"ADB_OE\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|ADB_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_SPI_CS VCC " "Pin \"ADB_SPI_CS\" is stuck at VCC" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|ADB_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[8\] GND " "Pin \"OUT\[8\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[9\] GND " "Pin \"OUT\[9\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[11\] GND " "Pin \"OUT\[11\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[13\] GND " "Pin \"OUT\[13\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[14\] GND " "Pin \"OUT\[14\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[15\] GND " "Pin \"OUT\[15\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[17\] GND " "Pin \"OUT\[17\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[18\] GND " "Pin \"OUT\[18\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[19\] GND " "Pin \"OUT\[19\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[21\] GND " "Pin \"OUT\[21\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[22\] GND " "Pin \"OUT\[22\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[23\] GND " "Pin \"OUT\[23\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[25\] GND " "Pin \"OUT\[25\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[29\] GND " "Pin \"OUT\[29\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[30\] GND " "Pin \"OUT\[30\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[31\] GND " "Pin \"OUT\[31\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[32\] GND " "Pin \"OUT\[32\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[33\] GND " "Pin \"OUT\[33\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[34\] GND " "Pin \"OUT\[34\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[35\] GND " "Pin \"OUT\[35\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|OUT[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG0\[7\] VCC " "Pin \"SEG0\[7\]\" is stuck at VCC" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|SEG0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG1\[7\] VCC " "Pin \"SEG1\[7\]\" is stuck at VCC" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645721387759 "|TOP_ResonantConverter_phi|SEG1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645721387759 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645721387878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Projects/HybridControl_phi/output_files/TOP_ResonantConverter_phi.map.smsg " "Generated suppressed messages file C:/FPGA/Projects/HybridControl_phi/output_files/TOP_ResonantConverter_phi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721388465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645721388594 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645721388594 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../blocks/PLL.v" "" { Text "C:/FPGA/Projects/blocks/PLL.v" 103 0 0 } } { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 226 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1645721388629 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../blocks/PLL.v" "" { Text "C:/FPGA/Projects/blocks/PLL.v" 103 0 0 } } { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 226 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1645721388630 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[2\] " "No output dependent on input pin \"BUTTON\[2\]\"" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645721388681 "|TOP_ResonantConverter_phi|BUTTON[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[3\] " "No output dependent on input pin \"BUTTON\[3\]\"" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645721388681 "|TOP_ResonantConverter_phi|BUTTON[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645721388681 "|TOP_ResonantConverter_phi|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645721388681 "|TOP_ResonantConverter_phi|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TOP_ResonantConverter_phi.v" "" { Text "C:/FPGA/Projects/HybridControl_phi/TOP_ResonantConverter_phi.v" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645721388681 "|TOP_ResonantConverter_phi|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1645721388681 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1323 " "Implemented 1323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645721388684 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645721388684 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1645721388684 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1166 " "Implemented 1166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645721388684 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1645721388684 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1645721388684 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645721388684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4934 " "Peak virtual memory: 4934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645721388708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 24 17:49:48 2022 " "Processing ended: Thu Feb 24 17:49:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645721388708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645721388708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645721388708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645721388708 ""}
