****************************************
Report : design
Design : MAC
Version: U-2022.12-SP5
Date   : Sun Nov 17 23:04:37 2024
****************************************

Design Attribute                         Value
---------------------------------------------------------------------------
Operating Conditions:
  analysis_type                          on_chip_variation
  operating_condition_min_name           tt_1p2v_25c
  process_min                            1
  temperature_min                        25
  voltage_min                            1.2
  tree_type_min                          balanced_case

  operating_condition_max_name           tt_1p2v_25c
  process_max                            1
  temperature_max                        25
  voltage_max                            1.2
  tree_type_max                          balanced_case

Wire Load:                               (use report_wire_load for more information)
  wire_load_mode                         top
  wire_load_model_max                    --
  wire_load_model_min                    --
  wire_load_selection_group_max          --
  wire_load_selection_group_min          --
  wire_load_min_block_size               0

Design Rules:
  max_capacitance                        --
  min_capacitance                        --
  max_fanout                             --
  max_transition                         --
  static_integrity                       --
  dynamic_integrity                      --
  max_coupled_transition                 --
  max_area                               --

Timing Ranges:
  early_factor                           --
  late_factor                            --

Pin Input Delays:
None specified.

Pin Output Delays:
None specified.
Fast Analysis:                           disabled

1
****************************************
Report : reference
Design : MAC
Version: U-2022.12-SP5
Date   : Sun Nov 17 23:04:37 2024
****************************************


Attributes:
    b - black-box (unknown)
    h - hierarchical
    n - noncombinational
    u - contains unmapped logic
    A - abstracted timing model
    E - extracted timing model
    S - Stamp timing model
    Q - Quick timing model (QTM)

Reference          Library       Unit Area   Count    Total Area   Attributes
--------------------------------------------------------------------------------
ADDFHX2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   53.28     15        799.20      
ADDFHX4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   83.52     2         167.04      
ADDFX1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   33.12     1          33.12      
AND2X2TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     3          21.60      
AND2X4TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     7          70.56      
AND2X8TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   15.84     2          31.68      
AO21X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     1           8.64      
AO21X2TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     1          10.08      
AO21X4TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     4          51.84      
AO22X4TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     1          14.40      
AOI21X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     9          64.80      
AOI21X2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     16        207.36      
AOI21X4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   17.28     10        172.80      
AOI2BB1X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   15.84     2          31.68      
BUFX12TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   15.84     1          15.84      
BUFX16TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   21.60     2          43.20      
BUFX20TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   27.36     1          27.36      
BUFX3TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     21        151.20      
BUFX4TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     18        155.52      
BUFX6TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     12        138.24      
BUFX8TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     8         103.68      
CLKAND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     11         79.20      
CLKBUFX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     26        149.76      
CLKBUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     2          14.40      
CLKINVX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     6          86.40      
CLKINVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     29        125.28      
CLKINVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     6          25.92      
CLKINVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     10         57.60      
CLKINVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     12         86.40      
CLKXOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     2          25.92      
CMPR22X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   30.24     2          60.48      
CMPR32X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   31.68     1          31.68      
DFFHQX1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   28.80     2          57.60      n
DFFHQX2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   31.68     6         190.08      n
DFFHQX4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   41.76     30       1252.80      n
DFFHQX8TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   47.52     12        570.24      n
DFFQX1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   24.48     19        465.12      n
DFFX4TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   38.88     2          77.76      n
INVX12TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     3          38.88      
INVX1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     51        220.32      
INVX2TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     212       915.84      
INVX3TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     12         69.12      
INVX4TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     68        391.68      
INVX6TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     30        259.20      
INVX8TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     25        252.00      
NAND2BX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     8          57.60      
NAND2BX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     22        221.76      
NAND2BX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     17        244.80      
NAND2BXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     1           7.20      
NAND2X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     43        247.68      
NAND2X2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     66        475.20      
NAND2X4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     67        771.84      
NAND2X6TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     13        187.20      
NAND2X8TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   18.72     11        205.92      
NAND2XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     6          34.56      
NAND3BX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     1           8.64      
NAND3BX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     2          23.04      
NAND3X4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   15.84     3          47.52      
NAND3X6TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   21.60     1          21.60      
NAND4BX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     1          14.40      
NAND4X4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   25.92     1          25.92      
NAND4X6TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   33.12     1          33.12      
NOR2BX1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     2          14.40      
NOR2BX2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     4          40.32      
NOR2BX4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     3          38.88      
NOR2X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     34        195.84      
NOR2X2TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     26        187.20      
NOR2X4TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     22        253.44      
NOR2X6TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     5          72.00      
NOR2X8TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   18.72     13        243.36      
NOR2XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     6          34.56      
NOR3BXLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     1           8.64      
OA21X2TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     1          10.08      
OA21X4TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     1          12.96      
OA22X4TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     1          14.40      
OAI21X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     29        208.80      
OAI21X2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     42        544.32      
OAI21X4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   17.28     48        829.44      
OAI21XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     7          50.40      
OAI22X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     21        181.44      
OAI22X2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   15.84     44        696.96      
OAI22X4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   23.04     46       1059.84      
OAI2BB1X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     15        129.60      
OAI2BB1X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     36        414.72      
OAI2BB1X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     62        892.80      
OAI2BB2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   23.04     1          23.04      
OR2X1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     1           7.20      
OR2X2TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     2          14.40      
OR2X4TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   10.08     9          90.72      
OR2X6TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   14.40     1          14.40      
OR2X8TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   15.84     2          31.68      
XNOR2X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     37        426.24      
XNOR2X2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   18.72     31        580.32      
XNOR2X4TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   27.36     57       1559.52      
XOR2X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     10        115.20      
XOR2X2TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   18.72     26        486.72      
XOR2X4TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   28.80     239      6883.20      
XOR2XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     1          11.52      
--------------------------------------------------------------------------------
Total 98 references                                   26830.08
1
****************************************
Report : constraint
Design : MAC
Version: U-2022.12-SP5
Date   : Sun Nov 17 23:04:37 2024
****************************************

                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    -----------------------------------------------------
    max_delay/setup                                  0.00

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    -----------------------------------------------------
    min_delay/hold                                   0.00

    Constraint                                       Cost
    -----------------------------------------------------
    max_delay/setup                                  0.00  (MET)
    min_delay/hold                                   0.00  (MET)
    sequential_clock_pulse_width                     0.00  (MET)
    sequential_clock_min_period                      0.00  (MET)
    max_capacitance                                  0.00  (MET)
    max_transition                                   0.00  (MET)

1
****************************************
Report : constraint
	-all_violators
	-path slack_only
Design : MAC
Version: U-2022.12-SP5
Date   : Sun Nov 17 23:04:37 2024
****************************************




1
****************************************
Report : timing
	-path_type full
	-delay_type min_max
	-max_paths 1
	-sort_by slack
Design : MAC
Version: U-2022.12-SP5
Date   : Sun Nov 17 23:04:37 2024
****************************************


  Startpoint: y_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[5] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  y_reg_5_/CK (DFFHQX4TS)                0.0000     0.0000 r
  y_reg_5_/Q (DFFHQX4TS)                 0.2659     0.2659 r
  y[5] (out)                             0.0000     0.2659 r
  data arrival time                                 0.2659

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock reconvergence pessimism          0.0000     0.0000
  output external delay                 -0.0500    -0.0500
  data required time                               -0.0500
  ---------------------------------------------------------------
  data required time                               -0.0500
  data arrival time                                -0.2659
  ---------------------------------------------------------------
  slack (MET)                                       0.3159



  Startpoint: coeff[14] (input port clocked by clk)
  Endpoint: y_reg_30_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.0500     0.0500 r
  coeff[14] (in)                         0.0338     0.0838 r
  U907/Y (BUFX4TS)                       0.1693     0.2531 r
  U1278/Y (XOR2X4TS)                     0.2261     0.4792 f
  U737/Y (INVX8TS)                       0.1258     0.6051 r
  U427/Y (NAND2X8TS)                     0.1317     0.7367 f
  U265/Y (INVX6TS)                       0.1095     0.8463 r
  U422/Y (INVX6TS)                       0.0781     0.9244 f
  U657/Y (OAI22X4TS)                     0.1551     1.0795 r
  U428/Y (XOR2X4TS)                      0.1971     1.2766 r
  U1257/Y (XOR2X4TS)                     0.2162     1.4928 f
  U815/Y (OAI21X4TS)                     0.1052     1.5980 r
  U1413/Y (OAI2BB1X4TS)                  0.1312     1.7292 f
  U738/Y (OAI21X2TS)                     0.1837     1.9129 r
  U458/Y (OAI2BB1X4TS)                   0.1277     2.0407 f
  U457/Y (XOR2X4TS)                      0.1431     2.1838 r
  U1293/Y (XOR2X4TS)                     0.2239     2.4077 f
  U788/Y (NOR2X8TS)                      0.1580     2.5657 r
  U1396/Y (OAI21X4TS)                    0.1214     2.6871 f
  U1395/Y (AOI21X4TS)                    0.1355     2.8226 r
  U1394/Y (OAI21X4TS)                    0.1329     2.9555 f
  U1656/Y (CLKINVX12TS)                  0.0902     3.0457 r
  U695/Y (INVX6TS)                       0.0733     3.1190 f
  U1770/Y (AOI21X2TS)                    0.1815     3.3005 r
  U1679/Y (XOR2X4TS)                     0.1799     3.4805 r
  U1678/Y (OAI22X2TS)                    0.1320     3.6125 f
  y_reg_30_/D (DFFHQX4TS)                0.0000     3.6125 f
  data arrival time                                 3.6125

  clock clk (rise edge)                 10.0000    10.0000
  clock network delay (ideal)            0.0000    10.0000
  clock reconvergence pessimism          0.0000    10.0000
  y_reg_30_/CK (DFFHQX4TS)                         10.0000 r
  library setup time                    -0.2458     9.7542
  data required time                                9.7542
  ---------------------------------------------------------------
  data required time                                9.7542
  data arrival time                                -3.6125
  ---------------------------------------------------------------
  slack (MET)                                       6.1417


1
****************************************
Report : Switching Activity
	
Design : MAC
Version: U-2022.12-SP5
Date   : Sun Nov 17 23:04:38 2024
****************************************

 Switching Activity Overview Statistics for "MAC"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             1923(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1923
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     34(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      34
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        72(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      72
Combinational     1817(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1817
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "MAC"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             1923(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1923
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     34(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      34
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        72(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      72
Combinational     1817(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1817
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1
****************************************
Report : Switching Activity
	-list_not_annotated
Design : MAC
Version: U-2022.12-SP5
Date   : Sun Nov 17 23:04:38 2024
****************************************

 Switching Activity Overview Statistics for "MAC"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             1923(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1923
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     34(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      34
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        72(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      72
Combinational     1817(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1817
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "MAC"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             1923(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1923
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     34(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      34
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        72(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      72
Combinational     1817(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1817
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


List of nonannotated nets :
1
****************************************
Report : Time Based Power
Design : MAC
Version: U-2022.12-SP5
Date   : Sun Nov 17 23:04:38 2024
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           3.338e-04    0.0000    0.0000 3.338e-04 (13.75%)  i
register                1.229e-04 1.085e-05 3.909e-09 1.337e-04 ( 5.51%)  
combinational           1.208e-03 7.511e-04 3.561e-08 1.960e-03 (80.74%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 7.620e-04   (31.39%)
  Cell Internal Power  = 1.665e-03   (68.60%)
  Cell Leakage Power   = 3.952e-08   ( 0.00%)
                         ---------
Total Power            = 2.427e-03  (100.00%)

X Transition Power     =    0.0000
Glitching Power        = 1.602e-05

Peak Power             =    0.0322
Peak Time              =    55.000

1
****************************************
Report : Time Based Power
	-hierarchy
Design : MAC
Version: U-2022.12-SP5
Date   : Sun Nov 17 23:04:38 2024
****************************************



                                      Int      Switch   Leak     Total
Hierarchy                             Power    Power    Power    Power    %
----------------------------------------------------------------------------------
MAC                                   1.67e-03 7.62e-04 3.95e-08 2.43e-03 100.0


                                      Peak     Peak            Glitch   X-tran
Hierarchy                             Power    Time            Power    Power
--------------------------------------------------------------------------------
MAC                                   3.22e-02  55.000-55.001  1.60e-05    0.000
1
