#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Feb 27 17:53:26 2025
# Process ID         : 2895
# Current directory  : /home/mihir/Prism/hardware
# Command line       : vivado
# Log file           : /home/mihir/Prism/hardware/vivado.log
# Journal file       : /home/mihir/Prism/hardware/vivado.jou
# Running On         : engineering-laptop
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz
# CPU Frequency      : 4100.048 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16486 MB
# Swap memory        : 18135 MB
# Total Virtual      : 34621 MB
# Available Virtual  : 33290 MB
#-----------------------------------------------------------
start_gui
open_project /home/mihir/Prism/hardware/fpga_design/fpga_design.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mihir/xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 7787.723 ; gain = 298.633 ; free physical = 11265 ; free virtual = 30922
update_compile_order -fileset sources_1
close [ open /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/instructionDecode.v w ]
add_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/instructionDecode.v
update_compile_order -fileset sources_1
set_property top instructionDecode [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/utils_1/imports/synth_1/thread.dcp with file /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/registerFile.dcp
launch_runs synth_1 -jobs 8
[Thu Feb 27 18:02:06 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/utils_1/imports/synth_1/thread.dcp with file /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/instructionDecode.dcp
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [filemgmt 20-742] The top module "instructionDecode" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/instructionDecode.v:12]
[Thu Feb 27 18:18:41 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Feb 27 18:20:01 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name shiftBRAM
set_property -dict [list \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
  CONFIG.Operating_Mode_A {NO_CHANGE} \
  CONFIG.Operating_Mode_B {NO_CHANGE} \
  CONFIG.Use_RSTA_Pin {true} \
  CONFIG.Use_RSTB_Pin {true} \
  CONFIG.Write_Depth_A {1024} \
  CONFIG.Write_Width_A {18} \
] [get_ips shiftBRAM]
generate_target {instantiation_template} [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/shiftBRAM/shiftBRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'shiftBRAM'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/shiftBRAM/shiftBRAM.xci]
generate_target all [get_files  /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/shiftBRAM/shiftBRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'shiftBRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'shiftBRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'shiftBRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'shiftBRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'shiftBRAM'...
export_ip_user_files -of_objects [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/shiftBRAM/shiftBRAM.xci] -no_script -sync -force -quiet
export_simulation -lib_map_path [list {modelsim=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/modelsim} {questa=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/questa} {xcelium=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/xcelium} {vcs=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/vcs} {riviera=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/riviera}] -of_objects [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/shiftBRAM/shiftBRAM.xci] -directory /home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files/sim_scripts -ip_user_files_dir /home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files -ipstatic_source_dir /home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Feb 27 18:45:13 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
set_property top registerFile [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/utils_1/imports/synth_1/thread.dcp with file /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/shiftBlockRAM.dcp
launch_runs synth_1 -jobs 8
[Thu Feb 27 18:48:28 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/utils_1/imports/synth_1/thread.dcp with file /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/registerFile.dcp
launch_runs synth_1 -jobs 8
[Thu Feb 27 19:03:48 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
