# VHDL-Verilog-files
Digital Systems design using VHDL, Verilog. All the programs work well and give the required output in ModelSim and on FPGA board using Quartus software

Please look at the report files to get a complete understanding of the project. Each project was submitted in a 2 week period. 

Designs are verified by Professor Dr. Eric J Balster of the University of Dayton. 
