Classic Timing Analyzer report for PWM
Sun Jul 22 15:06:22 2012
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'sys_clk'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.775 ns                                       ; key[2]     ; counter[0] ; --         ; sys_clk  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.088 ns                                       ; pwm_out    ; moto_b     ; sys_clk    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 12.791 ns                                      ; key[1]     ; moto_b     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.425 ns                                      ; key[0]     ; counter[1] ; --         ; sys_clk  ; 0            ;
; Clock Setup: 'sys_clk'       ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter[0] ; counter[0] ; sys_clk    ; sys_clk  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                              ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                              ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; sys_clk         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sys_clk'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter[0] ; counter[0] ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.505 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter[0] ; counter[1] ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter[1] ; counter[0] ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter[1] ; counter[1] ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.315 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter[0] ; pwm_out    ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter[1] ; pwm_out    ; sys_clk    ; sys_clk  ; None                        ; None                      ; 1.081 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+--------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To         ; To Clock ;
+-------+--------------+------------+--------+------------+----------+
; N/A   ; None         ; 4.775 ns   ; key[2] ; counter[0] ; sys_clk  ;
; N/A   ; None         ; 4.773 ns   ; key[2] ; counter[1] ; sys_clk  ;
; N/A   ; None         ; 4.706 ns   ; key[3] ; counter[0] ; sys_clk  ;
; N/A   ; None         ; 4.704 ns   ; key[3] ; counter[1] ; sys_clk  ;
; N/A   ; None         ; 4.692 ns   ; key[0] ; counter[0] ; sys_clk  ;
; N/A   ; None         ; 4.691 ns   ; key[0] ; counter[1] ; sys_clk  ;
+-------+--------------+------------+--------+------------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+---------+--------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To     ; From Clock ;
+-------+--------------+------------+---------+--------+------------+
; N/A   ; None         ; 9.088 ns   ; pwm_out ; moto_b ; sys_clk    ;
; N/A   ; None         ; 8.439 ns   ; pwm_out ; moto_a ; sys_clk    ;
; N/A   ; None         ; 7.541 ns   ; pwm_out ; led    ; sys_clk    ;
+-------+--------------+------------+---------+--------+------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+--------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To     ;
+-------+-------------------+-----------------+--------+--------+
; N/A   ; None              ; 12.791 ns       ; key[1] ; moto_b ;
; N/A   ; None              ; 12.259 ns       ; key[1] ; moto_a ;
+-------+-------------------+-----------------+--------+--------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+--------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To         ; To Clock ;
+---------------+-------------+-----------+--------+------------+----------+
; N/A           ; None        ; -4.425 ns ; key[0] ; counter[1] ; sys_clk  ;
; N/A           ; None        ; -4.426 ns ; key[0] ; counter[0] ; sys_clk  ;
; N/A           ; None        ; -4.438 ns ; key[3] ; counter[1] ; sys_clk  ;
; N/A           ; None        ; -4.440 ns ; key[3] ; counter[0] ; sys_clk  ;
; N/A           ; None        ; -4.507 ns ; key[2] ; counter[1] ; sys_clk  ;
; N/A           ; None        ; -4.509 ns ; key[2] ; counter[0] ; sys_clk  ;
+---------------+-------------+-----------+--------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Sun Jul 22 15:06:22 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PWM -c PWM --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "sys_clk" is an undefined clock
Info: Clock "sys_clk" Internal fmax is restricted to 340.02 MHz between source register "counter[0]" and destination register "counter[0]"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.505 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 4; REG Node = 'counter[0]'
            Info: 2: + IC(0.455 ns) + CELL(0.370 ns) = 0.825 ns; Loc. = LCCOMB_X1_Y11_N10; Fanout = 2; COMB Node = 'counter[1]~165'
            Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.397 ns; Loc. = LCCOMB_X1_Y11_N16; Fanout = 1; COMB Node = 'counter~167'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.505 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 4; REG Node = 'counter[0]'
            Info: Total cell delay = 0.684 ns ( 45.45 % )
            Info: Total interconnect delay = 0.821 ns ( 54.55 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "sys_clk" to destination register is 2.750 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'sys_clk~clkctrl'
                Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 4; REG Node = 'counter[0]'
                Info: Total cell delay = 1.766 ns ( 64.22 % )
                Info: Total interconnect delay = 0.984 ns ( 35.78 % )
            Info: - Longest clock path from clock "sys_clk" to source register is 2.750 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'sys_clk~clkctrl'
                Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 4; REG Node = 'counter[0]'
                Info: Total cell delay = 1.766 ns ( 64.22 % )
                Info: Total interconnect delay = 0.984 ns ( 35.78 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "counter[0]" (data pin = "key[2]", clock pin = "sys_clk") is 4.775 ns
    Info: + Longest pin to register delay is 7.565 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_9; Fanout = 1; PIN Node = 'key[2]'
        Info: 2: + IC(5.289 ns) + CELL(0.651 ns) = 6.885 ns; Loc. = LCCOMB_X1_Y11_N10; Fanout = 2; COMB Node = 'counter[1]~165'
        Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 7.457 ns; Loc. = LCCOMB_X1_Y11_N16; Fanout = 1; COMB Node = 'counter~167'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.565 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 4; REG Node = 'counter[0]'
        Info: Total cell delay = 1.910 ns ( 25.25 % )
        Info: Total interconnect delay = 5.655 ns ( 74.75 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "sys_clk" to destination register is 2.750 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'sys_clk~clkctrl'
        Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 4; REG Node = 'counter[0]'
        Info: Total cell delay = 1.766 ns ( 64.22 % )
        Info: Total interconnect delay = 0.984 ns ( 35.78 % )
Info: tco from clock "sys_clk" to destination pin "moto_b" through register "pwm_out" is 9.088 ns
    Info: + Longest clock path from clock "sys_clk" to source register is 2.750 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'sys_clk~clkctrl'
        Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X1_Y11_N19; Fanout = 3; REG Node = 'pwm_out'
        Info: Total cell delay = 1.766 ns ( 64.22 % )
        Info: Total interconnect delay = 0.984 ns ( 35.78 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.034 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N19; Fanout = 3; REG Node = 'pwm_out'
        Info: 2: + IC(0.441 ns) + CELL(0.206 ns) = 0.647 ns; Loc. = LCCOMB_X1_Y11_N22; Fanout = 1; COMB Node = 'moto_b~9'
        Info: 3: + IC(2.331 ns) + CELL(3.056 ns) = 6.034 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'moto_b'
        Info: Total cell delay = 3.262 ns ( 54.06 % )
        Info: Total interconnect delay = 2.772 ns ( 45.94 % )
Info: Longest tpd from source pin "key[1]" to destination pin "moto_b" is 12.791 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_24; Fanout = 2; PIN Node = 'key[1]'
    Info: 2: + IC(5.960 ns) + CELL(0.499 ns) = 7.404 ns; Loc. = LCCOMB_X1_Y11_N22; Fanout = 1; COMB Node = 'moto_b~9'
    Info: 3: + IC(2.331 ns) + CELL(3.056 ns) = 12.791 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'moto_b'
    Info: Total cell delay = 4.500 ns ( 35.18 % )
    Info: Total interconnect delay = 8.291 ns ( 64.82 % )
Info: th for register "counter[1]" (data pin = "key[0]", clock pin = "sys_clk") is -4.425 ns
    Info: + Longest clock path from clock "sys_clk" to destination register is 2.750 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'sys_clk~clkctrl'
        Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X1_Y11_N31; Fanout = 3; REG Node = 'counter[1]'
        Info: Total cell delay = 1.766 ns ( 64.22 % )
        Info: Total interconnect delay = 0.984 ns ( 35.78 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 2; PIN Node = 'key[0]'
        Info: 2: + IC(5.931 ns) + CELL(0.497 ns) = 7.373 ns; Loc. = LCCOMB_X1_Y11_N30; Fanout = 1; COMB Node = 'counter~166'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.481 ns; Loc. = LCFF_X1_Y11_N31; Fanout = 3; REG Node = 'counter[1]'
        Info: Total cell delay = 1.550 ns ( 20.72 % )
        Info: Total interconnect delay = 5.931 ns ( 79.28 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 112 megabytes of memory during processing
    Info: Processing ended: Sun Jul 22 15:06:22 2012
    Info: Elapsed time: 00:00:00


