$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#2625
b00000000 "
#2687
b00000000 "
#2688
b00000000 "
#4087
0!
#17562
b00000001 "
#17563
b00000001 "
#19112
b00000001 "
#19113
b00000001 "
#20662
b00000001 "
#20663
b00000001 "
#22212
b00000001 "
#22213
b00000001 "
#23762
b00000001 "
#23763
b00000001 "
#25312
b00000001 "
#25313
b00000001 "
#26862
b00000001 "
#26863
b00000001 "
#28412
b00000001 "
#28413
b00000001 "
#29962
b00000001 "
#29963
b00000001 "
#31512
b00000001 "
#31513
b00000001 "
#33062
b00000001 "
#33063
b00000001 "
#34587
b00000000 "
#34588
b00000000 "
