{
    "title": "What is xmmword in IDA Pro?",
    "link": "https://reverseengineering.stackexchange.com/questions/30215/what-is-xmmword-in-ida-pro",
    "content": "Probably a silly question.\n\nWhat's the xmmword means in IDA Pro?\n",
    "votes": "2",
    "answers": 1,
    "views": "3k",
    "tags": [
        "ida",
        "disassembly",
        "assembly"
    ],
    "user": "Galaxy226",
    "time": "Apr 11, 2022 at 18:32",
    "comments": [],
    "answers_data": [
        {
            "content": "<pre><code>XMMWORD</code></pre> is a 128-bit operand for SSE (previously MMX) instructions (it is nothing special in IDA Pro).\nIt is derived from names of XMM registers (<pre><code>XMM0</code></pre>, <pre><code>XMM1</code></pre>, ...) used with SSE instructions.\n\nSSE means “Streaming SIMD Extensions”, where\n\nSIMD means “Single Instruction Multiple Data”.\n(Single Instruction - for example addition – is performed on Multiple Data - for example on multiple pairs of numbers.)\n\n\n(SSE = SIMD + Floating Point Arithmetic + Saturation Arithmetic + Special Instructions)\nFor explanation:\n\nBeside “basic”, well-known instructions (e.g. <pre><code>ADD</code></pre> or <pre><code>JMP</code></pre>) inherited from early Intel X86 instruction set, there is other instruction set (containing e.g. <pre><code>MAXPS</code></pre> or <pre><code>MOVNTQ</code></pre> instructions):\n\nSSE (previously MMX – officially a meaningless acronym, often interpreted as MultiMedia eXtension) with their own special set of 128-bit registers (<pre><code>XMM0</code></pre>, <pre><code>XMM1</code></pre>, ... ),\nfurther extended to\n\nAVX (Advanced Vector eXtensions) with added\n\n256-bit YMM registers (<pre><code>YMM0</code></pre>, <pre><code>YMM1</code></pre>, ...  – lower halves overlap with XMM registers), and\n\n512-bit ZMM registers (<pre><code>ZMM0</code></pre>, <pre><code>ZMM1</code></pre>, ...  – lower halves overlap with YMM registers).\n",
            "votes": "3",
            "user": "MarianD",
            "time": "Apr 5, 2022 at 20:31",
            "is_accepted": false,
            "comments": []
        }
    ]
}