module div (
input clk,
output reg clkn
);

always @ (posedge clk)
begin
clkn=~clk;
end

