// Seed: 1481213995
module module_0 (
    input supply1 id_0,
    output wire id_1,
    output tri1 id_2,
    input uwire id_3,
    output supply1 id_4,
    input wor id_5,
    output tri id_6
);
  assign id_4 = 1;
  wire id_8;
  id_9(
      id_0, id_3, id_4 - 1
  );
  wire id_10;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wor id_2
);
  supply1 id_4 = 1;
  assign id_4 = 1 ? id_4 < id_0 : 1'h0;
  tri0 id_5 = 1;
  assign id_5 = id_0;
  module_0(
      id_0, id_5, id_5, id_5, id_5, id_1, id_5
  );
endmodule
