#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sun Apr 26 09:10:58 2015
# Process ID: 4324
# Log file: I:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.runs/impl_1/ForMB_Hello_wrapper.vdi
# Journal file: I:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ForMB_Hello_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 343 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_microblaze_0_1/ForMB_Hello_microblaze_0_1.xdc] for cell 'ForMB_Hello_i/microblaze_0/U0'
Finished Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_microblaze_0_1/ForMB_Hello_microblaze_0_1.xdc] for cell 'ForMB_Hello_i/microblaze_0/U0'
Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_dlmb_v10_1/ForMB_Hello_dlmb_v10_1.xdc] for cell 'ForMB_Hello_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_dlmb_v10_1/ForMB_Hello_dlmb_v10_1.xdc] for cell 'ForMB_Hello_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_ilmb_v10_1/ForMB_Hello_ilmb_v10_1.xdc] for cell 'ForMB_Hello_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_ilmb_v10_1/ForMB_Hello_ilmb_v10_1.xdc] for cell 'ForMB_Hello_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_mdm_1_1/ForMB_Hello_mdm_1_1.xdc] for cell 'ForMB_Hello_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_mdm_1_1/ForMB_Hello_mdm_1_1.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 957.879 ; gain = 454.344
Finished Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_mdm_1_1/ForMB_Hello_mdm_1_1.xdc] for cell 'ForMB_Hello_i/mdm_1/U0'
Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_rst_Clk_100M_1/ForMB_Hello_rst_Clk_100M_1_board.xdc] for cell 'ForMB_Hello_i/rst_Clk_100M'
Finished Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_rst_Clk_100M_1/ForMB_Hello_rst_Clk_100M_1_board.xdc] for cell 'ForMB_Hello_i/rst_Clk_100M'
Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_rst_Clk_100M_1/ForMB_Hello_rst_Clk_100M_1.xdc] for cell 'ForMB_Hello_i/rst_Clk_100M'
Finished Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_rst_Clk_100M_1/ForMB_Hello_rst_Clk_100M_1.xdc] for cell 'ForMB_Hello_i/rst_Clk_100M'
Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_axi_gpio_0_0/ForMB_Hello_axi_gpio_0_0_board.xdc] for cell 'ForMB_Hello_i/axi_gpio_0/U0'
Finished Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_axi_gpio_0_0/ForMB_Hello_axi_gpio_0_0_board.xdc] for cell 'ForMB_Hello_i/axi_gpio_0/U0'
Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_axi_gpio_0_0/ForMB_Hello_axi_gpio_0_0.xdc] for cell 'ForMB_Hello_i/axi_gpio_0/U0'
Finished Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_axi_gpio_0_0/ForMB_Hello_axi_gpio_0_0.xdc] for cell 'ForMB_Hello_i/axi_gpio_0/U0'
Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_rst_clk_0/ForMB_Hello_rst_clk_0_board.xdc] for cell 'ForMB_Hello_i/rst_clk'
Finished Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_rst_clk_0/ForMB_Hello_rst_clk_0_board.xdc] for cell 'ForMB_Hello_i/rst_clk'
Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_rst_clk_0/ForMB_Hello_rst_clk_0.xdc] for cell 'ForMB_Hello_i/rst_clk'
Finished Parsing XDC File [i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/bd/ForMB_Hello/ip/ForMB_Hello_rst_clk_0/ForMB_Hello_rst_clk_0.xdc] for cell 'ForMB_Hello_i/rst_clk'
Parsing XDC File [I:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/constrs_1/imports/constrs_1/imports/SDR_P/Nexys4_Master.xdc]
Finished Parsing XDC File [I:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/constrs_1/imports/constrs_1/imports/SDR_P/Nexys4_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'ForMB_Hello_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: i:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 182 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 96 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 22 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 967.781 ; gain = 774.168
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 967.781 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16ba751b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.733 . Memory (MB): peak = 967.781 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 26 load pin(s).
INFO: [Opt 31-10] Eliminated 523 cells.
Phase 2 Constant Propagation | Checksum: 1a676eb35

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 967.781 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/LO.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Equal_2/The_Compare[0].carry_and_I1/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Equal_2/The_Compare[1].carry_and_I1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Equal_2/The_Compare[1].carry_and_I1/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Equal_2/The_Compare[2].carry_and_I1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[0].carry_and_I1/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[1].carry_and_I1/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[1].carry_and_I1/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[2].carry_and_I1/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[3].carry_and_I1/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[4].carry_and_I1/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[4].carry_and_I1/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[5].carry_and_I1/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[5].carry_and_I1/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_Exp_Mant_Equal_2/The_Compare[6].carry_and_I1/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[0].carry_and_I1/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[1].carry_and_I1/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[2].carry_and_I1/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[3].carry_and_I1/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[3].carry_and_I1/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[4].carry_and_I1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[4].carry_and_I1/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantA_Zero_2/The_Compare[5].carry_and_I1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[0].carry_and_I1/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[1].carry_and_I1/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[2].carry_and_I1/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[3].carry_and_I1/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[3].carry_and_I1/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[4].carry_and_I1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[4].carry_and_I1/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.ex_MantB_Zero_2/The_Compare[5].carry_and_I1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/I2.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/I2.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/I2.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/I2.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/I2.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/I2.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/I2.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/I2.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_and_I2/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.debug_combinded_carry_or_I/O1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/I1.
WARNING: [Opt 31-6] Deleting driverless net: ForMB_Hello_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I/O1.
INFO: [Opt 31-12] Eliminated 3558 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 5058 unconnected cells.
Phase 3 Sweep | Checksum: 1e517aa48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 967.781 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e517aa48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 967.781 ; gain = 0.000
Implement Debug Cores | Checksum: 2011c5b5a
Logic Optimization | Checksum: 2011c5b5a

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 1b8d3f837

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1052.031 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b8d3f837

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1052.031 ; gain = 84.250
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1052.031 ; gain = 84.250
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1052.031 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file I:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.runs/impl_1/ForMB_Hello_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 16d6695d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1052.031 ; gain = 0.000
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: ffbc21d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.453 . Memory (MB): peak = 1052.031 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: ffbc21d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: ffbc21d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 238ada32

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.031 ; gain = 0.000
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aba0ade1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 13f7e713a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1052.031 ; gain = 0.000
Phase 2.1.2.1 Place Init Design | Checksum: 13fbf4523

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1052.031 ; gain = 0.000
Phase 2.1.2 Build Placer Netlist Model | Checksum: 13fbf4523

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 13fbf4523

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1052.031 ; gain = 0.000
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 13fbf4523

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1052.031 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 13fbf4523

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1052.031 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 13fbf4523

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1512ec582

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1512ec582

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 19afc89f4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 186c00ee3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 186c00ee3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 22b5507d7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1fecb5b74

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1c385f76f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1052.031 ; gain = 0.000
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1c385f76f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1c385f76f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1c385f76f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1052.031 ; gain = 0.000
Phase 4.6 Small Shape Detail Placement | Checksum: 1c385f76f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1c385f76f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1052.031 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 1c385f76f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: c95594a3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: c95594a3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.904. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 13ed2d89a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1052.031 ; gain = 0.000
Phase 5.2.2 Post Placement Optimization | Checksum: 13ed2d89a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1052.031 ; gain = 0.000
Phase 5.2 Post Commit Optimization | Checksum: 13ed2d89a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 13ed2d89a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 13ed2d89a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 13ed2d89a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1052.031 ; gain = 0.000
Phase 5.5 Placer Reporting | Checksum: 13ed2d89a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1052.031 ; gain = 0.000

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 11e977406

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1052.031 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 11e977406

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1052.031 ; gain = 0.000
Ending Placer Task | Checksum: 990bd1ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1052.031 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1052.031 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.780 . Memory (MB): peak = 1052.031 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1052.031 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1052.031 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1052.031 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a9260d2a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1129.906 ; gain = 77.875

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a9260d2a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1131.219 ; gain = 79.188

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a9260d2a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1139.844 ; gain = 87.813
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a177d501

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1153.414 ; gain = 101.383
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.03   | TNS=0      | WHS=-0.261 | THS=-76.9  |

Phase 2 Router Initialization | Checksum: 16adcd149

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1155.047 ; gain = 103.016

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d9700b1c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1155.047 ; gain = 103.016

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 617
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 595a80a4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.047 ; gain = 103.016
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.695  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b14b806d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.047 ; gain = 103.016

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 224b2807c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.047 ; gain = 103.016
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.708  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 153daf0da

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.047 ; gain = 103.016
Phase 4 Rip-up And Reroute | Checksum: 153daf0da

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.047 ; gain = 103.016

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 18c51740e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.047 ; gain = 103.016
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.787  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 18c51740e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.047 ; gain = 103.016

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 18c51740e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.047 ; gain = 103.016

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 16215e30d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.047 ; gain = 103.016
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.787  | TNS=0      | WHS=0.085  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 20bacfa9e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.047 ; gain = 103.016

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.26474 %
  Global Horizontal Routing Utilization  = 1.49695 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 17201d273

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1155.047 ; gain = 103.016

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 17201d273

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1155.047 ; gain = 103.016

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c88c532c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1155.047 ; gain = 103.016

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.787  | TNS=0      | WHS=0.085  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1c88c532c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1155.047 ; gain = 103.016
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1155.047 ; gain = 103.016
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 1155.047 ; gain = 103.016
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.936 . Memory (MB): peak = 1155.047 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file I:/SDR_P/10/Microblaze_RAM/Microblaze_RAM.runs/impl_1/ForMB_Hello_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sun Apr 26 09:12:20 2015...
