
LAB3_Exercise.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003028  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003134  08003134  00013134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003164  08003164  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08003164  08003164  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003164  08003164  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003164  08003164  00013164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003168  08003168  00013168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800316c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  20000074  080031e0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000160  080031e0  00020160  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009e65  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e06  00000000  00000000  00029f02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ac8  00000000  00000000  0002bd08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000998  00000000  00000000  0002c7d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000172e3  00000000  00000000  0002d168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e2d4  00000000  00000000  0004444b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082786  00000000  00000000  0005271f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d4ea5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002980  00000000  00000000  000d4ef8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	0800311c 	.word	0x0800311c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	0800311c 	.word	0x0800311c

0800014c <isButtonPressed>:
int KeyReg2[NUM_BUTTONS]={NORMAL_STATE,NORMAL_STATE,NORMAL_STATE};
int KeyReg3[NUM_BUTTONS]={NORMAL_STATE,NORMAL_STATE,NORMAL_STATE};
int TimerForKeyPress[NUM_BUTTONS]={200,200,200};
GPIO_TypeDef* Button_GPIO_Port[NUM_BUTTONS]={Button0_GPIO_Port,Button1_GPIO_Port,Button2_GPIO_Port};
uint16_t Button_Pin[NUM_BUTTONS]={Button0_Pin,Button1_Pin,Button2_Pin};
int isButtonPressed(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(Button_flag[index]==1){
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		Button_flag[index]=0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000090 	.word	0x20000090

08000180 <subKeyProcess>:

void subKeyProcess(int index){
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	Button_flag[index]=1;
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <subKeyProcess+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	20000090 	.word	0x20000090

080001a0 <getKeyInput>:
//				KeyReg3=NORMAL_STATE;
//			}
//		}
//	}
//}
void getKeyInput() {
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_BUTTONS; i++) {
 80001a6:	2300      	movs	r3, #0
 80001a8:	607b      	str	r3, [r7, #4]
 80001aa:	e06d      	b.n	8000288 <getKeyInput+0xe8>
		KeyReg0[i] = KeyReg1[i];
 80001ac:	4a3a      	ldr	r2, [pc, #232]	; (8000298 <getKeyInput+0xf8>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	4939      	ldr	r1, [pc, #228]	; (800029c <getKeyInput+0xfc>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg2[i];
 80001bc:	4a38      	ldr	r2, [pc, #224]	; (80002a0 <getKeyInput+0x100>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c4:	4934      	ldr	r1, [pc, #208]	; (8000298 <getKeyInput+0xf8>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg2[i] = HAL_GPIO_ReadPin(Button_GPIO_Port[i], Button_Pin[i]); // Assuming GPIO ports/pins are in arrays
 80001cc:	4a35      	ldr	r2, [pc, #212]	; (80002a4 <getKeyInput+0x104>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001d4:	4934      	ldr	r1, [pc, #208]	; (80002a8 <getKeyInput+0x108>)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80001dc:	4619      	mov	r1, r3
 80001de:	4610      	mov	r0, r2
 80001e0:	f001 ff70 	bl	80020c4 <HAL_GPIO_ReadPin>
 80001e4:	4603      	mov	r3, r0
 80001e6:	4619      	mov	r1, r3
 80001e8:	4a2d      	ldr	r2, [pc, #180]	; (80002a0 <getKeyInput+0x100>)
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		if ((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])) {
 80001f0:	4a2a      	ldr	r2, [pc, #168]	; (800029c <getKeyInput+0xfc>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f8:	4927      	ldr	r1, [pc, #156]	; (8000298 <getKeyInput+0xf8>)
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000200:	429a      	cmp	r2, r3
 8000202:	d13e      	bne.n	8000282 <getKeyInput+0xe2>
 8000204:	4a24      	ldr	r2, [pc, #144]	; (8000298 <getKeyInput+0xf8>)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800020c:	4924      	ldr	r1, [pc, #144]	; (80002a0 <getKeyInput+0x100>)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000214:	429a      	cmp	r2, r3
 8000216:	d134      	bne.n	8000282 <getKeyInput+0xe2>
			if (KeyReg3[i] != KeyReg2[i]) {
 8000218:	4a24      	ldr	r2, [pc, #144]	; (80002ac <getKeyInput+0x10c>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000220:	491f      	ldr	r1, [pc, #124]	; (80002a0 <getKeyInput+0x100>)
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000228:	429a      	cmp	r2, r3
 800022a:	d016      	beq.n	800025a <getKeyInput+0xba>
				KeyReg3[i] = KeyReg2[i];
 800022c:	4a1c      	ldr	r2, [pc, #112]	; (80002a0 <getKeyInput+0x100>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000234:	491d      	ldr	r1, [pc, #116]	; (80002ac <getKeyInput+0x10c>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (KeyReg2[i] == PRESSED_STATE) {
 800023c:	4a18      	ldr	r2, [pc, #96]	; (80002a0 <getKeyInput+0x100>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000244:	2b00      	cmp	r3, #0
 8000246:	d11c      	bne.n	8000282 <getKeyInput+0xe2>
					subKeyProcess(i);  // Assuming a modified subKeyProcess that accepts button index
 8000248:	6878      	ldr	r0, [r7, #4]
 800024a:	f7ff ff99 	bl	8000180 <subKeyProcess>
					TimerForKeyPress[i] = 200;
 800024e:	4a18      	ldr	r2, [pc, #96]	; (80002b0 <getKeyInput+0x110>)
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	21c8      	movs	r1, #200	; 0xc8
 8000254:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000258:	e013      	b.n	8000282 <getKeyInput+0xe2>
				}
			} else {
				TimerForKeyPress[i]--;
 800025a:	4a15      	ldr	r2, [pc, #84]	; (80002b0 <getKeyInput+0x110>)
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000262:	1e5a      	subs	r2, r3, #1
 8000264:	4912      	ldr	r1, [pc, #72]	; (80002b0 <getKeyInput+0x110>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (TimerForKeyPress[i] == 0) {
 800026c:	4a10      	ldr	r2, [pc, #64]	; (80002b0 <getKeyInput+0x110>)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000274:	2b00      	cmp	r3, #0
 8000276:	d104      	bne.n	8000282 <getKeyInput+0xe2>
					KeyReg3[i] = NORMAL_STATE;
 8000278:	4a0c      	ldr	r2, [pc, #48]	; (80002ac <getKeyInput+0x10c>)
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	2101      	movs	r1, #1
 800027e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUM_BUTTONS; i++) {
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	3301      	adds	r3, #1
 8000286:	607b      	str	r3, [r7, #4]
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	2b02      	cmp	r3, #2
 800028c:	dd8e      	ble.n	80001ac <getKeyInput+0xc>
				}
			}
		}
	}
}
 800028e:	bf00      	nop
 8000290:	bf00      	nop
 8000292:	3708      	adds	r7, #8
 8000294:	46bd      	mov	sp, r7
 8000296:	bd80      	pop	{r7, pc}
 8000298:	2000000c 	.word	0x2000000c
 800029c:	20000000 	.word	0x20000000
 80002a0:	20000018 	.word	0x20000018
 80002a4:	2000003c 	.word	0x2000003c
 80002a8:	20000048 	.word	0x20000048
 80002ac:	20000024 	.word	0x20000024
 80002b0:	20000030 	.word	0x20000030

080002b4 <fsm_automatic_run>:
//			break;
//		default:
//			break;
//	}
//}
void fsm_automatic_run(){
 80002b4:	b580      	push	{r7, lr}
 80002b6:	af00      	add	r7, sp, #0
	switch(status){
 80002b8:	4bd2      	ldr	r3, [pc, #840]	; (8000604 <fsm_automatic_run+0x350>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	3b01      	subs	r3, #1
 80002be:	2b04      	cmp	r3, #4
 80002c0:	f200 819d 	bhi.w	80005fe <fsm_automatic_run+0x34a>
 80002c4:	a201      	add	r2, pc, #4	; (adr r2, 80002cc <fsm_automatic_run+0x18>)
 80002c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002ca:	bf00      	nop
 80002cc:	080002e1 	.word	0x080002e1
 80002d0:	08000319 	.word	0x08000319
 80002d4:	080003d3 	.word	0x080003d3
 80002d8:	0800048d 	.word	0x0800048d
 80002dc:	08000547 	.word	0x08000547
		case INIT:
			 //  counter=0;
               set_led();
 80002e0:	f001 fb02 	bl	80018e8 <set_led>
               set_led7_segement();
 80002e4:	f000 fdb4 	bl	8000e50 <set_led7_segement>
               status=AUTO_RED1_GREEN2;
 80002e8:	4bc6      	ldr	r3, [pc, #792]	; (8000604 <fsm_automatic_run+0x350>)
 80002ea:	2202      	movs	r2, #2
 80002ec:	601a      	str	r2, [r3, #0]
               setTimer(0, b*1000);
 80002ee:	4bc6      	ldr	r3, [pc, #792]	; (8000608 <fsm_automatic_run+0x354>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80002f6:	fb02 f303 	mul.w	r3, r2, r3
 80002fa:	4619      	mov	r1, r3
 80002fc:	2000      	movs	r0, #0
 80002fe:	f001 f9fb 	bl	80016f8 <setTimer>
               setTimer(1, 443);
 8000302:	f240 11bb 	movw	r1, #443	; 0x1bb
 8000306:	2001      	movs	r0, #1
 8000308:	f001 f9f6 	bl	80016f8 <setTimer>
               setTimer(2, 1000);
 800030c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000310:	2002      	movs	r0, #2
 8000312:	f001 f9f1 	bl	80016f8 <setTimer>
			break;
 8000316:	e188      	b.n	800062a <fsm_automatic_run+0x376>
		case AUTO_RED1_GREEN2:
			LED_RED1_GREEN2();
 8000318:	f001 fb34 	bl	8001984 <LED_RED1_GREEN2>
			if(counter==0){
 800031c:	4bbb      	ldr	r3, [pc, #748]	; (800060c <fsm_automatic_run+0x358>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	2b00      	cmp	r3, #0
 8000322:	d104      	bne.n	800032e <fsm_automatic_run+0x7a>
			led7_segment_run13();
 8000324:	f000 fee2 	bl	80010ec <led7_segment_run13>
			counter=1;
 8000328:	4bb8      	ldr	r3, [pc, #736]	; (800060c <fsm_automatic_run+0x358>)
 800032a:	2201      	movs	r2, #1
 800032c:	601a      	str	r2, [r3, #0]
			}
			if(isTimerExpired(1)==1){
 800032e:	2001      	movs	r0, #1
 8000330:	f001 fa02 	bl	8001738 <isTimerExpired>
 8000334:	4603      	mov	r3, r0
 8000336:	2b01      	cmp	r3, #1
 8000338:	d106      	bne.n	8000348 <fsm_automatic_run+0x94>
				led7_segment_run02();
 800033a:	f000 feb3 	bl	80010a4 <led7_segment_run02>
				setTimer(1, 443);
 800033e:	f240 11bb 	movw	r1, #443	; 0x1bb
 8000342:	2001      	movs	r0, #1
 8000344:	f001 f9d8 	bl	80016f8 <setTimer>
			}
			if(isTimerExpired(2)==1){
 8000348:	2002      	movs	r0, #2
 800034a:	f001 f9f5 	bl	8001738 <isTimerExpired>
 800034e:	4603      	mov	r3, r0
 8000350:	2b01      	cmp	r3, #1
 8000352:	d106      	bne.n	8000362 <fsm_automatic_run+0xae>
					led7_segment_run13();
 8000354:	f000 feca 	bl	80010ec <led7_segment_run13>
					setTimer(2, 1000);
 8000358:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800035c:	2002      	movs	r0, #2
 800035e:	f001 f9cb 	bl	80016f8 <setTimer>
			}
			if(isTimerExpired(0)==1){
 8000362:	2000      	movs	r0, #0
 8000364:	f001 f9e8 	bl	8001738 <isTimerExpired>
 8000368:	4603      	mov	r3, r0
 800036a:	2b01      	cmp	r3, #1
 800036c:	d10c      	bne.n	8000388 <fsm_automatic_run+0xd4>
				status=AUTO_RED1_YELLOW2;
 800036e:	4ba5      	ldr	r3, [pc, #660]	; (8000604 <fsm_automatic_run+0x350>)
 8000370:	2203      	movs	r2, #3
 8000372:	601a      	str	r2, [r3, #0]
				setTimer(0, c*1000);
 8000374:	4ba6      	ldr	r3, [pc, #664]	; (8000610 <fsm_automatic_run+0x35c>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800037c:	fb02 f303 	mul.w	r3, r2, r3
 8000380:	4619      	mov	r1, r3
 8000382:	2000      	movs	r0, #0
 8000384:	f001 f9b8 	bl	80016f8 <setTimer>
	              // setTimer(1, 500);
	             //  setTimer(2, 1000);
				//counter=0;
			}
			if(isButtonPressed(0)==1){
 8000388:	2000      	movs	r0, #0
 800038a:	f7ff fedf 	bl	800014c <isButtonPressed>
 800038e:	4603      	mov	r3, r0
 8000390:	2b01      	cmp	r3, #1
 8000392:	f040 8143 	bne.w	800061c <fsm_automatic_run+0x368>
		//		 HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
				status=MAN_RED;
 8000396:	4b9b      	ldr	r3, [pc, #620]	; (8000604 <fsm_automatic_run+0x350>)
 8000398:	220c      	movs	r2, #12
 800039a:	601a      	str	r2, [r3, #0]
			//	HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
				setTimer(1, 500);
 800039c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80003a0:	2001      	movs	r0, #1
 80003a2:	f001 f9a9 	bl	80016f8 <setTimer>
				setTimer(2, 1000);
 80003a6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80003aa:	2002      	movs	r0, #2
 80003ac:	f001 f9a4 	bl	80016f8 <setTimer>
				setTimer(3, 500);
 80003b0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80003b4:	2003      	movs	r0, #3
 80003b6:	f001 f99f 	bl	80016f8 <setTimer>
				setTimer(4, 10000);
 80003ba:	f242 7110 	movw	r1, #10000	; 0x2710
 80003be:	2004      	movs	r0, #4
 80003c0:	f001 f99a 	bl	80016f8 <setTimer>
				checkstatus=4;
 80003c4:	4b93      	ldr	r3, [pc, #588]	; (8000614 <fsm_automatic_run+0x360>)
 80003c6:	2204      	movs	r2, #4
 80003c8:	601a      	str	r2, [r3, #0]
				check=0;
 80003ca:	4b93      	ldr	r3, [pc, #588]	; (8000618 <fsm_automatic_run+0x364>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	601a      	str	r2, [r3, #0]
			}
			break;
 80003d0:	e124      	b.n	800061c <fsm_automatic_run+0x368>
		case AUTO_RED1_YELLOW2:
			LED_RED1_YELLOW2();
 80003d2:	f001 fafb 	bl	80019cc <LED_RED1_YELLOW2>
			if(counter==0){
 80003d6:	4b8d      	ldr	r3, [pc, #564]	; (800060c <fsm_automatic_run+0x358>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d104      	bne.n	80003e8 <fsm_automatic_run+0x134>
			led7_segment_run13();
 80003de:	f000 fe85 	bl	80010ec <led7_segment_run13>
			counter=1;
 80003e2:	4b8a      	ldr	r3, [pc, #552]	; (800060c <fsm_automatic_run+0x358>)
 80003e4:	2201      	movs	r2, #1
 80003e6:	601a      	str	r2, [r3, #0]
			}
			if(isTimerExpired(1)==1){
 80003e8:	2001      	movs	r0, #1
 80003ea:	f001 f9a5 	bl	8001738 <isTimerExpired>
 80003ee:	4603      	mov	r3, r0
 80003f0:	2b01      	cmp	r3, #1
 80003f2:	d106      	bne.n	8000402 <fsm_automatic_run+0x14e>
				led7_segment_run02();
 80003f4:	f000 fe56 	bl	80010a4 <led7_segment_run02>
				setTimer(1, 443);
 80003f8:	f240 11bb 	movw	r1, #443	; 0x1bb
 80003fc:	2001      	movs	r0, #1
 80003fe:	f001 f97b 	bl	80016f8 <setTimer>
			}
			if(isTimerExpired(2)==1){
 8000402:	2002      	movs	r0, #2
 8000404:	f001 f998 	bl	8001738 <isTimerExpired>
 8000408:	4603      	mov	r3, r0
 800040a:	2b01      	cmp	r3, #1
 800040c:	d106      	bne.n	800041c <fsm_automatic_run+0x168>
							led7_segment_run13();
 800040e:	f000 fe6d 	bl	80010ec <led7_segment_run13>
							setTimer(2, 1000);
 8000412:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000416:	2002      	movs	r0, #2
 8000418:	f001 f96e 	bl	80016f8 <setTimer>
			}
			if(isTimerExpired(0)==1){
 800041c:	2000      	movs	r0, #0
 800041e:	f001 f98b 	bl	8001738 <isTimerExpired>
 8000422:	4603      	mov	r3, r0
 8000424:	2b01      	cmp	r3, #1
 8000426:	d10c      	bne.n	8000442 <fsm_automatic_run+0x18e>
				status=AUTO_GREEN1_RED2;
 8000428:	4b76      	ldr	r3, [pc, #472]	; (8000604 <fsm_automatic_run+0x350>)
 800042a:	2204      	movs	r2, #4
 800042c:	601a      	str	r2, [r3, #0]
				setTimer(0, b*1000);
 800042e:	4b76      	ldr	r3, [pc, #472]	; (8000608 <fsm_automatic_run+0x354>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000436:	fb02 f303 	mul.w	r3, r2, r3
 800043a:	4619      	mov	r1, r3
 800043c:	2000      	movs	r0, #0
 800043e:	f001 f95b 	bl	80016f8 <setTimer>
	              // counter=0;
	              // setTimer(1, 500);
	             //  setTimer(2, 1000);
			}
			if(isButtonPressed(0)==1){
 8000442:	2000      	movs	r0, #0
 8000444:	f7ff fe82 	bl	800014c <isButtonPressed>
 8000448:	4603      	mov	r3, r0
 800044a:	2b01      	cmp	r3, #1
 800044c:	f040 80e8 	bne.w	8000620 <fsm_automatic_run+0x36c>
				status=MAN_RED;
 8000450:	4b6c      	ldr	r3, [pc, #432]	; (8000604 <fsm_automatic_run+0x350>)
 8000452:	220c      	movs	r2, #12
 8000454:	601a      	str	r2, [r3, #0]
				setTimer(1, 500);
 8000456:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800045a:	2001      	movs	r0, #1
 800045c:	f001 f94c 	bl	80016f8 <setTimer>
				setTimer(2, 1000);
 8000460:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000464:	2002      	movs	r0, #2
 8000466:	f001 f947 	bl	80016f8 <setTimer>
				setTimer(3, 500);
 800046a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800046e:	2003      	movs	r0, #3
 8000470:	f001 f942 	bl	80016f8 <setTimer>
				setTimer(5, 10000);
 8000474:	f242 7110 	movw	r1, #10000	; 0x2710
 8000478:	2005      	movs	r0, #5
 800047a:	f001 f93d 	bl	80016f8 <setTimer>
				checkstatus=5;
 800047e:	4b65      	ldr	r3, [pc, #404]	; (8000614 <fsm_automatic_run+0x360>)
 8000480:	2205      	movs	r2, #5
 8000482:	601a      	str	r2, [r3, #0]
				check=0;
 8000484:	4b64      	ldr	r3, [pc, #400]	; (8000618 <fsm_automatic_run+0x364>)
 8000486:	2200      	movs	r2, #0
 8000488:	601a      	str	r2, [r3, #0]
			}
			break;
 800048a:	e0c9      	b.n	8000620 <fsm_automatic_run+0x36c>
		case AUTO_GREEN1_RED2:
			LED_GREEN1_RED2();
 800048c:	f001 fac2 	bl	8001a14 <LED_GREEN1_RED2>
			if(counter==0){
 8000490:	4b5e      	ldr	r3, [pc, #376]	; (800060c <fsm_automatic_run+0x358>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	2b00      	cmp	r3, #0
 8000496:	d104      	bne.n	80004a2 <fsm_automatic_run+0x1ee>
			led7_segment_run13();
 8000498:	f000 fe28 	bl	80010ec <led7_segment_run13>
			counter=1;
 800049c:	4b5b      	ldr	r3, [pc, #364]	; (800060c <fsm_automatic_run+0x358>)
 800049e:	2201      	movs	r2, #1
 80004a0:	601a      	str	r2, [r3, #0]
			}
			if(isTimerExpired(1)==1){
 80004a2:	2001      	movs	r0, #1
 80004a4:	f001 f948 	bl	8001738 <isTimerExpired>
 80004a8:	4603      	mov	r3, r0
 80004aa:	2b01      	cmp	r3, #1
 80004ac:	d106      	bne.n	80004bc <fsm_automatic_run+0x208>
				led7_segment_run02();
 80004ae:	f000 fdf9 	bl	80010a4 <led7_segment_run02>
				setTimer(1, 443);
 80004b2:	f240 11bb 	movw	r1, #443	; 0x1bb
 80004b6:	2001      	movs	r0, #1
 80004b8:	f001 f91e 	bl	80016f8 <setTimer>
			}
			if(isTimerExpired(2)==1){
 80004bc:	2002      	movs	r0, #2
 80004be:	f001 f93b 	bl	8001738 <isTimerExpired>
 80004c2:	4603      	mov	r3, r0
 80004c4:	2b01      	cmp	r3, #1
 80004c6:	d106      	bne.n	80004d6 <fsm_automatic_run+0x222>
							led7_segment_run13();
 80004c8:	f000 fe10 	bl	80010ec <led7_segment_run13>
							setTimer(2, 1000);
 80004cc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80004d0:	2002      	movs	r0, #2
 80004d2:	f001 f911 	bl	80016f8 <setTimer>
			}
			if(isTimerExpired(0)==1){
 80004d6:	2000      	movs	r0, #0
 80004d8:	f001 f92e 	bl	8001738 <isTimerExpired>
 80004dc:	4603      	mov	r3, r0
 80004de:	2b01      	cmp	r3, #1
 80004e0:	d10c      	bne.n	80004fc <fsm_automatic_run+0x248>
				status=AUTO_YELLOW1_RED2;
 80004e2:	4b48      	ldr	r3, [pc, #288]	; (8000604 <fsm_automatic_run+0x350>)
 80004e4:	2205      	movs	r2, #5
 80004e6:	601a      	str	r2, [r3, #0]
				setTimer(0, c*1000);
 80004e8:	4b49      	ldr	r3, [pc, #292]	; (8000610 <fsm_automatic_run+0x35c>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80004f0:	fb02 f303 	mul.w	r3, r2, r3
 80004f4:	4619      	mov	r1, r3
 80004f6:	2000      	movs	r0, #0
 80004f8:	f001 f8fe 	bl	80016f8 <setTimer>
	              // setTimer(1, 500);
	             // setTimer(2, 1000);
	             //  counter=0;
			}
			if(isButtonPressed(0)==1){
 80004fc:	2000      	movs	r0, #0
 80004fe:	f7ff fe25 	bl	800014c <isButtonPressed>
 8000502:	4603      	mov	r3, r0
 8000504:	2b01      	cmp	r3, #1
 8000506:	f040 808d 	bne.w	8000624 <fsm_automatic_run+0x370>
				status=MAN_RED;
 800050a:	4b3e      	ldr	r3, [pc, #248]	; (8000604 <fsm_automatic_run+0x350>)
 800050c:	220c      	movs	r2, #12
 800050e:	601a      	str	r2, [r3, #0]
				setTimer(1, 500);
 8000510:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000514:	2001      	movs	r0, #1
 8000516:	f001 f8ef 	bl	80016f8 <setTimer>
				setTimer(2, 1000);
 800051a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800051e:	2002      	movs	r0, #2
 8000520:	f001 f8ea 	bl	80016f8 <setTimer>
				setTimer(3, 500);
 8000524:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000528:	2003      	movs	r0, #3
 800052a:	f001 f8e5 	bl	80016f8 <setTimer>
				setTimer(6, 10000);
 800052e:	f242 7110 	movw	r1, #10000	; 0x2710
 8000532:	2006      	movs	r0, #6
 8000534:	f001 f8e0 	bl	80016f8 <setTimer>
				checkstatus=6;
 8000538:	4b36      	ldr	r3, [pc, #216]	; (8000614 <fsm_automatic_run+0x360>)
 800053a:	2206      	movs	r2, #6
 800053c:	601a      	str	r2, [r3, #0]
				check=0;
 800053e:	4b36      	ldr	r3, [pc, #216]	; (8000618 <fsm_automatic_run+0x364>)
 8000540:	2200      	movs	r2, #0
 8000542:	601a      	str	r2, [r3, #0]
			}
			break;
 8000544:	e06e      	b.n	8000624 <fsm_automatic_run+0x370>
		case AUTO_YELLOW1_RED2:
			LED_YELLOW1_RED2();
 8000546:	f001 fa89 	bl	8001a5c <LED_YELLOW1_RED2>
			if(counter==0){
 800054a:	4b30      	ldr	r3, [pc, #192]	; (800060c <fsm_automatic_run+0x358>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	2b00      	cmp	r3, #0
 8000550:	d104      	bne.n	800055c <fsm_automatic_run+0x2a8>
			led7_segment_run13();
 8000552:	f000 fdcb 	bl	80010ec <led7_segment_run13>
			counter=1;
 8000556:	4b2d      	ldr	r3, [pc, #180]	; (800060c <fsm_automatic_run+0x358>)
 8000558:	2201      	movs	r2, #1
 800055a:	601a      	str	r2, [r3, #0]
			}
			if(isTimerExpired(1)==1){
 800055c:	2001      	movs	r0, #1
 800055e:	f001 f8eb 	bl	8001738 <isTimerExpired>
 8000562:	4603      	mov	r3, r0
 8000564:	2b01      	cmp	r3, #1
 8000566:	d106      	bne.n	8000576 <fsm_automatic_run+0x2c2>
				led7_segment_run02();
 8000568:	f000 fd9c 	bl	80010a4 <led7_segment_run02>
				setTimer(1, 443);
 800056c:	f240 11bb 	movw	r1, #443	; 0x1bb
 8000570:	2001      	movs	r0, #1
 8000572:	f001 f8c1 	bl	80016f8 <setTimer>
			}
			if(isTimerExpired(2)==1){
 8000576:	2002      	movs	r0, #2
 8000578:	f001 f8de 	bl	8001738 <isTimerExpired>
 800057c:	4603      	mov	r3, r0
 800057e:	2b01      	cmp	r3, #1
 8000580:	d106      	bne.n	8000590 <fsm_automatic_run+0x2dc>
							led7_segment_run13();
 8000582:	f000 fdb3 	bl	80010ec <led7_segment_run13>
							setTimer(2, 1000);
 8000586:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800058a:	2002      	movs	r0, #2
 800058c:	f001 f8b4 	bl	80016f8 <setTimer>
			}
			if(isTimerExpired(0)==1){
 8000590:	2000      	movs	r0, #0
 8000592:	f001 f8d1 	bl	8001738 <isTimerExpired>
 8000596:	4603      	mov	r3, r0
 8000598:	2b01      	cmp	r3, #1
 800059a:	d10c      	bne.n	80005b6 <fsm_automatic_run+0x302>
				status=AUTO_RED1_GREEN2;
 800059c:	4b19      	ldr	r3, [pc, #100]	; (8000604 <fsm_automatic_run+0x350>)
 800059e:	2202      	movs	r2, #2
 80005a0:	601a      	str	r2, [r3, #0]
				setTimer(0, b*1000);
 80005a2:	4b19      	ldr	r3, [pc, #100]	; (8000608 <fsm_automatic_run+0x354>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005aa:	fb02 f303 	mul.w	r3, r2, r3
 80005ae:	4619      	mov	r1, r3
 80005b0:	2000      	movs	r0, #0
 80005b2:	f001 f8a1 	bl	80016f8 <setTimer>
	             //  setTimer(1, 500);
	             //  setTimer(2, 1000);
	            //   setTimer(1, 500);
	            //   setTimer(2, 1000);
			}
			if(isButtonPressed(0)==1){
 80005b6:	2000      	movs	r0, #0
 80005b8:	f7ff fdc8 	bl	800014c <isButtonPressed>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b01      	cmp	r3, #1
 80005c0:	d132      	bne.n	8000628 <fsm_automatic_run+0x374>
				status=MAN_RED;
 80005c2:	4b10      	ldr	r3, [pc, #64]	; (8000604 <fsm_automatic_run+0x350>)
 80005c4:	220c      	movs	r2, #12
 80005c6:	601a      	str	r2, [r3, #0]
				setTimer(1, 443);
 80005c8:	f240 11bb 	movw	r1, #443	; 0x1bb
 80005cc:	2001      	movs	r0, #1
 80005ce:	f001 f893 	bl	80016f8 <setTimer>
				setTimer(2, 1000);
 80005d2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80005d6:	2002      	movs	r0, #2
 80005d8:	f001 f88e 	bl	80016f8 <setTimer>
				setTimer(3, 500);
 80005dc:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80005e0:	2003      	movs	r0, #3
 80005e2:	f001 f889 	bl	80016f8 <setTimer>
				setTimer(7, 10000);
 80005e6:	f242 7110 	movw	r1, #10000	; 0x2710
 80005ea:	2007      	movs	r0, #7
 80005ec:	f001 f884 	bl	80016f8 <setTimer>
				checkstatus=7;
 80005f0:	4b08      	ldr	r3, [pc, #32]	; (8000614 <fsm_automatic_run+0x360>)
 80005f2:	2207      	movs	r2, #7
 80005f4:	601a      	str	r2, [r3, #0]
				check=0;
 80005f6:	4b08      	ldr	r3, [pc, #32]	; (8000618 <fsm_automatic_run+0x364>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
			}
			break;
 80005fc:	e014      	b.n	8000628 <fsm_automatic_run+0x374>
		default:
			break;
 80005fe:	bf00      	nop
 8000600:	e013      	b.n	800062a <fsm_automatic_run+0x376>
 8000602:	bf00      	nop
 8000604:	200000ac 	.word	0x200000ac
 8000608:	20000060 	.word	0x20000060
 800060c:	2000009c 	.word	0x2000009c
 8000610:	20000064 	.word	0x20000064
 8000614:	200000a0 	.word	0x200000a0
 8000618:	200000a4 	.word	0x200000a4
			break;
 800061c:	bf00      	nop
 800061e:	e004      	b.n	800062a <fsm_automatic_run+0x376>
			break;
 8000620:	bf00      	nop
 8000622:	e002      	b.n	800062a <fsm_automatic_run+0x376>
			break;
 8000624:	bf00      	nop
 8000626:	e000      	b.n	800062a <fsm_automatic_run+0x376>
			break;
 8000628:	bf00      	nop
	}
}
 800062a:	bf00      	nop
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop

08000630 <fsm_manual_run>:
 */
#include "fsm_manual.h"
#include "global.h"

//int check=0;
void fsm_manual_run(){
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
	switch(status){
 8000634:	4ba4      	ldr	r3, [pc, #656]	; (80008c8 <fsm_manual_run+0x298>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	2b0e      	cmp	r3, #14
 800063a:	f000 81a1 	beq.w	8000980 <fsm_manual_run+0x350>
 800063e:	2b0e      	cmp	r3, #14
 8000640:	f300 81c0 	bgt.w	80009c4 <fsm_manual_run+0x394>
 8000644:	2b0c      	cmp	r3, #12
 8000646:	d003      	beq.n	8000650 <fsm_manual_run+0x20>
 8000648:	2b0d      	cmp	r3, #13
 800064a:	f000 8153 	beq.w	80008f4 <fsm_manual_run+0x2c4>
//            counter=0;
			status=INIT;
		}
		break;
	default:
		break;
 800064e:	e1b9      	b.n	80009c4 <fsm_manual_run+0x394>
		if(check==0){
 8000650:	4b9e      	ldr	r3, [pc, #632]	; (80008cc <fsm_manual_run+0x29c>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d106      	bne.n	8000666 <fsm_manual_run+0x36>
			Turn_On_All_LED_RED();
 8000658:	f001 f952 	bl	8001900 <Turn_On_All_LED_RED>
			Save_led7RED_segment_run13();
 800065c:	f000 fe70 	bl	8001340 <Save_led7RED_segment_run13>
			check=1;
 8000660:	4b9a      	ldr	r3, [pc, #616]	; (80008cc <fsm_manual_run+0x29c>)
 8000662:	2201      	movs	r2, #1
 8000664:	601a      	str	r2, [r3, #0]
		if(isTimerExpired(1)==1){
 8000666:	2001      	movs	r0, #1
 8000668:	f001 f866 	bl	8001738 <isTimerExpired>
 800066c:	4603      	mov	r3, r0
 800066e:	2b01      	cmp	r3, #1
 8000670:	d106      	bne.n	8000680 <fsm_manual_run+0x50>
			led7_segment_run02();
 8000672:	f000 fd17 	bl	80010a4 <led7_segment_run02>
			setTimer(1, 443);
 8000676:	f240 11bb 	movw	r1, #443	; 0x1bb
 800067a:	2001      	movs	r0, #1
 800067c:	f001 f83c 	bl	80016f8 <setTimer>
		if(isTimerExpired(2)==1){
 8000680:	2002      	movs	r0, #2
 8000682:	f001 f859 	bl	8001738 <isTimerExpired>
 8000686:	4603      	mov	r3, r0
 8000688:	2b01      	cmp	r3, #1
 800068a:	d106      	bne.n	800069a <fsm_manual_run+0x6a>
			Save_led7RED_segment_run13();
 800068c:	f000 fe58 	bl	8001340 <Save_led7RED_segment_run13>
			setTimer(2, 1000);
 8000690:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000694:	2002      	movs	r0, #2
 8000696:	f001 f82f 	bl	80016f8 <setTimer>
		if(isTimerExpired(3)==1){
 800069a:	2003      	movs	r0, #3
 800069c:	f001 f84c 	bl	8001738 <isTimerExpired>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b01      	cmp	r3, #1
 80006a4:	d108      	bne.n	80006b8 <fsm_manual_run+0x88>
			HAL_GPIO_TogglePin(GPIOA, LED_RED1_Pin|LED_RED2_Pin);
 80006a6:	2112      	movs	r1, #18
 80006a8:	4889      	ldr	r0, [pc, #548]	; (80008d0 <fsm_manual_run+0x2a0>)
 80006aa:	f001 fd3a 	bl	8002122 <HAL_GPIO_TogglePin>
			setTimer(3, 500);
 80006ae:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80006b2:	2003      	movs	r0, #3
 80006b4:	f001 f820 	bl	80016f8 <setTimer>
		if(isTimerExpired(4)==1){
 80006b8:	2004      	movs	r0, #4
 80006ba:	f001 f83d 	bl	8001738 <isTimerExpired>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	d123      	bne.n	800070c <fsm_manual_run+0xdc>
			status=AUTO_RED1_GREEN2;
 80006c4:	4b80      	ldr	r3, [pc, #512]	; (80008c8 <fsm_manual_run+0x298>)
 80006c6:	2202      	movs	r2, #2
 80006c8:	601a      	str	r2, [r3, #0]
			++countergreen13;
 80006ca:	4b82      	ldr	r3, [pc, #520]	; (80008d4 <fsm_manual_run+0x2a4>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	3301      	adds	r3, #1
 80006d0:	4a80      	ldr	r2, [pc, #512]	; (80008d4 <fsm_manual_run+0x2a4>)
 80006d2:	6013      	str	r3, [r2, #0]
			counter=0;
 80006d4:	4b80      	ldr	r3, [pc, #512]	; (80008d8 <fsm_manual_run+0x2a8>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
            setTimer(1, 443);
 80006da:	f240 11bb 	movw	r1, #443	; 0x1bb
 80006de:	2001      	movs	r0, #1
 80006e0:	f001 f80a 	bl	80016f8 <setTimer>
            setTimer(2, 1000);
 80006e4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80006e8:	2002      	movs	r0, #2
 80006ea:	f001 f805 	bl	80016f8 <setTimer>
			--idx_led13;
 80006ee:	4b7b      	ldr	r3, [pc, #492]	; (80008dc <fsm_manual_run+0x2ac>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	3b01      	subs	r3, #1
 80006f4:	4a79      	ldr	r2, [pc, #484]	; (80008dc <fsm_manual_run+0x2ac>)
 80006f6:	6013      	str	r3, [r2, #0]
			setTimer(0, countergreen13*1000);
 80006f8:	4b76      	ldr	r3, [pc, #472]	; (80008d4 <fsm_manual_run+0x2a4>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000700:	fb02 f303 	mul.w	r3, r2, r3
 8000704:	4619      	mov	r1, r3
 8000706:	2000      	movs	r0, #0
 8000708:	f000 fff6 	bl	80016f8 <setTimer>
		if(isTimerExpired(5)==1){
 800070c:	2005      	movs	r0, #5
 800070e:	f001 f813 	bl	8001738 <isTimerExpired>
 8000712:	4603      	mov	r3, r0
 8000714:	2b01      	cmp	r3, #1
 8000716:	d130      	bne.n	800077a <fsm_manual_run+0x14a>
			status=AUTO_RED1_YELLOW2;
 8000718:	4b6b      	ldr	r3, [pc, #428]	; (80008c8 <fsm_manual_run+0x298>)
 800071a:	2203      	movs	r2, #3
 800071c:	601a      	str	r2, [r3, #0]
			if(counterred13!=a) {
 800071e:	4b70      	ldr	r3, [pc, #448]	; (80008e0 <fsm_manual_run+0x2b0>)
 8000720:	681a      	ldr	r2, [r3, #0]
 8000722:	4b70      	ldr	r3, [pc, #448]	; (80008e4 <fsm_manual_run+0x2b4>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	429a      	cmp	r2, r3
 8000728:	d005      	beq.n	8000736 <fsm_manual_run+0x106>
				++counteryellow13;
 800072a:	4b6f      	ldr	r3, [pc, #444]	; (80008e8 <fsm_manual_run+0x2b8>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	3301      	adds	r3, #1
 8000730:	4a6d      	ldr	r2, [pc, #436]	; (80008e8 <fsm_manual_run+0x2b8>)
 8000732:	6013      	str	r3, [r2, #0]
 8000734:	e005      	b.n	8000742 <fsm_manual_run+0x112>
				counterred13=1;
 8000736:	4b6a      	ldr	r3, [pc, #424]	; (80008e0 <fsm_manual_run+0x2b0>)
 8000738:	2201      	movs	r2, #1
 800073a:	601a      	str	r2, [r3, #0]
				counteryellow13=1;
 800073c:	4b6a      	ldr	r3, [pc, #424]	; (80008e8 <fsm_manual_run+0x2b8>)
 800073e:	2201      	movs	r2, #1
 8000740:	601a      	str	r2, [r3, #0]
			counter=0;
 8000742:	4b65      	ldr	r3, [pc, #404]	; (80008d8 <fsm_manual_run+0x2a8>)
 8000744:	2200      	movs	r2, #0
 8000746:	601a      	str	r2, [r3, #0]
            setTimer(1, 443);
 8000748:	f240 11bb 	movw	r1, #443	; 0x1bb
 800074c:	2001      	movs	r0, #1
 800074e:	f000 ffd3 	bl	80016f8 <setTimer>
            setTimer(2, 1000);
 8000752:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000756:	2002      	movs	r0, #2
 8000758:	f000 ffce 	bl	80016f8 <setTimer>
			--idx_led13;
 800075c:	4b5f      	ldr	r3, [pc, #380]	; (80008dc <fsm_manual_run+0x2ac>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	3b01      	subs	r3, #1
 8000762:	4a5e      	ldr	r2, [pc, #376]	; (80008dc <fsm_manual_run+0x2ac>)
 8000764:	6013      	str	r3, [r2, #0]
			setTimer(0, counteryellow13*1000);
 8000766:	4b60      	ldr	r3, [pc, #384]	; (80008e8 <fsm_manual_run+0x2b8>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800076e:	fb02 f303 	mul.w	r3, r2, r3
 8000772:	4619      	mov	r1, r3
 8000774:	2000      	movs	r0, #0
 8000776:	f000 ffbf 	bl	80016f8 <setTimer>
		if(isTimerExpired(6)==1){
 800077a:	2006      	movs	r0, #6
 800077c:	f000 ffdc 	bl	8001738 <isTimerExpired>
 8000780:	4603      	mov	r3, r0
 8000782:	2b01      	cmp	r3, #1
 8000784:	d123      	bne.n	80007ce <fsm_manual_run+0x19e>
			status=AUTO_GREEN1_RED2;
 8000786:	4b50      	ldr	r3, [pc, #320]	; (80008c8 <fsm_manual_run+0x298>)
 8000788:	2204      	movs	r2, #4
 800078a:	601a      	str	r2, [r3, #0]
			++countergreen13;
 800078c:	4b51      	ldr	r3, [pc, #324]	; (80008d4 <fsm_manual_run+0x2a4>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	3301      	adds	r3, #1
 8000792:	4a50      	ldr	r2, [pc, #320]	; (80008d4 <fsm_manual_run+0x2a4>)
 8000794:	6013      	str	r3, [r2, #0]
			--idx_led13;
 8000796:	4b51      	ldr	r3, [pc, #324]	; (80008dc <fsm_manual_run+0x2ac>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	3b01      	subs	r3, #1
 800079c:	4a4f      	ldr	r2, [pc, #316]	; (80008dc <fsm_manual_run+0x2ac>)
 800079e:	6013      	str	r3, [r2, #0]
			counter=0;
 80007a0:	4b4d      	ldr	r3, [pc, #308]	; (80008d8 <fsm_manual_run+0x2a8>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
            setTimer(1, 443);
 80007a6:	f240 11bb 	movw	r1, #443	; 0x1bb
 80007aa:	2001      	movs	r0, #1
 80007ac:	f000 ffa4 	bl	80016f8 <setTimer>
            setTimer(2, 1000);
 80007b0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80007b4:	2002      	movs	r0, #2
 80007b6:	f000 ff9f 	bl	80016f8 <setTimer>
			setTimer(0, countergreen13*1000);
 80007ba:	4b46      	ldr	r3, [pc, #280]	; (80008d4 <fsm_manual_run+0x2a4>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007c2:	fb02 f303 	mul.w	r3, r2, r3
 80007c6:	4619      	mov	r1, r3
 80007c8:	2000      	movs	r0, #0
 80007ca:	f000 ff95 	bl	80016f8 <setTimer>
		if(isTimerExpired(7)==1){
 80007ce:	2007      	movs	r0, #7
 80007d0:	f000 ffb2 	bl	8001738 <isTimerExpired>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b01      	cmp	r3, #1
 80007d8:	d130      	bne.n	800083c <fsm_manual_run+0x20c>
			status=AUTO_YELLOW1_RED2;
 80007da:	4b3b      	ldr	r3, [pc, #236]	; (80008c8 <fsm_manual_run+0x298>)
 80007dc:	2205      	movs	r2, #5
 80007de:	601a      	str	r2, [r3, #0]
			if(counterred13!=a) {
 80007e0:	4b3f      	ldr	r3, [pc, #252]	; (80008e0 <fsm_manual_run+0x2b0>)
 80007e2:	681a      	ldr	r2, [r3, #0]
 80007e4:	4b3f      	ldr	r3, [pc, #252]	; (80008e4 <fsm_manual_run+0x2b4>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	429a      	cmp	r2, r3
 80007ea:	d005      	beq.n	80007f8 <fsm_manual_run+0x1c8>
				++counteryellow13;
 80007ec:	4b3e      	ldr	r3, [pc, #248]	; (80008e8 <fsm_manual_run+0x2b8>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	3301      	adds	r3, #1
 80007f2:	4a3d      	ldr	r2, [pc, #244]	; (80008e8 <fsm_manual_run+0x2b8>)
 80007f4:	6013      	str	r3, [r2, #0]
 80007f6:	e005      	b.n	8000804 <fsm_manual_run+0x1d4>
				counterred13=1;
 80007f8:	4b39      	ldr	r3, [pc, #228]	; (80008e0 <fsm_manual_run+0x2b0>)
 80007fa:	2201      	movs	r2, #1
 80007fc:	601a      	str	r2, [r3, #0]
				counteryellow13=1;
 80007fe:	4b3a      	ldr	r3, [pc, #232]	; (80008e8 <fsm_manual_run+0x2b8>)
 8000800:	2201      	movs	r2, #1
 8000802:	601a      	str	r2, [r3, #0]
			--idx_led13;
 8000804:	4b35      	ldr	r3, [pc, #212]	; (80008dc <fsm_manual_run+0x2ac>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	3b01      	subs	r3, #1
 800080a:	4a34      	ldr	r2, [pc, #208]	; (80008dc <fsm_manual_run+0x2ac>)
 800080c:	6013      	str	r3, [r2, #0]
			counter=0;
 800080e:	4b32      	ldr	r3, [pc, #200]	; (80008d8 <fsm_manual_run+0x2a8>)
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
            setTimer(1, 443);
 8000814:	f240 11bb 	movw	r1, #443	; 0x1bb
 8000818:	2001      	movs	r0, #1
 800081a:	f000 ff6d 	bl	80016f8 <setTimer>
            setTimer(2, 1000);
 800081e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000822:	2002      	movs	r0, #2
 8000824:	f000 ff68 	bl	80016f8 <setTimer>
			setTimer(0, counteryellow13*1000);
 8000828:	4b2f      	ldr	r3, [pc, #188]	; (80008e8 <fsm_manual_run+0x2b8>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000830:	fb02 f303 	mul.w	r3, r2, r3
 8000834:	4619      	mov	r1, r3
 8000836:	2000      	movs	r0, #0
 8000838:	f000 ff5e 	bl	80016f8 <setTimer>
		if(isButtonPressed(0)==1){
 800083c:	2000      	movs	r0, #0
 800083e:	f7ff fc85 	bl	800014c <isButtonPressed>
 8000842:	4603      	mov	r3, r0
 8000844:	2b01      	cmp	r3, #1
 8000846:	d119      	bne.n	800087c <fsm_manual_run+0x24c>
			status= MAN_GREEN;
 8000848:	4b1f      	ldr	r3, [pc, #124]	; (80008c8 <fsm_manual_run+0x298>)
 800084a:	220d      	movs	r2, #13
 800084c:	601a      	str	r2, [r3, #0]
			check=0;
 800084e:	4b1f      	ldr	r3, [pc, #124]	; (80008cc <fsm_manual_run+0x29c>)
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
			setTimer(1, 443);
 8000854:	f240 11bb 	movw	r1, #443	; 0x1bb
 8000858:	2001      	movs	r0, #1
 800085a:	f000 ff4d 	bl	80016f8 <setTimer>
			setTimer(2, 1000);
 800085e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000862:	2002      	movs	r0, #2
 8000864:	f000 ff48 	bl	80016f8 <setTimer>
			setTimer(3, 500);
 8000868:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800086c:	2003      	movs	r0, #3
 800086e:	f000 ff43 	bl	80016f8 <setTimer>
			setTimer(4, 10000);
 8000872:	f242 7110 	movw	r1, #10000	; 0x2710
 8000876:	2004      	movs	r0, #4
 8000878:	f000 ff3e 	bl	80016f8 <setTimer>
		if(isButtonPressed(1)==1){
 800087c:	2001      	movs	r0, #1
 800087e:	f7ff fc65 	bl	800014c <isButtonPressed>
 8000882:	4603      	mov	r3, r0
 8000884:	2b01      	cmp	r3, #1
 8000886:	d11b      	bne.n	80008c0 <fsm_manual_run+0x290>
			status=INCREASE_VALUE_LED_RED;
 8000888:	4b0f      	ldr	r3, [pc, #60]	; (80008c8 <fsm_manual_run+0x298>)
 800088a:	220f      	movs	r2, #15
 800088c:	601a      	str	r2, [r3, #0]
			setTimer(1, 443);
 800088e:	f240 11bb 	movw	r1, #443	; 0x1bb
 8000892:	2001      	movs	r0, #1
 8000894:	f000 ff30 	bl	80016f8 <setTimer>
			setTimer(2, 1000);
 8000898:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800089c:	2002      	movs	r0, #2
 800089e:	f000 ff2b 	bl	80016f8 <setTimer>
			setTimer(3, 500);
 80008a2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80008a6:	2003      	movs	r0, #3
 80008a8:	f000 ff26 	bl	80016f8 <setTimer>
			setTimer(checkstatus, 10000);
 80008ac:	4b0f      	ldr	r3, [pc, #60]	; (80008ec <fsm_manual_run+0x2bc>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	f242 7110 	movw	r1, #10000	; 0x2710
 80008b4:	4618      	mov	r0, r3
 80008b6:	f000 ff1f 	bl	80016f8 <setTimer>
		    checksave=0;
 80008ba:	4b0d      	ldr	r3, [pc, #52]	; (80008f0 <fsm_manual_run+0x2c0>)
 80008bc:	2200      	movs	r2, #0
 80008be:	601a      	str	r2, [r3, #0]
		if(isButtonPressed(2)==1){
 80008c0:	2002      	movs	r0, #2
 80008c2:	f7ff fc43 	bl	800014c <isButtonPressed>
		break;
 80008c6:	e082      	b.n	80009ce <fsm_manual_run+0x39e>
 80008c8:	200000ac 	.word	0x200000ac
 80008cc:	200000a4 	.word	0x200000a4
 80008d0:	40010800 	.word	0x40010800
 80008d4:	20000058 	.word	0x20000058
 80008d8:	2000009c 	.word	0x2000009c
 80008dc:	200000b0 	.word	0x200000b0
 80008e0:	20000050 	.word	0x20000050
 80008e4:	2000005c 	.word	0x2000005c
 80008e8:	20000054 	.word	0x20000054
 80008ec:	200000a0 	.word	0x200000a0
 80008f0:	200000a8 	.word	0x200000a8
		if(check==0){
 80008f4:	4b37      	ldr	r3, [pc, #220]	; (80009d4 <fsm_manual_run+0x3a4>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d106      	bne.n	800090a <fsm_manual_run+0x2da>
			Turn_On_All_LED_GREEN();
 80008fc:	f001 f816 	bl	800192c <Turn_On_All_LED_GREEN>
			Save_led7GREEN_segment_run13();
 8000900:	f000 fd8e 	bl	8001420 <Save_led7GREEN_segment_run13>
			check=1;
 8000904:	4b33      	ldr	r3, [pc, #204]	; (80009d4 <fsm_manual_run+0x3a4>)
 8000906:	2201      	movs	r2, #1
 8000908:	601a      	str	r2, [r3, #0]
		if(isTimerExpired(1)==1){
 800090a:	2001      	movs	r0, #1
 800090c:	f000 ff14 	bl	8001738 <isTimerExpired>
 8000910:	4603      	mov	r3, r0
 8000912:	2b01      	cmp	r3, #1
 8000914:	d106      	bne.n	8000924 <fsm_manual_run+0x2f4>
			led7_segment_run02();
 8000916:	f000 fbc5 	bl	80010a4 <led7_segment_run02>
			setTimer(1, 443);
 800091a:	f240 11bb 	movw	r1, #443	; 0x1bb
 800091e:	2001      	movs	r0, #1
 8000920:	f000 feea 	bl	80016f8 <setTimer>
		if(isTimerExpired(2)==1){
 8000924:	2002      	movs	r0, #2
 8000926:	f000 ff07 	bl	8001738 <isTimerExpired>
 800092a:	4603      	mov	r3, r0
 800092c:	2b01      	cmp	r3, #1
 800092e:	d106      	bne.n	800093e <fsm_manual_run+0x30e>
			Save_led7GREEN_segment_run13();
 8000930:	f000 fd76 	bl	8001420 <Save_led7GREEN_segment_run13>
			setTimer(2, 1000);
 8000934:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000938:	2002      	movs	r0, #2
 800093a:	f000 fedd 	bl	80016f8 <setTimer>
		if(isTimerExpired(3)==1){
 800093e:	2003      	movs	r0, #3
 8000940:	f000 fefa 	bl	8001738 <isTimerExpired>
 8000944:	4603      	mov	r3, r0
 8000946:	2b01      	cmp	r3, #1
 8000948:	d108      	bne.n	800095c <fsm_manual_run+0x32c>
			HAL_GPIO_TogglePin(GPIOA, LED_GREEN1_Pin|LED_GREEN2_Pin);
 800094a:	2144      	movs	r1, #68	; 0x44
 800094c:	4822      	ldr	r0, [pc, #136]	; (80009d8 <fsm_manual_run+0x3a8>)
 800094e:	f001 fbe8 	bl	8002122 <HAL_GPIO_TogglePin>
			setTimer(3, 500);
 8000952:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000956:	2003      	movs	r0, #3
 8000958:	f000 fece 	bl	80016f8 <setTimer>
		if(isButtonPressed(0)==1){
 800095c:	2000      	movs	r0, #0
 800095e:	f7ff fbf5 	bl	800014c <isButtonPressed>
 8000962:	4603      	mov	r3, r0
 8000964:	2b01      	cmp	r3, #1
 8000966:	d12f      	bne.n	80009c8 <fsm_manual_run+0x398>
			status= MAN_YELLOW;
 8000968:	4b1c      	ldr	r3, [pc, #112]	; (80009dc <fsm_manual_run+0x3ac>)
 800096a:	220e      	movs	r2, #14
 800096c:	601a      	str	r2, [r3, #0]
			check=0;
 800096e:	4b19      	ldr	r3, [pc, #100]	; (80009d4 <fsm_manual_run+0x3a4>)
 8000970:	2200      	movs	r2, #0
 8000972:	601a      	str	r2, [r3, #0]
			setTimer(3, 500);
 8000974:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000978:	2003      	movs	r0, #3
 800097a:	f000 febd 	bl	80016f8 <setTimer>
		break;
 800097e:	e023      	b.n	80009c8 <fsm_manual_run+0x398>
		if(check==0){
 8000980:	4b14      	ldr	r3, [pc, #80]	; (80009d4 <fsm_manual_run+0x3a4>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d104      	bne.n	8000992 <fsm_manual_run+0x362>
			Turn_On_All_LED_YELLOW();
 8000988:	f000 ffe6 	bl	8001958 <Turn_On_All_LED_YELLOW>
			check=1;
 800098c:	4b11      	ldr	r3, [pc, #68]	; (80009d4 <fsm_manual_run+0x3a4>)
 800098e:	2201      	movs	r2, #1
 8000990:	601a      	str	r2, [r3, #0]
		if(isTimerExpired(3)==1){
 8000992:	2003      	movs	r0, #3
 8000994:	f000 fed0 	bl	8001738 <isTimerExpired>
 8000998:	4603      	mov	r3, r0
 800099a:	2b01      	cmp	r3, #1
 800099c:	d108      	bne.n	80009b0 <fsm_manual_run+0x380>
			HAL_GPIO_TogglePin(GPIOA, LED_YELLOW1_Pin|LED_YELLOW2_Pin);
 800099e:	2188      	movs	r1, #136	; 0x88
 80009a0:	480d      	ldr	r0, [pc, #52]	; (80009d8 <fsm_manual_run+0x3a8>)
 80009a2:	f001 fbbe 	bl	8002122 <HAL_GPIO_TogglePin>
			setTimer(3, 500);
 80009a6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80009aa:	2003      	movs	r0, #3
 80009ac:	f000 fea4 	bl	80016f8 <setTimer>
		if(isButtonPressed(0)==1){
 80009b0:	2000      	movs	r0, #0
 80009b2:	f7ff fbcb 	bl	800014c <isButtonPressed>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	d107      	bne.n	80009cc <fsm_manual_run+0x39c>
			status=INIT;
 80009bc:	4b07      	ldr	r3, [pc, #28]	; (80009dc <fsm_manual_run+0x3ac>)
 80009be:	2201      	movs	r2, #1
 80009c0:	601a      	str	r2, [r3, #0]
		break;
 80009c2:	e003      	b.n	80009cc <fsm_manual_run+0x39c>
		break;
 80009c4:	bf00      	nop
 80009c6:	e002      	b.n	80009ce <fsm_manual_run+0x39e>
		break;
 80009c8:	bf00      	nop
 80009ca:	e000      	b.n	80009ce <fsm_manual_run+0x39e>
		break;
 80009cc:	bf00      	nop
	}
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	200000a4 	.word	0x200000a4
 80009d8:	40010800 	.word	0x40010800
 80009dc:	200000ac 	.word	0x200000ac

080009e0 <fsm_setting_run>:
 *      Author: ADMIN
 */
#include "fsm_setting.h"

//int checksave=0;
void fsm_setting_run(){
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
      switch(status){
 80009e4:	4bb3      	ldr	r3, [pc, #716]	; (8000cb4 <fsm_setting_run+0x2d4>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	2b0f      	cmp	r3, #15
 80009ea:	d003      	beq.n	80009f4 <fsm_setting_run+0x14>
 80009ec:	2b10      	cmp	r3, #16
 80009ee:	f000 8179 	beq.w	8000ce4 <fsm_setting_run+0x304>
		            setTimer(2, 1000);
				}

			  break;
		  default:
			  break;
 80009f2:	e210      	b.n	8000e16 <fsm_setting_run+0x436>
				if(checksave==0){
 80009f4:	4bb0      	ldr	r3, [pc, #704]	; (8000cb8 <fsm_setting_run+0x2d8>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d106      	bne.n	8000a0a <fsm_setting_run+0x2a>
					Increase_Save_led7RED_segment_run13();
 80009fc:	f000 fce4 	bl	80013c8 <Increase_Save_led7RED_segment_run13>
					++checksave;
 8000a00:	4bad      	ldr	r3, [pc, #692]	; (8000cb8 <fsm_setting_run+0x2d8>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	3301      	adds	r3, #1
 8000a06:	4aac      	ldr	r2, [pc, #688]	; (8000cb8 <fsm_setting_run+0x2d8>)
 8000a08:	6013      	str	r3, [r2, #0]
				if(isTimerExpired(1)==1){
 8000a0a:	2001      	movs	r0, #1
 8000a0c:	f000 fe94 	bl	8001738 <isTimerExpired>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b01      	cmp	r3, #1
 8000a14:	d106      	bne.n	8000a24 <fsm_setting_run+0x44>
					led7_segment_run02();
 8000a16:	f000 fb45 	bl	80010a4 <led7_segment_run02>
					setTimer(1, 400);
 8000a1a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8000a1e:	2001      	movs	r0, #1
 8000a20:	f000 fe6a 	bl	80016f8 <setTimer>
				if(isTimerExpired(2)==1){
 8000a24:	2002      	movs	r0, #2
 8000a26:	f000 fe87 	bl	8001738 <isTimerExpired>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b01      	cmp	r3, #1
 8000a2e:	d106      	bne.n	8000a3e <fsm_setting_run+0x5e>
					Save_led7RED_segment_run13();
 8000a30:	f000 fc86 	bl	8001340 <Save_led7RED_segment_run13>
					setTimer(2, 1000);
 8000a34:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a38:	2002      	movs	r0, #2
 8000a3a:	f000 fe5d 	bl	80016f8 <setTimer>
				if(isTimerExpired(3)==1){
 8000a3e:	2003      	movs	r0, #3
 8000a40:	f000 fe7a 	bl	8001738 <isTimerExpired>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b01      	cmp	r3, #1
 8000a48:	d108      	bne.n	8000a5c <fsm_setting_run+0x7c>
					HAL_GPIO_TogglePin(GPIOA, LED_RED1_Pin|LED_RED2_Pin);
 8000a4a:	2112      	movs	r1, #18
 8000a4c:	489b      	ldr	r0, [pc, #620]	; (8000cbc <fsm_setting_run+0x2dc>)
 8000a4e:	f001 fb68 	bl	8002122 <HAL_GPIO_TogglePin>
					setTimer(3, 500);
 8000a52:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000a56:	2003      	movs	r0, #3
 8000a58:	f000 fe4e 	bl	80016f8 <setTimer>
				if(isTimerExpired(4)==1){
 8000a5c:	2004      	movs	r0, #4
 8000a5e:	f000 fe6b 	bl	8001738 <isTimerExpired>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b01      	cmp	r3, #1
 8000a66:	d12d      	bne.n	8000ac4 <fsm_setting_run+0xe4>
					status=AUTO_RED1_GREEN2;
 8000a68:	4b92      	ldr	r3, [pc, #584]	; (8000cb4 <fsm_setting_run+0x2d4>)
 8000a6a:	2202      	movs	r2, #2
 8000a6c:	601a      	str	r2, [r3, #0]
					counter=0;
 8000a6e:	4b94      	ldr	r3, [pc, #592]	; (8000cc0 <fsm_setting_run+0x2e0>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
					++countergreen13;
 8000a74:	4b93      	ldr	r3, [pc, #588]	; (8000cc4 <fsm_setting_run+0x2e4>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	3301      	adds	r3, #1
 8000a7a:	4a92      	ldr	r2, [pc, #584]	; (8000cc4 <fsm_setting_run+0x2e4>)
 8000a7c:	6013      	str	r3, [r2, #0]
					counterred13=savecounterred13-checksave;
 8000a7e:	4b92      	ldr	r3, [pc, #584]	; (8000cc8 <fsm_setting_run+0x2e8>)
 8000a80:	681a      	ldr	r2, [r3, #0]
 8000a82:	4b8d      	ldr	r3, [pc, #564]	; (8000cb8 <fsm_setting_run+0x2d8>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	1ad3      	subs	r3, r2, r3
 8000a88:	4a90      	ldr	r2, [pc, #576]	; (8000ccc <fsm_setting_run+0x2ec>)
 8000a8a:	6013      	str	r3, [r2, #0]
					checksave=0;
 8000a8c:	4b8a      	ldr	r3, [pc, #552]	; (8000cb8 <fsm_setting_run+0x2d8>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
					--idx_led13;
 8000a92:	4b8f      	ldr	r3, [pc, #572]	; (8000cd0 <fsm_setting_run+0x2f0>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	3b01      	subs	r3, #1
 8000a98:	4a8d      	ldr	r2, [pc, #564]	; (8000cd0 <fsm_setting_run+0x2f0>)
 8000a9a:	6013      	str	r3, [r2, #0]
					setTimer(0, countergreen13*1000);
 8000a9c:	4b89      	ldr	r3, [pc, #548]	; (8000cc4 <fsm_setting_run+0x2e4>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000aa4:	fb02 f303 	mul.w	r3, r2, r3
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	2000      	movs	r0, #0
 8000aac:	f000 fe24 	bl	80016f8 <setTimer>
		               setTimer(1, 443);
 8000ab0:	f240 11bb 	movw	r1, #443	; 0x1bb
 8000ab4:	2001      	movs	r0, #1
 8000ab6:	f000 fe1f 	bl	80016f8 <setTimer>
		               setTimer(2, 1000);
 8000aba:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000abe:	2002      	movs	r0, #2
 8000ac0:	f000 fe1a 	bl	80016f8 <setTimer>
				if(isTimerExpired(5)==1){
 8000ac4:	2005      	movs	r0, #5
 8000ac6:	f000 fe37 	bl	8001738 <isTimerExpired>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d13a      	bne.n	8000b46 <fsm_setting_run+0x166>
					status=AUTO_RED1_YELLOW2;
 8000ad0:	4b78      	ldr	r3, [pc, #480]	; (8000cb4 <fsm_setting_run+0x2d4>)
 8000ad2:	2203      	movs	r2, #3
 8000ad4:	601a      	str	r2, [r3, #0]
					counter=0;
 8000ad6:	4b7a      	ldr	r3, [pc, #488]	; (8000cc0 <fsm_setting_run+0x2e0>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	601a      	str	r2, [r3, #0]
					if(counterred13!=a) {
 8000adc:	4b7b      	ldr	r3, [pc, #492]	; (8000ccc <fsm_setting_run+0x2ec>)
 8000ade:	681a      	ldr	r2, [r3, #0]
 8000ae0:	4b7c      	ldr	r3, [pc, #496]	; (8000cd4 <fsm_setting_run+0x2f4>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d00c      	beq.n	8000b02 <fsm_setting_run+0x122>
						++counteryellow13;
 8000ae8:	4b7b      	ldr	r3, [pc, #492]	; (8000cd8 <fsm_setting_run+0x2f8>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	3301      	adds	r3, #1
 8000aee:	4a7a      	ldr	r2, [pc, #488]	; (8000cd8 <fsm_setting_run+0x2f8>)
 8000af0:	6013      	str	r3, [r2, #0]
						counterred13=savecounterred13-checksave;
 8000af2:	4b75      	ldr	r3, [pc, #468]	; (8000cc8 <fsm_setting_run+0x2e8>)
 8000af4:	681a      	ldr	r2, [r3, #0]
 8000af6:	4b70      	ldr	r3, [pc, #448]	; (8000cb8 <fsm_setting_run+0x2d8>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	1ad3      	subs	r3, r2, r3
 8000afc:	4a73      	ldr	r2, [pc, #460]	; (8000ccc <fsm_setting_run+0x2ec>)
 8000afe:	6013      	str	r3, [r2, #0]
 8000b00:	e005      	b.n	8000b0e <fsm_setting_run+0x12e>
						counterred13=1;
 8000b02:	4b72      	ldr	r3, [pc, #456]	; (8000ccc <fsm_setting_run+0x2ec>)
 8000b04:	2201      	movs	r2, #1
 8000b06:	601a      	str	r2, [r3, #0]
						counteryellow13=1;
 8000b08:	4b73      	ldr	r3, [pc, #460]	; (8000cd8 <fsm_setting_run+0x2f8>)
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	601a      	str	r2, [r3, #0]
					checksave=0;
 8000b0e:	4b6a      	ldr	r3, [pc, #424]	; (8000cb8 <fsm_setting_run+0x2d8>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	601a      	str	r2, [r3, #0]
					--idx_led13;
 8000b14:	4b6e      	ldr	r3, [pc, #440]	; (8000cd0 <fsm_setting_run+0x2f0>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	3b01      	subs	r3, #1
 8000b1a:	4a6d      	ldr	r2, [pc, #436]	; (8000cd0 <fsm_setting_run+0x2f0>)
 8000b1c:	6013      	str	r3, [r2, #0]
					setTimer(0, counteryellow13*1000);
 8000b1e:	4b6e      	ldr	r3, [pc, #440]	; (8000cd8 <fsm_setting_run+0x2f8>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b26:	fb02 f303 	mul.w	r3, r2, r3
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	2000      	movs	r0, #0
 8000b2e:	f000 fde3 	bl	80016f8 <setTimer>
		               setTimer(1, 443);
 8000b32:	f240 11bb 	movw	r1, #443	; 0x1bb
 8000b36:	2001      	movs	r0, #1
 8000b38:	f000 fdde 	bl	80016f8 <setTimer>
		               setTimer(2, 1000);
 8000b3c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000b40:	2002      	movs	r0, #2
 8000b42:	f000 fdd9 	bl	80016f8 <setTimer>
				if(isTimerExpired(6)==1){
 8000b46:	2006      	movs	r0, #6
 8000b48:	f000 fdf6 	bl	8001738 <isTimerExpired>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d12d      	bne.n	8000bae <fsm_setting_run+0x1ce>
					status=AUTO_GREEN1_RED2;
 8000b52:	4b58      	ldr	r3, [pc, #352]	; (8000cb4 <fsm_setting_run+0x2d4>)
 8000b54:	2204      	movs	r2, #4
 8000b56:	601a      	str	r2, [r3, #0]
					counter=0;
 8000b58:	4b59      	ldr	r3, [pc, #356]	; (8000cc0 <fsm_setting_run+0x2e0>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	601a      	str	r2, [r3, #0]
					++countergreen13;
 8000b5e:	4b59      	ldr	r3, [pc, #356]	; (8000cc4 <fsm_setting_run+0x2e4>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	3301      	adds	r3, #1
 8000b64:	4a57      	ldr	r2, [pc, #348]	; (8000cc4 <fsm_setting_run+0x2e4>)
 8000b66:	6013      	str	r3, [r2, #0]
					counterred13=savecounterred13-checksave;
 8000b68:	4b57      	ldr	r3, [pc, #348]	; (8000cc8 <fsm_setting_run+0x2e8>)
 8000b6a:	681a      	ldr	r2, [r3, #0]
 8000b6c:	4b52      	ldr	r3, [pc, #328]	; (8000cb8 <fsm_setting_run+0x2d8>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	1ad3      	subs	r3, r2, r3
 8000b72:	4a56      	ldr	r2, [pc, #344]	; (8000ccc <fsm_setting_run+0x2ec>)
 8000b74:	6013      	str	r3, [r2, #0]
					checksave=0;
 8000b76:	4b50      	ldr	r3, [pc, #320]	; (8000cb8 <fsm_setting_run+0x2d8>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
					--idx_led13;
 8000b7c:	4b54      	ldr	r3, [pc, #336]	; (8000cd0 <fsm_setting_run+0x2f0>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	3b01      	subs	r3, #1
 8000b82:	4a53      	ldr	r2, [pc, #332]	; (8000cd0 <fsm_setting_run+0x2f0>)
 8000b84:	6013      	str	r3, [r2, #0]
					setTimer(0, countergreen13*1000);
 8000b86:	4b4f      	ldr	r3, [pc, #316]	; (8000cc4 <fsm_setting_run+0x2e4>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b8e:	fb02 f303 	mul.w	r3, r2, r3
 8000b92:	4619      	mov	r1, r3
 8000b94:	2000      	movs	r0, #0
 8000b96:	f000 fdaf 	bl	80016f8 <setTimer>
		               setTimer(1, 443);
 8000b9a:	f240 11bb 	movw	r1, #443	; 0x1bb
 8000b9e:	2001      	movs	r0, #1
 8000ba0:	f000 fdaa 	bl	80016f8 <setTimer>
		               setTimer(2, 1000);
 8000ba4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ba8:	2002      	movs	r0, #2
 8000baa:	f000 fda5 	bl	80016f8 <setTimer>
				if(isTimerExpired(7)==1){
 8000bae:	2007      	movs	r0, #7
 8000bb0:	f000 fdc2 	bl	8001738 <isTimerExpired>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	d13a      	bne.n	8000c30 <fsm_setting_run+0x250>
					status=AUTO_YELLOW1_RED2;
 8000bba:	4b3e      	ldr	r3, [pc, #248]	; (8000cb4 <fsm_setting_run+0x2d4>)
 8000bbc:	2205      	movs	r2, #5
 8000bbe:	601a      	str	r2, [r3, #0]
					counter=0;
 8000bc0:	4b3f      	ldr	r3, [pc, #252]	; (8000cc0 <fsm_setting_run+0x2e0>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	601a      	str	r2, [r3, #0]
					if(counterred13!=a) {
 8000bc6:	4b41      	ldr	r3, [pc, #260]	; (8000ccc <fsm_setting_run+0x2ec>)
 8000bc8:	681a      	ldr	r2, [r3, #0]
 8000bca:	4b42      	ldr	r3, [pc, #264]	; (8000cd4 <fsm_setting_run+0x2f4>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	d00c      	beq.n	8000bec <fsm_setting_run+0x20c>
						++counteryellow13;
 8000bd2:	4b41      	ldr	r3, [pc, #260]	; (8000cd8 <fsm_setting_run+0x2f8>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	4a3f      	ldr	r2, [pc, #252]	; (8000cd8 <fsm_setting_run+0x2f8>)
 8000bda:	6013      	str	r3, [r2, #0]
						counterred13=savecounterred13-checksave;
 8000bdc:	4b3a      	ldr	r3, [pc, #232]	; (8000cc8 <fsm_setting_run+0x2e8>)
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	4b35      	ldr	r3, [pc, #212]	; (8000cb8 <fsm_setting_run+0x2d8>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	1ad3      	subs	r3, r2, r3
 8000be6:	4a39      	ldr	r2, [pc, #228]	; (8000ccc <fsm_setting_run+0x2ec>)
 8000be8:	6013      	str	r3, [r2, #0]
 8000bea:	e005      	b.n	8000bf8 <fsm_setting_run+0x218>
						counterred13=1;
 8000bec:	4b37      	ldr	r3, [pc, #220]	; (8000ccc <fsm_setting_run+0x2ec>)
 8000bee:	2201      	movs	r2, #1
 8000bf0:	601a      	str	r2, [r3, #0]
						counteryellow13=1;
 8000bf2:	4b39      	ldr	r3, [pc, #228]	; (8000cd8 <fsm_setting_run+0x2f8>)
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	601a      	str	r2, [r3, #0]
					checksave=0;
 8000bf8:	4b2f      	ldr	r3, [pc, #188]	; (8000cb8 <fsm_setting_run+0x2d8>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
					--idx_led13;
 8000bfe:	4b34      	ldr	r3, [pc, #208]	; (8000cd0 <fsm_setting_run+0x2f0>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	3b01      	subs	r3, #1
 8000c04:	4a32      	ldr	r2, [pc, #200]	; (8000cd0 <fsm_setting_run+0x2f0>)
 8000c06:	6013      	str	r3, [r2, #0]
					setTimer(0, counteryellow13*1000);
 8000c08:	4b33      	ldr	r3, [pc, #204]	; (8000cd8 <fsm_setting_run+0x2f8>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c10:	fb02 f303 	mul.w	r3, r2, r3
 8000c14:	4619      	mov	r1, r3
 8000c16:	2000      	movs	r0, #0
 8000c18:	f000 fd6e 	bl	80016f8 <setTimer>
		               setTimer(1, 443);
 8000c1c:	f240 11bb 	movw	r1, #443	; 0x1bb
 8000c20:	2001      	movs	r0, #1
 8000c22:	f000 fd69 	bl	80016f8 <setTimer>
		               setTimer(2, 1000);
 8000c26:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000c2a:	2002      	movs	r0, #2
 8000c2c:	f000 fd64 	bl	80016f8 <setTimer>
				if(isButtonPressed(0)==1){
 8000c30:	2000      	movs	r0, #0
 8000c32:	f7ff fa8b 	bl	800014c <isButtonPressed>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b01      	cmp	r3, #1
 8000c3a:	d119      	bne.n	8000c70 <fsm_setting_run+0x290>
					status= MAN_GREEN;
 8000c3c:	4b1d      	ldr	r3, [pc, #116]	; (8000cb4 <fsm_setting_run+0x2d4>)
 8000c3e:	220d      	movs	r2, #13
 8000c40:	601a      	str	r2, [r3, #0]
					check=0;
 8000c42:	4b26      	ldr	r3, [pc, #152]	; (8000cdc <fsm_setting_run+0x2fc>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	601a      	str	r2, [r3, #0]
					setTimer(1, 400);
 8000c48:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8000c4c:	2001      	movs	r0, #1
 8000c4e:	f000 fd53 	bl	80016f8 <setTimer>
					setTimer(2, 1000);
 8000c52:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000c56:	2002      	movs	r0, #2
 8000c58:	f000 fd4e 	bl	80016f8 <setTimer>
					setTimer(3, 500);
 8000c5c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000c60:	2003      	movs	r0, #3
 8000c62:	f000 fd49 	bl	80016f8 <setTimer>
					setTimer(4, 10000);
 8000c66:	f242 7110 	movw	r1, #10000	; 0x2710
 8000c6a:	2004      	movs	r0, #4
 8000c6c:	f000 fd44 	bl	80016f8 <setTimer>
				if(isButtonPressed(1)==1){
 8000c70:	2001      	movs	r0, #1
 8000c72:	f7ff fa6b 	bl	800014c <isButtonPressed>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d10d      	bne.n	8000c98 <fsm_setting_run+0x2b8>
					++checksave;
 8000c7c:	4b0e      	ldr	r3, [pc, #56]	; (8000cb8 <fsm_setting_run+0x2d8>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	3301      	adds	r3, #1
 8000c82:	4a0d      	ldr	r2, [pc, #52]	; (8000cb8 <fsm_setting_run+0x2d8>)
 8000c84:	6013      	str	r3, [r2, #0]
				    Increase_Save_led7RED_segment_run13();
 8000c86:	f000 fb9f 	bl	80013c8 <Increase_Save_led7RED_segment_run13>
				    setTimer(checkstatus, 10000);
 8000c8a:	4b15      	ldr	r3, [pc, #84]	; (8000ce0 <fsm_setting_run+0x300>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f242 7110 	movw	r1, #10000	; 0x2710
 8000c92:	4618      	mov	r0, r3
 8000c94:	f000 fd30 	bl	80016f8 <setTimer>
				if(isButtonPressed(2)==1){
 8000c98:	2002      	movs	r0, #2
 8000c9a:	f7ff fa57 	bl	800014c <isButtonPressed>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b01      	cmp	r3, #1
 8000ca2:	f040 80b5 	bne.w	8000e10 <fsm_setting_run+0x430>
					status=SET_VALUE_LED_RED;
 8000ca6:	4b03      	ldr	r3, [pc, #12]	; (8000cb4 <fsm_setting_run+0x2d4>)
 8000ca8:	2210      	movs	r2, #16
 8000caa:	601a      	str	r2, [r3, #0]
					checksave=0;
 8000cac:	4b02      	ldr	r3, [pc, #8]	; (8000cb8 <fsm_setting_run+0x2d8>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	601a      	str	r2, [r3, #0]
			  break;
 8000cb2:	e0ad      	b.n	8000e10 <fsm_setting_run+0x430>
 8000cb4:	200000ac 	.word	0x200000ac
 8000cb8:	200000a8 	.word	0x200000a8
 8000cbc:	40010800 	.word	0x40010800
 8000cc0:	2000009c 	.word	0x2000009c
 8000cc4:	20000058 	.word	0x20000058
 8000cc8:	200000c0 	.word	0x200000c0
 8000ccc:	20000050 	.word	0x20000050
 8000cd0:	200000b0 	.word	0x200000b0
 8000cd4:	2000005c 	.word	0x2000005c
 8000cd8:	20000054 	.word	0x20000054
 8000cdc:	200000a4 	.word	0x200000a4
 8000ce0:	200000a0 	.word	0x200000a0
			  counterred13 = savecounterred13;
 8000ce4:	4b4d      	ldr	r3, [pc, #308]	; (8000e1c <fsm_setting_run+0x43c>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a4d      	ldr	r2, [pc, #308]	; (8000e20 <fsm_setting_run+0x440>)
 8000cea:	6013      	str	r3, [r2, #0]
			  countergreen13=counterred13-counteryellow13;
 8000cec:	4b4c      	ldr	r3, [pc, #304]	; (8000e20 <fsm_setting_run+0x440>)
 8000cee:	681a      	ldr	r2, [r3, #0]
 8000cf0:	4b4c      	ldr	r3, [pc, #304]	; (8000e24 <fsm_setting_run+0x444>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	4a4c      	ldr	r2, [pc, #304]	; (8000e28 <fsm_setting_run+0x448>)
 8000cf8:	6013      	str	r3, [r2, #0]
			  counteryellow13=counterred13-countergreen13;
 8000cfa:	4b49      	ldr	r3, [pc, #292]	; (8000e20 <fsm_setting_run+0x440>)
 8000cfc:	681a      	ldr	r2, [r3, #0]
 8000cfe:	4b4a      	ldr	r3, [pc, #296]	; (8000e28 <fsm_setting_run+0x448>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	1ad3      	subs	r3, r2, r3
 8000d04:	4a47      	ldr	r2, [pc, #284]	; (8000e24 <fsm_setting_run+0x444>)
 8000d06:	6013      	str	r3, [r2, #0]
			  a=counterred13;
 8000d08:	4b45      	ldr	r3, [pc, #276]	; (8000e20 <fsm_setting_run+0x440>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a47      	ldr	r2, [pc, #284]	; (8000e2c <fsm_setting_run+0x44c>)
 8000d0e:	6013      	str	r3, [r2, #0]
			  b=countergreen13;
 8000d10:	4b45      	ldr	r3, [pc, #276]	; (8000e28 <fsm_setting_run+0x448>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a46      	ldr	r2, [pc, #280]	; (8000e30 <fsm_setting_run+0x450>)
 8000d16:	6013      	str	r3, [r2, #0]
			  c=counteryellow13;
 8000d18:	4b42      	ldr	r3, [pc, #264]	; (8000e24 <fsm_setting_run+0x444>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a45      	ldr	r2, [pc, #276]	; (8000e34 <fsm_setting_run+0x454>)
 8000d1e:	6013      	str	r3, [r2, #0]
				if(checksave==0){
 8000d20:	4b45      	ldr	r3, [pc, #276]	; (8000e38 <fsm_setting_run+0x458>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d104      	bne.n	8000d32 <fsm_setting_run+0x352>
					Save_led7RED_segment_run13();
 8000d28:	f000 fb0a 	bl	8001340 <Save_led7RED_segment_run13>
					checksave=1;
 8000d2c:	4b42      	ldr	r3, [pc, #264]	; (8000e38 <fsm_setting_run+0x458>)
 8000d2e:	2201      	movs	r2, #1
 8000d30:	601a      	str	r2, [r3, #0]
				if(isTimerExpired(1)==1){
 8000d32:	2001      	movs	r0, #1
 8000d34:	f000 fd00 	bl	8001738 <isTimerExpired>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b01      	cmp	r3, #1
 8000d3c:	d106      	bne.n	8000d4c <fsm_setting_run+0x36c>
					led7_segment_run02();
 8000d3e:	f000 f9b1 	bl	80010a4 <led7_segment_run02>
					setTimer(1, 400);
 8000d42:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8000d46:	2001      	movs	r0, #1
 8000d48:	f000 fcd6 	bl	80016f8 <setTimer>
				if(isTimerExpired(2)==1){
 8000d4c:	2002      	movs	r0, #2
 8000d4e:	f000 fcf3 	bl	8001738 <isTimerExpired>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b01      	cmp	r3, #1
 8000d56:	d106      	bne.n	8000d66 <fsm_setting_run+0x386>
					Save_led7RED_segment_run13();
 8000d58:	f000 faf2 	bl	8001340 <Save_led7RED_segment_run13>
					setTimer(2, 1000);
 8000d5c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d60:	2002      	movs	r0, #2
 8000d62:	f000 fcc9 	bl	80016f8 <setTimer>
				if(isTimerExpired(3)==1){
 8000d66:	2003      	movs	r0, #3
 8000d68:	f000 fce6 	bl	8001738 <isTimerExpired>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b01      	cmp	r3, #1
 8000d70:	d108      	bne.n	8000d84 <fsm_setting_run+0x3a4>
					HAL_GPIO_TogglePin(GPIOA, LED_RED1_Pin|LED_RED2_Pin);
 8000d72:	2112      	movs	r1, #18
 8000d74:	4831      	ldr	r0, [pc, #196]	; (8000e3c <fsm_setting_run+0x45c>)
 8000d76:	f001 f9d4 	bl	8002122 <HAL_GPIO_TogglePin>
					setTimer(3, 500);
 8000d7a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000d7e:	2003      	movs	r0, #3
 8000d80:	f000 fcba 	bl	80016f8 <setTimer>
				if(isButtonPressed(1)==1){
 8000d84:	2001      	movs	r0, #1
 8000d86:	f7ff f9e1 	bl	800014c <isButtonPressed>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d11b      	bne.n	8000dc8 <fsm_setting_run+0x3e8>
					status=INCREASE_VALUE_LED_RED;
 8000d90:	4b2b      	ldr	r3, [pc, #172]	; (8000e40 <fsm_setting_run+0x460>)
 8000d92:	220f      	movs	r2, #15
 8000d94:	601a      	str	r2, [r3, #0]
					checksave=0;
 8000d96:	4b28      	ldr	r3, [pc, #160]	; (8000e38 <fsm_setting_run+0x458>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	601a      	str	r2, [r3, #0]
					setTimer(1, 400);
 8000d9c:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8000da0:	2001      	movs	r0, #1
 8000da2:	f000 fca9 	bl	80016f8 <setTimer>
					setTimer(2, 1000);
 8000da6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000daa:	2002      	movs	r0, #2
 8000dac:	f000 fca4 	bl	80016f8 <setTimer>
					setTimer(3, 500);
 8000db0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000db4:	2003      	movs	r0, #3
 8000db6:	f000 fc9f 	bl	80016f8 <setTimer>
					setTimer(checkstatus, 10000);
 8000dba:	4b22      	ldr	r3, [pc, #136]	; (8000e44 <fsm_setting_run+0x464>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f242 7110 	movw	r1, #10000	; 0x2710
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f000 fc98 	bl	80016f8 <setTimer>
				if(isButtonPressed(2)==1){
 8000dc8:	2002      	movs	r0, #2
 8000dca:	f7ff f9bf 	bl	800014c <isButtonPressed>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d11f      	bne.n	8000e14 <fsm_setting_run+0x434>
					status=AUTO_RED1_GREEN2;
 8000dd4:	4b1a      	ldr	r3, [pc, #104]	; (8000e40 <fsm_setting_run+0x460>)
 8000dd6:	2202      	movs	r2, #2
 8000dd8:	601a      	str	r2, [r3, #0]
					counter=0;
 8000dda:	4b1b      	ldr	r3, [pc, #108]	; (8000e48 <fsm_setting_run+0x468>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
					idx_led13=0;
 8000de0:	4b1a      	ldr	r3, [pc, #104]	; (8000e4c <fsm_setting_run+0x46c>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	601a      	str	r2, [r3, #0]
					setTimer(0, b*1000);
 8000de6:	4b12      	ldr	r3, [pc, #72]	; (8000e30 <fsm_setting_run+0x450>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000dee:	fb02 f303 	mul.w	r3, r2, r3
 8000df2:	4619      	mov	r1, r3
 8000df4:	2000      	movs	r0, #0
 8000df6:	f000 fc7f 	bl	80016f8 <setTimer>
		            setTimer(1, 443);
 8000dfa:	f240 11bb 	movw	r1, #443	; 0x1bb
 8000dfe:	2001      	movs	r0, #1
 8000e00:	f000 fc7a 	bl	80016f8 <setTimer>
		            setTimer(2, 1000);
 8000e04:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e08:	2002      	movs	r0, #2
 8000e0a:	f000 fc75 	bl	80016f8 <setTimer>
			  break;
 8000e0e:	e001      	b.n	8000e14 <fsm_setting_run+0x434>
			  break;
 8000e10:	bf00      	nop
 8000e12:	e000      	b.n	8000e16 <fsm_setting_run+0x436>
			  break;
 8000e14:	bf00      	nop
      }
}
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	200000c0 	.word	0x200000c0
 8000e20:	20000050 	.word	0x20000050
 8000e24:	20000054 	.word	0x20000054
 8000e28:	20000058 	.word	0x20000058
 8000e2c:	2000005c 	.word	0x2000005c
 8000e30:	20000060 	.word	0x20000060
 8000e34:	20000064 	.word	0x20000064
 8000e38:	200000a8 	.word	0x200000a8
 8000e3c:	40010800 	.word	0x40010800
 8000e40:	200000ac 	.word	0x200000ac
 8000e44:	200000a0 	.word	0x200000a0
 8000e48:	2000009c 	.word	0x2000009c
 8000e4c:	200000b0 	.word	0x200000b0

08000e50 <set_led7_segement>:
int savecounterred13,savecountergreen13,savecounteryellow13 =0;
int checkcounterred,checkcountergreen,checkcounteryellow=0;
int a=5;
int b=3;
int c=2;
void set_led7_segement(){
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, SEG0X_Pin|SEG1X_Pin|SEG2X_Pin|EN3_Pin
 8000e54:	2201      	movs	r2, #1
 8000e56:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8000e5a:	4805      	ldr	r0, [pc, #20]	; (8000e70 <set_led7_segement+0x20>)
 8000e5c:	f001 f949 	bl	80020f2 <HAL_GPIO_WritePin>
		                          |SEG3X_Pin|SEG4X_Pin|SEG5X_Pin|SEG6X_Pin
		                          |EN0_Pin|EN1_Pin|EN2_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(GPIOA, SEG0Y_Pin|SEG1Y_Pin|SEG2Y_Pin|SEG3Y_Pin|SEG4Y_Pin|SEG5Y_Pin|SEG6Y_Pin, GPIO_PIN_SET);
 8000e60:	2201      	movs	r2, #1
 8000e62:	f44f 41fe 	mov.w	r1, #32512	; 0x7f00
 8000e66:	4803      	ldr	r0, [pc, #12]	; (8000e74 <set_led7_segement+0x24>)
 8000e68:	f001 f943 	bl	80020f2 <HAL_GPIO_WritePin>
}
 8000e6c:	bf00      	nop
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40010c00 	.word	0x40010c00
 8000e74:	40010800 	.word	0x40010800

08000e78 <display7SEGX>:
void display7SEGX(int num) {
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b086      	sub	sp, #24
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
      const uint8_t segmentMap[10] = {
 8000e80:	4a3f      	ldr	r2, [pc, #252]	; (8000f80 <display7SEGX+0x108>)
 8000e82:	f107 030c 	add.w	r3, r7, #12
 8000e86:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e88:	c303      	stmia	r3!, {r0, r1}
 8000e8a:	801a      	strh	r2, [r3, #0]
          0b10111110,
          0b11100000,
          0b11111110,
          0b11110110
      };
      HAL_GPIO_WritePin(SEG0X_GPIO_Port, SEG0X_Pin, (segmentMap[num] & 0b10000000) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000e8c:	f107 020c 	add.w	r2, r7, #12
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	4413      	add	r3, r2
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	b25b      	sxtb	r3, r3
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	09db      	lsrs	r3, r3, #7
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	461a      	mov	r2, r3
 8000ea2:	2101      	movs	r1, #1
 8000ea4:	4837      	ldr	r0, [pc, #220]	; (8000f84 <display7SEGX+0x10c>)
 8000ea6:	f001 f924 	bl	80020f2 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(SEG1X_GPIO_Port, SEG1X_Pin, (segmentMap[num] & 0b01000000) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000eaa:	f107 020c 	add.w	r2, r7, #12
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4413      	add	r3, r2
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	bf0c      	ite	eq
 8000ebc:	2301      	moveq	r3, #1
 8000ebe:	2300      	movne	r3, #0
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	461a      	mov	r2, r3
 8000ec4:	2102      	movs	r1, #2
 8000ec6:	482f      	ldr	r0, [pc, #188]	; (8000f84 <display7SEGX+0x10c>)
 8000ec8:	f001 f913 	bl	80020f2 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(SEG2X_GPIO_Port, SEG2X_Pin, (segmentMap[num] & 0b00100000) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000ecc:	f107 020c 	add.w	r2, r7, #12
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	4413      	add	r3, r2
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	f003 0320 	and.w	r3, r3, #32
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	bf0c      	ite	eq
 8000ede:	2301      	moveq	r3, #1
 8000ee0:	2300      	movne	r3, #0
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	2104      	movs	r1, #4
 8000ee8:	4826      	ldr	r0, [pc, #152]	; (8000f84 <display7SEGX+0x10c>)
 8000eea:	f001 f902 	bl	80020f2 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(SEG3X_GPIO_Port, SEG3X_Pin, (segmentMap[num] & 0b00010000) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000eee:	f107 020c 	add.w	r2, r7, #12
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	f003 0310 	and.w	r3, r3, #16
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	bf0c      	ite	eq
 8000f00:	2301      	moveq	r3, #1
 8000f02:	2300      	movne	r3, #0
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	461a      	mov	r2, r3
 8000f08:	2108      	movs	r1, #8
 8000f0a:	481e      	ldr	r0, [pc, #120]	; (8000f84 <display7SEGX+0x10c>)
 8000f0c:	f001 f8f1 	bl	80020f2 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(SEG4X_GPIO_Port, SEG4X_Pin, (segmentMap[num] & 0b00001000) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000f10:	f107 020c 	add.w	r2, r7, #12
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	4413      	add	r3, r2
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	f003 0308 	and.w	r3, r3, #8
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	bf0c      	ite	eq
 8000f22:	2301      	moveq	r3, #1
 8000f24:	2300      	movne	r3, #0
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	461a      	mov	r2, r3
 8000f2a:	2110      	movs	r1, #16
 8000f2c:	4815      	ldr	r0, [pc, #84]	; (8000f84 <display7SEGX+0x10c>)
 8000f2e:	f001 f8e0 	bl	80020f2 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(SEG5X_GPIO_Port, SEG5X_Pin, (segmentMap[num] & 0b00000100) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000f32:	f107 020c 	add.w	r2, r7, #12
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4413      	add	r3, r2
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	f003 0304 	and.w	r3, r3, #4
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	bf0c      	ite	eq
 8000f44:	2301      	moveq	r3, #1
 8000f46:	2300      	movne	r3, #0
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	2120      	movs	r1, #32
 8000f4e:	480d      	ldr	r0, [pc, #52]	; (8000f84 <display7SEGX+0x10c>)
 8000f50:	f001 f8cf 	bl	80020f2 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(SEG6X_GPIO_Port, SEG6X_Pin, (segmentMap[num] & 0b00000010) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000f54:	f107 020c 	add.w	r2, r7, #12
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	4413      	add	r3, r2
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	f003 0302 	and.w	r3, r3, #2
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	bf0c      	ite	eq
 8000f66:	2301      	moveq	r3, #1
 8000f68:	2300      	movne	r3, #0
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	2140      	movs	r1, #64	; 0x40
 8000f70:	4804      	ldr	r0, [pc, #16]	; (8000f84 <display7SEGX+0x10c>)
 8000f72:	f001 f8be 	bl	80020f2 <HAL_GPIO_WritePin>
  }
 8000f76:	bf00      	nop
 8000f78:	3718      	adds	r7, #24
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	08003134 	.word	0x08003134
 8000f84:	40010c00 	.word	0x40010c00

08000f88 <display7SEGY>:
void display7SEGY(int num) {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b086      	sub	sp, #24
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
      const uint8_t segmentMap[10] = {
 8000f90:	4a42      	ldr	r2, [pc, #264]	; (800109c <display7SEGY+0x114>)
 8000f92:	f107 030c 	add.w	r3, r7, #12
 8000f96:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f98:	c303      	stmia	r3!, {r0, r1}
 8000f9a:	801a      	strh	r2, [r3, #0]
          0b10111110,
          0b11100000,
          0b11111110,
          0b11110110
      };
      HAL_GPIO_WritePin(SEG0Y_GPIO_Port, SEG0Y_Pin, (segmentMap[num] & 0b10000000) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000f9c:	f107 020c 	add.w	r2, r7, #12
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	b25b      	sxtb	r3, r3
 8000fa8:	43db      	mvns	r3, r3
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	09db      	lsrs	r3, r3, #7
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fb6:	483a      	ldr	r0, [pc, #232]	; (80010a0 <display7SEGY+0x118>)
 8000fb8:	f001 f89b 	bl	80020f2 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(SEG1Y_GPIO_Port, SEG1Y_Pin, (segmentMap[num] & 0b01000000) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000fbc:	f107 020c 	add.w	r2, r7, #12
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	bf0c      	ite	eq
 8000fce:	2301      	moveq	r3, #1
 8000fd0:	2300      	movne	r3, #0
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fda:	4831      	ldr	r0, [pc, #196]	; (80010a0 <display7SEGY+0x118>)
 8000fdc:	f001 f889 	bl	80020f2 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(SEG2Y_GPIO_Port, SEG2Y_Pin, (segmentMap[num] & 0b00100000) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000fe0:	f107 020c 	add.w	r2, r7, #12
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	4413      	add	r3, r2
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	f003 0320 	and.w	r3, r3, #32
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	bf0c      	ite	eq
 8000ff2:	2301      	moveq	r3, #1
 8000ff4:	2300      	movne	r3, #0
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ffe:	4828      	ldr	r0, [pc, #160]	; (80010a0 <display7SEGY+0x118>)
 8001000:	f001 f877 	bl	80020f2 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(SEG3Y_GPIO_Port, SEG3Y_Pin, (segmentMap[num] & 0b00010000) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8001004:	f107 020c 	add.w	r2, r7, #12
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	4413      	add	r3, r2
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	f003 0310 	and.w	r3, r3, #16
 8001012:	2b00      	cmp	r3, #0
 8001014:	bf0c      	ite	eq
 8001016:	2301      	moveq	r3, #1
 8001018:	2300      	movne	r3, #0
 800101a:	b2db      	uxtb	r3, r3
 800101c:	461a      	mov	r2, r3
 800101e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001022:	481f      	ldr	r0, [pc, #124]	; (80010a0 <display7SEGY+0x118>)
 8001024:	f001 f865 	bl	80020f2 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(SEG4Y_GPIO_Port, SEG4Y_Pin, (segmentMap[num] & 0b00001000) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8001028:	f107 020c 	add.w	r2, r7, #12
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	4413      	add	r3, r2
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	f003 0308 	and.w	r3, r3, #8
 8001036:	2b00      	cmp	r3, #0
 8001038:	bf0c      	ite	eq
 800103a:	2301      	moveq	r3, #1
 800103c:	2300      	movne	r3, #0
 800103e:	b2db      	uxtb	r3, r3
 8001040:	461a      	mov	r2, r3
 8001042:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001046:	4816      	ldr	r0, [pc, #88]	; (80010a0 <display7SEGY+0x118>)
 8001048:	f001 f853 	bl	80020f2 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(SEG5Y_GPIO_Port, SEG5Y_Pin, (segmentMap[num] & 0b00000100) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 800104c:	f107 020c 	add.w	r2, r7, #12
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	4413      	add	r3, r2
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	f003 0304 	and.w	r3, r3, #4
 800105a:	2b00      	cmp	r3, #0
 800105c:	bf0c      	ite	eq
 800105e:	2301      	moveq	r3, #1
 8001060:	2300      	movne	r3, #0
 8001062:	b2db      	uxtb	r3, r3
 8001064:	461a      	mov	r2, r3
 8001066:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800106a:	480d      	ldr	r0, [pc, #52]	; (80010a0 <display7SEGY+0x118>)
 800106c:	f001 f841 	bl	80020f2 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(SEG6Y_GPIO_Port, SEG6Y_Pin, (segmentMap[num] & 0b00000010) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8001070:	f107 020c 	add.w	r2, r7, #12
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4413      	add	r3, r2
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	f003 0302 	and.w	r3, r3, #2
 800107e:	2b00      	cmp	r3, #0
 8001080:	bf0c      	ite	eq
 8001082:	2301      	moveq	r3, #1
 8001084:	2300      	movne	r3, #0
 8001086:	b2db      	uxtb	r3, r3
 8001088:	461a      	mov	r2, r3
 800108a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800108e:	4804      	ldr	r0, [pc, #16]	; (80010a0 <display7SEGY+0x118>)
 8001090:	f001 f82f 	bl	80020f2 <HAL_GPIO_WritePin>
  }
 8001094:	bf00      	nop
 8001096:	3718      	adds	r7, #24
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	08003134 	.word	0x08003134
 80010a0:	40010800 	.word	0x40010800

080010a4 <led7_segment_run02>:
void led7_segment_run02(){
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
//				counterred02=5;
//				counteryellow02=2;
//				countergreen02=3;
//			}
//	}
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80010a8:	2201      	movs	r2, #1
 80010aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010ae:	480e      	ldr	r0, [pc, #56]	; (80010e8 <led7_segment_run02+0x44>)
 80010b0:	f001 f81f 	bl	80020f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80010b4:	2201      	movs	r2, #1
 80010b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010ba:	480b      	ldr	r0, [pc, #44]	; (80010e8 <led7_segment_run02+0x44>)
 80010bc:	f001 f819 	bl	80020f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 80010c0:	2200      	movs	r2, #0
 80010c2:	2180      	movs	r1, #128	; 0x80
 80010c4:	4808      	ldr	r0, [pc, #32]	; (80010e8 <led7_segment_run02+0x44>)
 80010c6:	f001 f814 	bl	80020f2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 80010ca:	2200      	movs	r2, #0
 80010cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010d0:	4805      	ldr	r0, [pc, #20]	; (80010e8 <led7_segment_run02+0x44>)
 80010d2:	f001 f80e 	bl	80020f2 <HAL_GPIO_WritePin>
			display7SEGX(0);
 80010d6:	2000      	movs	r0, #0
 80010d8:	f7ff fece 	bl	8000e78 <display7SEGX>
			display7SEGY(0);
 80010dc:	2000      	movs	r0, #0
 80010de:	f7ff ff53 	bl	8000f88 <display7SEGY>
}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40010c00 	.word	0x40010c00

080010ec <led7_segment_run13>:
void led7_segment_run13(){
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
	if(idx_led13>=(2*b+2*c)) idx_led13=0;
 80010f0:	4b8b      	ldr	r3, [pc, #556]	; (8001320 <led7_segment_run13+0x234>)
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	4b8b      	ldr	r3, [pc, #556]	; (8001324 <led7_segment_run13+0x238>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4413      	add	r3, r2
 80010fa:	005a      	lsls	r2, r3, #1
 80010fc:	4b8a      	ldr	r3, [pc, #552]	; (8001328 <led7_segment_run13+0x23c>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	429a      	cmp	r2, r3
 8001102:	dc02      	bgt.n	800110a <led7_segment_run13+0x1e>
 8001104:	4b88      	ldr	r3, [pc, #544]	; (8001328 <led7_segment_run13+0x23c>)
 8001106:	2200      	movs	r2, #0
 8001108:	601a      	str	r2, [r3, #0]
	idx_led13++;
 800110a:	4b87      	ldr	r3, [pc, #540]	; (8001328 <led7_segment_run13+0x23c>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	3301      	adds	r3, #1
 8001110:	4a85      	ldr	r2, [pc, #532]	; (8001328 <led7_segment_run13+0x23c>)
 8001112:	6013      	str	r3, [r2, #0]
	if(idx_led13<=b){
 8001114:	4b84      	ldr	r3, [pc, #528]	; (8001328 <led7_segment_run13+0x23c>)
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	4b81      	ldr	r3, [pc, #516]	; (8001320 <led7_segment_run13+0x234>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	429a      	cmp	r2, r3
 800111e:	dc26      	bgt.n	800116e <led7_segment_run13+0x82>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8001120:	2200      	movs	r2, #0
 8001122:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001126:	4881      	ldr	r0, [pc, #516]	; (800132c <led7_segment_run13+0x240>)
 8001128:	f000 ffe3 	bl	80020f2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 800112c:	2200      	movs	r2, #0
 800112e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001132:	487e      	ldr	r0, [pc, #504]	; (800132c <led7_segment_run13+0x240>)
 8001134:	f000 ffdd 	bl	80020f2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8001138:	2201      	movs	r2, #1
 800113a:	2180      	movs	r1, #128	; 0x80
 800113c:	487b      	ldr	r0, [pc, #492]	; (800132c <led7_segment_run13+0x240>)
 800113e:	f000 ffd8 	bl	80020f2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8001142:	2201      	movs	r2, #1
 8001144:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001148:	4878      	ldr	r0, [pc, #480]	; (800132c <led7_segment_run13+0x240>)
 800114a:	f000 ffd2 	bl	80020f2 <HAL_GPIO_WritePin>
		display7SEGX(counterred13--);
 800114e:	4b78      	ldr	r3, [pc, #480]	; (8001330 <led7_segment_run13+0x244>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	1e5a      	subs	r2, r3, #1
 8001154:	4976      	ldr	r1, [pc, #472]	; (8001330 <led7_segment_run13+0x244>)
 8001156:	600a      	str	r2, [r1, #0]
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff fe8d 	bl	8000e78 <display7SEGX>
		display7SEGY(countergreen13--);
 800115e:	4b75      	ldr	r3, [pc, #468]	; (8001334 <led7_segment_run13+0x248>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	1e5a      	subs	r2, r3, #1
 8001164:	4973      	ldr	r1, [pc, #460]	; (8001334 <led7_segment_run13+0x248>)
 8001166:	600a      	str	r2, [r1, #0]
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff ff0d 	bl	8000f88 <display7SEGY>
	}
	if(idx_led13>b&&idx_led13<=(b+c)){
 800116e:	4b6e      	ldr	r3, [pc, #440]	; (8001328 <led7_segment_run13+0x23c>)
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	4b6b      	ldr	r3, [pc, #428]	; (8001320 <led7_segment_run13+0x234>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	429a      	cmp	r2, r3
 8001178:	dd44      	ble.n	8001204 <led7_segment_run13+0x118>
 800117a:	4b69      	ldr	r3, [pc, #420]	; (8001320 <led7_segment_run13+0x234>)
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	4b69      	ldr	r3, [pc, #420]	; (8001324 <led7_segment_run13+0x238>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	441a      	add	r2, r3
 8001184:	4b68      	ldr	r3, [pc, #416]	; (8001328 <led7_segment_run13+0x23c>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	429a      	cmp	r2, r3
 800118a:	db3b      	blt.n	8001204 <led7_segment_run13+0x118>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 800118c:	2200      	movs	r2, #0
 800118e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001192:	4866      	ldr	r0, [pc, #408]	; (800132c <led7_segment_run13+0x240>)
 8001194:	f000 ffad 	bl	80020f2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8001198:	2200      	movs	r2, #0
 800119a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800119e:	4863      	ldr	r0, [pc, #396]	; (800132c <led7_segment_run13+0x240>)
 80011a0:	f000 ffa7 	bl	80020f2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80011a4:	2201      	movs	r2, #1
 80011a6:	2180      	movs	r1, #128	; 0x80
 80011a8:	4860      	ldr	r0, [pc, #384]	; (800132c <led7_segment_run13+0x240>)
 80011aa:	f000 ffa2 	bl	80020f2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80011ae:	2201      	movs	r2, #1
 80011b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011b4:	485d      	ldr	r0, [pc, #372]	; (800132c <led7_segment_run13+0x240>)
 80011b6:	f000 ff9c 	bl	80020f2 <HAL_GPIO_WritePin>
		display7SEGX(counterred13--);
 80011ba:	4b5d      	ldr	r3, [pc, #372]	; (8001330 <led7_segment_run13+0x244>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	1e5a      	subs	r2, r3, #1
 80011c0:	495b      	ldr	r1, [pc, #364]	; (8001330 <led7_segment_run13+0x244>)
 80011c2:	600a      	str	r2, [r1, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff fe57 	bl	8000e78 <display7SEGX>
		display7SEGY(counteryellow13--);
 80011ca:	4b5b      	ldr	r3, [pc, #364]	; (8001338 <led7_segment_run13+0x24c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	1e5a      	subs	r2, r3, #1
 80011d0:	4959      	ldr	r1, [pc, #356]	; (8001338 <led7_segment_run13+0x24c>)
 80011d2:	600a      	str	r2, [r1, #0]
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff fed7 	bl	8000f88 <display7SEGY>
			if(idx_led13>=(b+c)){
 80011da:	4b51      	ldr	r3, [pc, #324]	; (8001320 <led7_segment_run13+0x234>)
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	4b51      	ldr	r3, [pc, #324]	; (8001324 <led7_segment_run13+0x238>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	441a      	add	r2, r3
 80011e4:	4b50      	ldr	r3, [pc, #320]	; (8001328 <led7_segment_run13+0x23c>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	dc0b      	bgt.n	8001204 <led7_segment_run13+0x118>
				counterred13=a;
 80011ec:	4b53      	ldr	r3, [pc, #332]	; (800133c <led7_segment_run13+0x250>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a4f      	ldr	r2, [pc, #316]	; (8001330 <led7_segment_run13+0x244>)
 80011f2:	6013      	str	r3, [r2, #0]
				counteryellow13=c;
 80011f4:	4b4b      	ldr	r3, [pc, #300]	; (8001324 <led7_segment_run13+0x238>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a4f      	ldr	r2, [pc, #316]	; (8001338 <led7_segment_run13+0x24c>)
 80011fa:	6013      	str	r3, [r2, #0]
				countergreen13=b;
 80011fc:	4b48      	ldr	r3, [pc, #288]	; (8001320 <led7_segment_run13+0x234>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a4c      	ldr	r2, [pc, #304]	; (8001334 <led7_segment_run13+0x248>)
 8001202:	6013      	str	r3, [r2, #0]
			}
	}
	if(idx_led13>(b+c)&&idx_led13<=(2*b+c)){
 8001204:	4b46      	ldr	r3, [pc, #280]	; (8001320 <led7_segment_run13+0x234>)
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	4b46      	ldr	r3, [pc, #280]	; (8001324 <led7_segment_run13+0x238>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	441a      	add	r2, r3
 800120e:	4b46      	ldr	r3, [pc, #280]	; (8001328 <led7_segment_run13+0x23c>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	429a      	cmp	r2, r3
 8001214:	da30      	bge.n	8001278 <led7_segment_run13+0x18c>
 8001216:	4b42      	ldr	r3, [pc, #264]	; (8001320 <led7_segment_run13+0x234>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	005a      	lsls	r2, r3, #1
 800121c:	4b41      	ldr	r3, [pc, #260]	; (8001324 <led7_segment_run13+0x238>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	441a      	add	r2, r3
 8001222:	4b41      	ldr	r3, [pc, #260]	; (8001328 <led7_segment_run13+0x23c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	429a      	cmp	r2, r3
 8001228:	db26      	blt.n	8001278 <led7_segment_run13+0x18c>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 800122a:	2200      	movs	r2, #0
 800122c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001230:	483e      	ldr	r0, [pc, #248]	; (800132c <led7_segment_run13+0x240>)
 8001232:	f000 ff5e 	bl	80020f2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8001236:	2200      	movs	r2, #0
 8001238:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800123c:	483b      	ldr	r0, [pc, #236]	; (800132c <led7_segment_run13+0x240>)
 800123e:	f000 ff58 	bl	80020f2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8001242:	2201      	movs	r2, #1
 8001244:	2180      	movs	r1, #128	; 0x80
 8001246:	4839      	ldr	r0, [pc, #228]	; (800132c <led7_segment_run13+0x240>)
 8001248:	f000 ff53 	bl	80020f2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 800124c:	2201      	movs	r2, #1
 800124e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001252:	4836      	ldr	r0, [pc, #216]	; (800132c <led7_segment_run13+0x240>)
 8001254:	f000 ff4d 	bl	80020f2 <HAL_GPIO_WritePin>
		display7SEGY(counterred13--);
 8001258:	4b35      	ldr	r3, [pc, #212]	; (8001330 <led7_segment_run13+0x244>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	1e5a      	subs	r2, r3, #1
 800125e:	4934      	ldr	r1, [pc, #208]	; (8001330 <led7_segment_run13+0x244>)
 8001260:	600a      	str	r2, [r1, #0]
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff fe90 	bl	8000f88 <display7SEGY>
		display7SEGX(countergreen13--);
 8001268:	4b32      	ldr	r3, [pc, #200]	; (8001334 <led7_segment_run13+0x248>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	1e5a      	subs	r2, r3, #1
 800126e:	4931      	ldr	r1, [pc, #196]	; (8001334 <led7_segment_run13+0x248>)
 8001270:	600a      	str	r2, [r1, #0]
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff fe00 	bl	8000e78 <display7SEGX>
	}
	if(idx_led13>(2*b+c)&&idx_led13<=(2*b+2*c)){
 8001278:	4b29      	ldr	r3, [pc, #164]	; (8001320 <led7_segment_run13+0x234>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	005a      	lsls	r2, r3, #1
 800127e:	4b29      	ldr	r3, [pc, #164]	; (8001324 <led7_segment_run13+0x238>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	441a      	add	r2, r3
 8001284:	4b28      	ldr	r3, [pc, #160]	; (8001328 <led7_segment_run13+0x23c>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	429a      	cmp	r2, r3
 800128a:	da46      	bge.n	800131a <led7_segment_run13+0x22e>
 800128c:	4b24      	ldr	r3, [pc, #144]	; (8001320 <led7_segment_run13+0x234>)
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	4b24      	ldr	r3, [pc, #144]	; (8001324 <led7_segment_run13+0x238>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4413      	add	r3, r2
 8001296:	005a      	lsls	r2, r3, #1
 8001298:	4b23      	ldr	r3, [pc, #140]	; (8001328 <led7_segment_run13+0x23c>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	429a      	cmp	r2, r3
 800129e:	db3c      	blt.n	800131a <led7_segment_run13+0x22e>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 80012a0:	2200      	movs	r2, #0
 80012a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012a6:	4821      	ldr	r0, [pc, #132]	; (800132c <led7_segment_run13+0x240>)
 80012a8:	f000 ff23 	bl	80020f2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 80012ac:	2200      	movs	r2, #0
 80012ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012b2:	481e      	ldr	r0, [pc, #120]	; (800132c <led7_segment_run13+0x240>)
 80012b4:	f000 ff1d 	bl	80020f2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80012b8:	2201      	movs	r2, #1
 80012ba:	2180      	movs	r1, #128	; 0x80
 80012bc:	481b      	ldr	r0, [pc, #108]	; (800132c <led7_segment_run13+0x240>)
 80012be:	f000 ff18 	bl	80020f2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80012c2:	2201      	movs	r2, #1
 80012c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012c8:	4818      	ldr	r0, [pc, #96]	; (800132c <led7_segment_run13+0x240>)
 80012ca:	f000 ff12 	bl	80020f2 <HAL_GPIO_WritePin>
		display7SEGY(counterred13--);
 80012ce:	4b18      	ldr	r3, [pc, #96]	; (8001330 <led7_segment_run13+0x244>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	1e5a      	subs	r2, r3, #1
 80012d4:	4916      	ldr	r1, [pc, #88]	; (8001330 <led7_segment_run13+0x244>)
 80012d6:	600a      	str	r2, [r1, #0]
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff fe55 	bl	8000f88 <display7SEGY>
		display7SEGX(counteryellow13--);
 80012de:	4b16      	ldr	r3, [pc, #88]	; (8001338 <led7_segment_run13+0x24c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	1e5a      	subs	r2, r3, #1
 80012e4:	4914      	ldr	r1, [pc, #80]	; (8001338 <led7_segment_run13+0x24c>)
 80012e6:	600a      	str	r2, [r1, #0]
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff fdc5 	bl	8000e78 <display7SEGX>
			if(idx_led13>=(2*b+2*c)){
 80012ee:	4b0c      	ldr	r3, [pc, #48]	; (8001320 <led7_segment_run13+0x234>)
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	4b0c      	ldr	r3, [pc, #48]	; (8001324 <led7_segment_run13+0x238>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4413      	add	r3, r2
 80012f8:	005a      	lsls	r2, r3, #1
 80012fa:	4b0b      	ldr	r3, [pc, #44]	; (8001328 <led7_segment_run13+0x23c>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	429a      	cmp	r2, r3
 8001300:	dc0b      	bgt.n	800131a <led7_segment_run13+0x22e>
				counterred13=a;
 8001302:	4b0e      	ldr	r3, [pc, #56]	; (800133c <led7_segment_run13+0x250>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a0a      	ldr	r2, [pc, #40]	; (8001330 <led7_segment_run13+0x244>)
 8001308:	6013      	str	r3, [r2, #0]
				counteryellow13=c;
 800130a:	4b06      	ldr	r3, [pc, #24]	; (8001324 <led7_segment_run13+0x238>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a0a      	ldr	r2, [pc, #40]	; (8001338 <led7_segment_run13+0x24c>)
 8001310:	6013      	str	r3, [r2, #0]
				countergreen13=b;
 8001312:	4b03      	ldr	r3, [pc, #12]	; (8001320 <led7_segment_run13+0x234>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4a07      	ldr	r2, [pc, #28]	; (8001334 <led7_segment_run13+0x248>)
 8001318:	6013      	str	r3, [r2, #0]
			}
	}
}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	20000060 	.word	0x20000060
 8001324:	20000064 	.word	0x20000064
 8001328:	200000b0 	.word	0x200000b0
 800132c:	40010c00 	.word	0x40010c00
 8001330:	20000050 	.word	0x20000050
 8001334:	20000058 	.word	0x20000058
 8001338:	20000054 	.word	0x20000054
 800133c:	2000005c 	.word	0x2000005c

08001340 <Save_led7RED_segment_run13>:
//		break;
//	}
//}
void Save_led7_segment_run02(){
}
void Save_led7RED_segment_run13(){
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8001344:	2200      	movs	r2, #0
 8001346:	f44f 7180 	mov.w	r1, #256	; 0x100
 800134a:	481b      	ldr	r0, [pc, #108]	; (80013b8 <Save_led7RED_segment_run13+0x78>)
 800134c:	f000 fed1 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8001350:	2200      	movs	r2, #0
 8001352:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001356:	4818      	ldr	r0, [pc, #96]	; (80013b8 <Save_led7RED_segment_run13+0x78>)
 8001358:	f000 fecb 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 800135c:	2201      	movs	r2, #1
 800135e:	2180      	movs	r1, #128	; 0x80
 8001360:	4815      	ldr	r0, [pc, #84]	; (80013b8 <Save_led7RED_segment_run13+0x78>)
 8001362:	f000 fec6 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8001366:	2201      	movs	r2, #1
 8001368:	f44f 7100 	mov.w	r1, #512	; 0x200
 800136c:	4812      	ldr	r0, [pc, #72]	; (80013b8 <Save_led7RED_segment_run13+0x78>)
 800136e:	f000 fec0 	bl	80020f2 <HAL_GPIO_WritePin>
	if(checkcounterred==0){
 8001372:	4b12      	ldr	r3, [pc, #72]	; (80013bc <Save_led7RED_segment_run13+0x7c>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d10b      	bne.n	8001392 <Save_led7RED_segment_run13+0x52>
		savecounterred13=++counterred13;
 800137a:	4b11      	ldr	r3, [pc, #68]	; (80013c0 <Save_led7RED_segment_run13+0x80>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	3301      	adds	r3, #1
 8001380:	4a0f      	ldr	r2, [pc, #60]	; (80013c0 <Save_led7RED_segment_run13+0x80>)
 8001382:	6013      	str	r3, [r2, #0]
 8001384:	4b0e      	ldr	r3, [pc, #56]	; (80013c0 <Save_led7RED_segment_run13+0x80>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a0e      	ldr	r2, [pc, #56]	; (80013c4 <Save_led7RED_segment_run13+0x84>)
 800138a:	6013      	str	r3, [r2, #0]
		checkcounterred=1;
 800138c:	4b0b      	ldr	r3, [pc, #44]	; (80013bc <Save_led7RED_segment_run13+0x7c>)
 800138e:	2201      	movs	r2, #1
 8001390:	601a      	str	r2, [r3, #0]
	}
	display7SEGX(savecounterred13++);
 8001392:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <Save_led7RED_segment_run13+0x84>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	1c5a      	adds	r2, r3, #1
 8001398:	490a      	ldr	r1, [pc, #40]	; (80013c4 <Save_led7RED_segment_run13+0x84>)
 800139a:	600a      	str	r2, [r1, #0]
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff fd6b 	bl	8000e78 <display7SEGX>
	display7SEGY(2);
 80013a2:	2002      	movs	r0, #2
 80013a4:	f7ff fdf0 	bl	8000f88 <display7SEGY>
	--savecounterred13;
 80013a8:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <Save_led7RED_segment_run13+0x84>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	3b01      	subs	r3, #1
 80013ae:	4a05      	ldr	r2, [pc, #20]	; (80013c4 <Save_led7RED_segment_run13+0x84>)
 80013b0:	6013      	str	r3, [r2, #0]
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	40010c00 	.word	0x40010c00
 80013bc:	200000bc 	.word	0x200000bc
 80013c0:	20000050 	.word	0x20000050
 80013c4:	200000c0 	.word	0x200000c0

080013c8 <Increase_Save_led7RED_segment_run13>:
void Increase_Save_led7RED_segment_run13(){
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 80013cc:	2200      	movs	r2, #0
 80013ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013d2:	4811      	ldr	r0, [pc, #68]	; (8001418 <Increase_Save_led7RED_segment_run13+0x50>)
 80013d4:	f000 fe8d 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 80013d8:	2200      	movs	r2, #0
 80013da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013de:	480e      	ldr	r0, [pc, #56]	; (8001418 <Increase_Save_led7RED_segment_run13+0x50>)
 80013e0:	f000 fe87 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80013e4:	2201      	movs	r2, #1
 80013e6:	2180      	movs	r1, #128	; 0x80
 80013e8:	480b      	ldr	r0, [pc, #44]	; (8001418 <Increase_Save_led7RED_segment_run13+0x50>)
 80013ea:	f000 fe82 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80013ee:	2201      	movs	r2, #1
 80013f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013f4:	4808      	ldr	r0, [pc, #32]	; (8001418 <Increase_Save_led7RED_segment_run13+0x50>)
 80013f6:	f000 fe7c 	bl	80020f2 <HAL_GPIO_WritePin>
	display7SEGX(++savecounterred13);
 80013fa:	4b08      	ldr	r3, [pc, #32]	; (800141c <Increase_Save_led7RED_segment_run13+0x54>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	3301      	adds	r3, #1
 8001400:	4a06      	ldr	r2, [pc, #24]	; (800141c <Increase_Save_led7RED_segment_run13+0x54>)
 8001402:	6013      	str	r3, [r2, #0]
 8001404:	4b05      	ldr	r3, [pc, #20]	; (800141c <Increase_Save_led7RED_segment_run13+0x54>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4618      	mov	r0, r3
 800140a:	f7ff fd35 	bl	8000e78 <display7SEGX>
	display7SEGY(2);
 800140e:	2002      	movs	r0, #2
 8001410:	f7ff fdba 	bl	8000f88 <display7SEGY>
}
 8001414:	bf00      	nop
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40010c00 	.word	0x40010c00
 800141c:	200000c0 	.word	0x200000c0

08001420 <Save_led7GREEN_segment_run13>:
void Save_led7GREEN_segment_run13(){
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8001424:	2200      	movs	r2, #0
 8001426:	f44f 7180 	mov.w	r1, #256	; 0x100
 800142a:	481b      	ldr	r0, [pc, #108]	; (8001498 <Save_led7GREEN_segment_run13+0x78>)
 800142c:	f000 fe61 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8001430:	2200      	movs	r2, #0
 8001432:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001436:	4818      	ldr	r0, [pc, #96]	; (8001498 <Save_led7GREEN_segment_run13+0x78>)
 8001438:	f000 fe5b 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 800143c:	2201      	movs	r2, #1
 800143e:	2180      	movs	r1, #128	; 0x80
 8001440:	4815      	ldr	r0, [pc, #84]	; (8001498 <Save_led7GREEN_segment_run13+0x78>)
 8001442:	f000 fe56 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8001446:	2201      	movs	r2, #1
 8001448:	f44f 7100 	mov.w	r1, #512	; 0x200
 800144c:	4812      	ldr	r0, [pc, #72]	; (8001498 <Save_led7GREEN_segment_run13+0x78>)
 800144e:	f000 fe50 	bl	80020f2 <HAL_GPIO_WritePin>
	if(checkcountergreen==0){
 8001452:	4b12      	ldr	r3, [pc, #72]	; (800149c <Save_led7GREEN_segment_run13+0x7c>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d10b      	bne.n	8001472 <Save_led7GREEN_segment_run13+0x52>
		savecountergreen13=++countergreen13;
 800145a:	4b11      	ldr	r3, [pc, #68]	; (80014a0 <Save_led7GREEN_segment_run13+0x80>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	3301      	adds	r3, #1
 8001460:	4a0f      	ldr	r2, [pc, #60]	; (80014a0 <Save_led7GREEN_segment_run13+0x80>)
 8001462:	6013      	str	r3, [r2, #0]
 8001464:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <Save_led7GREEN_segment_run13+0x80>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a0e      	ldr	r2, [pc, #56]	; (80014a4 <Save_led7GREEN_segment_run13+0x84>)
 800146a:	6013      	str	r3, [r2, #0]
		checkcountergreen=1;
 800146c:	4b0b      	ldr	r3, [pc, #44]	; (800149c <Save_led7GREEN_segment_run13+0x7c>)
 800146e:	2201      	movs	r2, #1
 8001470:	601a      	str	r2, [r3, #0]
	}
	display7SEGX(savecountergreen13++);
 8001472:	4b0c      	ldr	r3, [pc, #48]	; (80014a4 <Save_led7GREEN_segment_run13+0x84>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	1c5a      	adds	r2, r3, #1
 8001478:	490a      	ldr	r1, [pc, #40]	; (80014a4 <Save_led7GREEN_segment_run13+0x84>)
 800147a:	600a      	str	r2, [r1, #0]
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff fcfb 	bl	8000e78 <display7SEGX>
	display7SEGY(3);
 8001482:	2003      	movs	r0, #3
 8001484:	f7ff fd80 	bl	8000f88 <display7SEGY>
	--savecountergreen13;
 8001488:	4b06      	ldr	r3, [pc, #24]	; (80014a4 <Save_led7GREEN_segment_run13+0x84>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	3b01      	subs	r3, #1
 800148e:	4a05      	ldr	r2, [pc, #20]	; (80014a4 <Save_led7GREEN_segment_run13+0x84>)
 8001490:	6013      	str	r3, [r2, #0]
}
 8001492:	bf00      	nop
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	40010c00 	.word	0x40010c00
 800149c:	200000b8 	.word	0x200000b8
 80014a0:	20000058 	.word	0x20000058
 80014a4:	200000b4 	.word	0x200000b4

080014a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014ac:	f000 fb20 	bl	8001af0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014b0:	f000 f816 	bl	80014e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014b4:	f000 f89c 	bl	80015f0 <MX_GPIO_Init>
  MX_TIM2_Init();
 80014b8:	f000 f84e 	bl	8001558 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (& htim2 ) ;
 80014bc:	4806      	ldr	r0, [pc, #24]	; (80014d8 <main+0x30>)
 80014be:	f001 fa75 	bl	80029ac <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status = INIT;
 80014c2:	4b06      	ldr	r3, [pc, #24]	; (80014dc <main+0x34>)
 80014c4:	2201      	movs	r2, #1
 80014c6:	601a      	str	r2, [r3, #0]
  while (1)
  {
//	  if(isButtonPressed(0)==1){
//		  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
//	  }
	  fsm_automatic_run();
 80014c8:	f7fe fef4 	bl	80002b4 <fsm_automatic_run>
	  fsm_manual_run();
 80014cc:	f7ff f8b0 	bl	8000630 <fsm_manual_run>
	  fsm_setting_run();
 80014d0:	f7ff fa86 	bl	80009e0 <fsm_setting_run>
	  fsm_automatic_run();
 80014d4:	e7f8      	b.n	80014c8 <main+0x20>
 80014d6:	bf00      	nop
 80014d8:	200000c4 	.word	0x200000c4
 80014dc:	200000ac 	.word	0x200000ac

080014e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b090      	sub	sp, #64	; 0x40
 80014e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014e6:	f107 0318 	add.w	r3, r7, #24
 80014ea:	2228      	movs	r2, #40	; 0x28
 80014ec:	2100      	movs	r1, #0
 80014ee:	4618      	mov	r0, r3
 80014f0:	f001 fe0c 	bl	800310c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014f4:	1d3b      	adds	r3, r7, #4
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	609a      	str	r2, [r3, #8]
 80014fe:	60da      	str	r2, [r3, #12]
 8001500:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001502:	2302      	movs	r3, #2
 8001504:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001506:	2301      	movs	r3, #1
 8001508:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800150a:	2310      	movs	r3, #16
 800150c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800150e:	2300      	movs	r3, #0
 8001510:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001512:	f107 0318 	add.w	r3, r7, #24
 8001516:	4618      	mov	r0, r3
 8001518:	f000 fe1c 	bl	8002154 <HAL_RCC_OscConfig>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001522:	f000 f8e3 	bl	80016ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001526:	230f      	movs	r3, #15
 8001528:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800152a:	2300      	movs	r3, #0
 800152c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800152e:	2300      	movs	r3, #0
 8001530:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001532:	2300      	movs	r3, #0
 8001534:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001536:	2300      	movs	r3, #0
 8001538:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800153a:	1d3b      	adds	r3, r7, #4
 800153c:	2100      	movs	r1, #0
 800153e:	4618      	mov	r0, r3
 8001540:	f001 f888 	bl	8002654 <HAL_RCC_ClockConfig>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800154a:	f000 f8cf 	bl	80016ec <Error_Handler>
  }
}
 800154e:	bf00      	nop
 8001550:	3740      	adds	r7, #64	; 0x40
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
	...

08001558 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800155e:	f107 0308 	add.w	r3, r7, #8
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800156c:	463b      	mov	r3, r7
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001574:	4b1d      	ldr	r3, [pc, #116]	; (80015ec <MX_TIM2_Init+0x94>)
 8001576:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800157a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800157c:	4b1b      	ldr	r3, [pc, #108]	; (80015ec <MX_TIM2_Init+0x94>)
 800157e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001582:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001584:	4b19      	ldr	r3, [pc, #100]	; (80015ec <MX_TIM2_Init+0x94>)
 8001586:	2200      	movs	r2, #0
 8001588:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800158a:	4b18      	ldr	r3, [pc, #96]	; (80015ec <MX_TIM2_Init+0x94>)
 800158c:	2209      	movs	r2, #9
 800158e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001590:	4b16      	ldr	r3, [pc, #88]	; (80015ec <MX_TIM2_Init+0x94>)
 8001592:	2200      	movs	r2, #0
 8001594:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001596:	4b15      	ldr	r3, [pc, #84]	; (80015ec <MX_TIM2_Init+0x94>)
 8001598:	2200      	movs	r2, #0
 800159a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800159c:	4813      	ldr	r0, [pc, #76]	; (80015ec <MX_TIM2_Init+0x94>)
 800159e:	f001 f9b5 	bl	800290c <HAL_TIM_Base_Init>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80015a8:	f000 f8a0 	bl	80016ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015b2:	f107 0308 	add.w	r3, r7, #8
 80015b6:	4619      	mov	r1, r3
 80015b8:	480c      	ldr	r0, [pc, #48]	; (80015ec <MX_TIM2_Init+0x94>)
 80015ba:	f001 fb33 	bl	8002c24 <HAL_TIM_ConfigClockSource>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80015c4:	f000 f892 	bl	80016ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015c8:	2300      	movs	r3, #0
 80015ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015cc:	2300      	movs	r3, #0
 80015ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015d0:	463b      	mov	r3, r7
 80015d2:	4619      	mov	r1, r3
 80015d4:	4805      	ldr	r0, [pc, #20]	; (80015ec <MX_TIM2_Init+0x94>)
 80015d6:	f001 fd0b 	bl	8002ff0 <HAL_TIMEx_MasterConfigSynchronization>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80015e0:	f000 f884 	bl	80016ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015e4:	bf00      	nop
 80015e6:	3718      	adds	r7, #24
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	200000c4 	.word	0x200000c4

080015f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b088      	sub	sp, #32
 80015f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f6:	f107 0310 	add.w	r3, r7, #16
 80015fa:	2200      	movs	r2, #0
 80015fc:	601a      	str	r2, [r3, #0]
 80015fe:	605a      	str	r2, [r3, #4]
 8001600:	609a      	str	r2, [r3, #8]
 8001602:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001604:	4b2f      	ldr	r3, [pc, #188]	; (80016c4 <MX_GPIO_Init+0xd4>)
 8001606:	699b      	ldr	r3, [r3, #24]
 8001608:	4a2e      	ldr	r2, [pc, #184]	; (80016c4 <MX_GPIO_Init+0xd4>)
 800160a:	f043 0310 	orr.w	r3, r3, #16
 800160e:	6193      	str	r3, [r2, #24]
 8001610:	4b2c      	ldr	r3, [pc, #176]	; (80016c4 <MX_GPIO_Init+0xd4>)
 8001612:	699b      	ldr	r3, [r3, #24]
 8001614:	f003 0310 	and.w	r3, r3, #16
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800161c:	4b29      	ldr	r3, [pc, #164]	; (80016c4 <MX_GPIO_Init+0xd4>)
 800161e:	699b      	ldr	r3, [r3, #24]
 8001620:	4a28      	ldr	r2, [pc, #160]	; (80016c4 <MX_GPIO_Init+0xd4>)
 8001622:	f043 0304 	orr.w	r3, r3, #4
 8001626:	6193      	str	r3, [r2, #24]
 8001628:	4b26      	ldr	r3, [pc, #152]	; (80016c4 <MX_GPIO_Init+0xd4>)
 800162a:	699b      	ldr	r3, [r3, #24]
 800162c:	f003 0304 	and.w	r3, r3, #4
 8001630:	60bb      	str	r3, [r7, #8]
 8001632:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001634:	4b23      	ldr	r3, [pc, #140]	; (80016c4 <MX_GPIO_Init+0xd4>)
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	4a22      	ldr	r2, [pc, #136]	; (80016c4 <MX_GPIO_Init+0xd4>)
 800163a:	f043 0308 	orr.w	r3, r3, #8
 800163e:	6193      	str	r3, [r2, #24]
 8001640:	4b20      	ldr	r3, [pc, #128]	; (80016c4 <MX_GPIO_Init+0xd4>)
 8001642:	699b      	ldr	r3, [r3, #24]
 8001644:	f003 0308 	and.w	r3, r3, #8
 8001648:	607b      	str	r3, [r7, #4]
 800164a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin|LED_GREEN1_Pin|LED_YELLOW1_Pin|LED_RED2_Pin
 800164c:	2200      	movs	r2, #0
 800164e:	f647 71fe 	movw	r1, #32766	; 0x7ffe
 8001652:	481d      	ldr	r0, [pc, #116]	; (80016c8 <MX_GPIO_Init+0xd8>)
 8001654:	f000 fd4d 	bl	80020f2 <HAL_GPIO_WritePin>
                          |LED_RED_Pin|LED_GREEN2_Pin|LED_YELLOW2_Pin|SEG0Y_Pin
                          |SEG1Y_Pin|SEG2Y_Pin|SEG3Y_Pin|SEG4Y_Pin
                          |SEG5Y_Pin|SEG6Y_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0X_Pin|SEG1X_Pin|SEG2X_Pin|EN3_Pin
 8001658:	2200      	movs	r2, #0
 800165a:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800165e:	481b      	ldr	r0, [pc, #108]	; (80016cc <MX_GPIO_Init+0xdc>)
 8001660:	f000 fd47 	bl	80020f2 <HAL_GPIO_WritePin>
                          |SEG3X_Pin|SEG4X_Pin|SEG5X_Pin|SEG6X_Pin
                          |EN0_Pin|EN1_Pin|EN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Button0_Pin Button1_Pin Button2_Pin */
  GPIO_InitStruct.Pin = Button0_Pin|Button1_Pin|Button2_Pin;
 8001664:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001668:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800166a:	2300      	movs	r3, #0
 800166c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800166e:	2301      	movs	r3, #1
 8001670:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001672:	f107 0310 	add.w	r3, r7, #16
 8001676:	4619      	mov	r1, r3
 8001678:	4815      	ldr	r0, [pc, #84]	; (80016d0 <MX_GPIO_Init+0xe0>)
 800167a:	f000 fba9 	bl	8001dd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED1_Pin LED_GREEN1_Pin LED_YELLOW1_Pin LED_RED2_Pin
                           LED_RED_Pin LED_GREEN2_Pin LED_YELLOW2_Pin SEG0Y_Pin
                           SEG1Y_Pin SEG2Y_Pin SEG3Y_Pin SEG4Y_Pin
                           SEG5Y_Pin SEG6Y_Pin */
  GPIO_InitStruct.Pin = LED_RED1_Pin|LED_GREEN1_Pin|LED_YELLOW1_Pin|LED_RED2_Pin
 800167e:	f647 73fe 	movw	r3, #32766	; 0x7ffe
 8001682:	613b      	str	r3, [r7, #16]
                          |LED_RED_Pin|LED_GREEN2_Pin|LED_YELLOW2_Pin|SEG0Y_Pin
                          |SEG1Y_Pin|SEG2Y_Pin|SEG3Y_Pin|SEG4Y_Pin
                          |SEG5Y_Pin|SEG6Y_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001684:	2301      	movs	r3, #1
 8001686:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	2300      	movs	r3, #0
 800168a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168c:	2302      	movs	r3, #2
 800168e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001690:	f107 0310 	add.w	r3, r7, #16
 8001694:	4619      	mov	r1, r3
 8001696:	480c      	ldr	r0, [pc, #48]	; (80016c8 <MX_GPIO_Init+0xd8>)
 8001698:	f000 fb9a 	bl	8001dd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0X_Pin SEG1X_Pin SEG2X_Pin EN3_Pin
                           SEG3X_Pin SEG4X_Pin SEG5X_Pin SEG6X_Pin
                           EN0_Pin EN1_Pin EN2_Pin */
  GPIO_InitStruct.Pin = SEG0X_Pin|SEG1X_Pin|SEG2X_Pin|EN3_Pin
 800169c:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80016a0:	613b      	str	r3, [r7, #16]
                          |SEG3X_Pin|SEG4X_Pin|SEG5X_Pin|SEG6X_Pin
                          |EN0_Pin|EN1_Pin|EN2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a2:	2301      	movs	r3, #1
 80016a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016aa:	2302      	movs	r3, #2
 80016ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ae:	f107 0310 	add.w	r3, r7, #16
 80016b2:	4619      	mov	r1, r3
 80016b4:	4805      	ldr	r0, [pc, #20]	; (80016cc <MX_GPIO_Init+0xdc>)
 80016b6:	f000 fb8b 	bl	8001dd0 <HAL_GPIO_Init>

}
 80016ba:	bf00      	nop
 80016bc:	3720      	adds	r7, #32
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40021000 	.word	0x40021000
 80016c8:	40010800 	.word	0x40010800
 80016cc:	40010c00 	.word	0x40010c00
 80016d0:	40011000 	.word	0x40011000

080016d4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
	    timerRun();
 80016dc:	f000 f846 	bl	800176c <timerRun>
		getKeyInput();
 80016e0:	f7fe fd5e 	bl	80001a0 <getKeyInput>
 }
 80016e4:	bf00      	nop
 80016e6:	3708      	adds	r7, #8
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016f0:	b672      	cpsid	i
}
 80016f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016f4:	e7fe      	b.n	80016f4 <Error_Handler+0x8>
	...

080016f8 <setTimer>:
#define TIMER_TICK 10

int timer_counter[MAX_COUNTER];
int timer_flag[MAX_COUNTER];

void setTimer(int index, int value){
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	6039      	str	r1, [r7, #0]
	timer_counter[index]=value/TIMER_TICK;
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	4a09      	ldr	r2, [pc, #36]	; (800172c <setTimer+0x34>)
 8001706:	fb82 1203 	smull	r1, r2, r2, r3
 800170a:	1092      	asrs	r2, r2, #2
 800170c:	17db      	asrs	r3, r3, #31
 800170e:	1ad2      	subs	r2, r2, r3
 8001710:	4907      	ldr	r1, [pc, #28]	; (8001730 <setTimer+0x38>)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index]=0;
 8001718:	4a06      	ldr	r2, [pc, #24]	; (8001734 <setTimer+0x3c>)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2100      	movs	r1, #0
 800171e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001722:	bf00      	nop
 8001724:	370c      	adds	r7, #12
 8001726:	46bd      	mov	sp, r7
 8001728:	bc80      	pop	{r7}
 800172a:	4770      	bx	lr
 800172c:	66666667 	.word	0x66666667
 8001730:	2000010c 	.word	0x2000010c
 8001734:	20000134 	.word	0x20000134

08001738 <isTimerExpired>:

int isTimerExpired(int index){
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
	if(timer_flag[index]==1){
 8001740:	4a09      	ldr	r2, [pc, #36]	; (8001768 <isTimerExpired+0x30>)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001748:	2b01      	cmp	r3, #1
 800174a:	d106      	bne.n	800175a <isTimerExpired+0x22>
		timer_flag[index]=0;
 800174c:	4a06      	ldr	r2, [pc, #24]	; (8001768 <isTimerExpired+0x30>)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2100      	movs	r1, #0
 8001752:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8001756:	2301      	movs	r3, #1
 8001758:	e000      	b.n	800175c <isTimerExpired+0x24>
	}
	return 0;
 800175a:	2300      	movs	r3, #0
}
 800175c:	4618      	mov	r0, r3
 800175e:	370c      	adds	r7, #12
 8001760:	46bd      	mov	sp, r7
 8001762:	bc80      	pop	{r7}
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	20000134 	.word	0x20000134

0800176c <timerRun>:

void timerRun(){
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
	for(int i=0;i<MAX_COUNTER;i++){
 8001772:	2300      	movs	r3, #0
 8001774:	607b      	str	r3, [r7, #4]
 8001776:	e01c      	b.n	80017b2 <timerRun+0x46>
		if(timer_counter[i]>0){
 8001778:	4a12      	ldr	r2, [pc, #72]	; (80017c4 <timerRun+0x58>)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001780:	2b00      	cmp	r3, #0
 8001782:	dd13      	ble.n	80017ac <timerRun+0x40>
			timer_counter[i]--;
 8001784:	4a0f      	ldr	r2, [pc, #60]	; (80017c4 <timerRun+0x58>)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800178c:	1e5a      	subs	r2, r3, #1
 800178e:	490d      	ldr	r1, [pc, #52]	; (80017c4 <timerRun+0x58>)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[i]<=0) timer_flag[i]=1;
 8001796:	4a0b      	ldr	r2, [pc, #44]	; (80017c4 <timerRun+0x58>)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	dc04      	bgt.n	80017ac <timerRun+0x40>
 80017a2:	4a09      	ldr	r2, [pc, #36]	; (80017c8 <timerRun+0x5c>)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2101      	movs	r1, #1
 80017a8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i=0;i<MAX_COUNTER;i++){
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	3301      	adds	r3, #1
 80017b0:	607b      	str	r3, [r7, #4]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2b09      	cmp	r3, #9
 80017b6:	dddf      	ble.n	8001778 <timerRun+0xc>
		}
	}
}
 80017b8:	bf00      	nop
 80017ba:	bf00      	nop
 80017bc:	370c      	adds	r7, #12
 80017be:	46bd      	mov	sp, r7
 80017c0:	bc80      	pop	{r7}
 80017c2:	4770      	bx	lr
 80017c4:	2000010c 	.word	0x2000010c
 80017c8:	20000134 	.word	0x20000134

080017cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b085      	sub	sp, #20
 80017d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80017d2:	4b15      	ldr	r3, [pc, #84]	; (8001828 <HAL_MspInit+0x5c>)
 80017d4:	699b      	ldr	r3, [r3, #24]
 80017d6:	4a14      	ldr	r2, [pc, #80]	; (8001828 <HAL_MspInit+0x5c>)
 80017d8:	f043 0301 	orr.w	r3, r3, #1
 80017dc:	6193      	str	r3, [r2, #24]
 80017de:	4b12      	ldr	r3, [pc, #72]	; (8001828 <HAL_MspInit+0x5c>)
 80017e0:	699b      	ldr	r3, [r3, #24]
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	60bb      	str	r3, [r7, #8]
 80017e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ea:	4b0f      	ldr	r3, [pc, #60]	; (8001828 <HAL_MspInit+0x5c>)
 80017ec:	69db      	ldr	r3, [r3, #28]
 80017ee:	4a0e      	ldr	r2, [pc, #56]	; (8001828 <HAL_MspInit+0x5c>)
 80017f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017f4:	61d3      	str	r3, [r2, #28]
 80017f6:	4b0c      	ldr	r3, [pc, #48]	; (8001828 <HAL_MspInit+0x5c>)
 80017f8:	69db      	ldr	r3, [r3, #28]
 80017fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017fe:	607b      	str	r3, [r7, #4]
 8001800:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001802:	4b0a      	ldr	r3, [pc, #40]	; (800182c <HAL_MspInit+0x60>)
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	60fb      	str	r3, [r7, #12]
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001816:	60fb      	str	r3, [r7, #12]
 8001818:	4a04      	ldr	r2, [pc, #16]	; (800182c <HAL_MspInit+0x60>)
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800181e:	bf00      	nop
 8001820:	3714      	adds	r7, #20
 8001822:	46bd      	mov	sp, r7
 8001824:	bc80      	pop	{r7}
 8001826:	4770      	bx	lr
 8001828:	40021000 	.word	0x40021000
 800182c:	40010000 	.word	0x40010000

08001830 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001840:	d113      	bne.n	800186a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001842:	4b0c      	ldr	r3, [pc, #48]	; (8001874 <HAL_TIM_Base_MspInit+0x44>)
 8001844:	69db      	ldr	r3, [r3, #28]
 8001846:	4a0b      	ldr	r2, [pc, #44]	; (8001874 <HAL_TIM_Base_MspInit+0x44>)
 8001848:	f043 0301 	orr.w	r3, r3, #1
 800184c:	61d3      	str	r3, [r2, #28]
 800184e:	4b09      	ldr	r3, [pc, #36]	; (8001874 <HAL_TIM_Base_MspInit+0x44>)
 8001850:	69db      	ldr	r3, [r3, #28]
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800185a:	2200      	movs	r2, #0
 800185c:	2100      	movs	r1, #0
 800185e:	201c      	movs	r0, #28
 8001860:	f000 fa7f 	bl	8001d62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001864:	201c      	movs	r0, #28
 8001866:	f000 fa98 	bl	8001d9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800186a:	bf00      	nop
 800186c:	3710      	adds	r7, #16
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	40021000 	.word	0x40021000

08001878 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800187c:	e7fe      	b.n	800187c <NMI_Handler+0x4>

0800187e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800187e:	b480      	push	{r7}
 8001880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001882:	e7fe      	b.n	8001882 <HardFault_Handler+0x4>

08001884 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001888:	e7fe      	b.n	8001888 <MemManage_Handler+0x4>

0800188a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800188a:	b480      	push	{r7}
 800188c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800188e:	e7fe      	b.n	800188e <BusFault_Handler+0x4>

08001890 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001894:	e7fe      	b.n	8001894 <UsageFault_Handler+0x4>

08001896 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001896:	b480      	push	{r7}
 8001898:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800189a:	bf00      	nop
 800189c:	46bd      	mov	sp, r7
 800189e:	bc80      	pop	{r7}
 80018a0:	4770      	bx	lr

080018a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018a2:	b480      	push	{r7}
 80018a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018a6:	bf00      	nop
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bc80      	pop	{r7}
 80018ac:	4770      	bx	lr

080018ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018ae:	b480      	push	{r7}
 80018b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018b2:	bf00      	nop
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bc80      	pop	{r7}
 80018b8:	4770      	bx	lr

080018ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018ba:	b580      	push	{r7, lr}
 80018bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018be:	f000 f95d 	bl	8001b7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
	...

080018c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018cc:	4802      	ldr	r0, [pc, #8]	; (80018d8 <TIM2_IRQHandler+0x10>)
 80018ce:	f001 f8b9 	bl	8002a44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80018d2:	bf00      	nop
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	200000c4 	.word	0x200000c4

080018dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr

080018e8 <set_led>:
 *  Created on: 29 thg 10, 2024
 *      Author: ADMIN
 */
#include "traffic_light.h"

void set_led(){
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_YELLOW1_Pin|LED_GREEN1_Pin|LED_RED1_Pin|LED_YELLOW2_Pin
 80018ec:	2201      	movs	r2, #1
 80018ee:	21fe      	movs	r1, #254	; 0xfe
 80018f0:	4802      	ldr	r0, [pc, #8]	; (80018fc <set_led+0x14>)
 80018f2:	f000 fbfe 	bl	80020f2 <HAL_GPIO_WritePin>
	                          |LED_RED_Pin|LED_GREEN2_Pin|LED_RED2_Pin, GPIO_PIN_SET);
}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	40010800 	.word	0x40010800

08001900 <Turn_On_All_LED_RED>:

void Turn_On_All_LED_RED(){
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin|LED_RED2_Pin , RESET);
 8001904:	2200      	movs	r2, #0
 8001906:	2112      	movs	r1, #18
 8001908:	4807      	ldr	r0, [pc, #28]	; (8001928 <Turn_On_All_LED_RED+0x28>)
 800190a:	f000 fbf2 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin|LED_GREEN2_Pin , SET);
 800190e:	2201      	movs	r2, #1
 8001910:	2144      	movs	r1, #68	; 0x44
 8001912:	4805      	ldr	r0, [pc, #20]	; (8001928 <Turn_On_All_LED_RED+0x28>)
 8001914:	f000 fbed 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_YELLOW1_Pin|LED_YELLOW2_Pin , SET);
 8001918:	2201      	movs	r2, #1
 800191a:	2188      	movs	r1, #136	; 0x88
 800191c:	4802      	ldr	r0, [pc, #8]	; (8001928 <Turn_On_All_LED_RED+0x28>)
 800191e:	f000 fbe8 	bl	80020f2 <HAL_GPIO_WritePin>
}
 8001922:	bf00      	nop
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40010800 	.word	0x40010800

0800192c <Turn_On_All_LED_GREEN>:
void Turn_On_All_LED_GREEN(){
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin|LED_GREEN2_Pin , RESET);
 8001930:	2200      	movs	r2, #0
 8001932:	2144      	movs	r1, #68	; 0x44
 8001934:	4807      	ldr	r0, [pc, #28]	; (8001954 <Turn_On_All_LED_GREEN+0x28>)
 8001936:	f000 fbdc 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin|LED_RED2_Pin , SET);
 800193a:	2201      	movs	r2, #1
 800193c:	2112      	movs	r1, #18
 800193e:	4805      	ldr	r0, [pc, #20]	; (8001954 <Turn_On_All_LED_GREEN+0x28>)
 8001940:	f000 fbd7 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_YELLOW1_Pin|LED_YELLOW2_Pin , SET);
 8001944:	2201      	movs	r2, #1
 8001946:	2188      	movs	r1, #136	; 0x88
 8001948:	4802      	ldr	r0, [pc, #8]	; (8001954 <Turn_On_All_LED_GREEN+0x28>)
 800194a:	f000 fbd2 	bl	80020f2 <HAL_GPIO_WritePin>
}
 800194e:	bf00      	nop
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	40010800 	.word	0x40010800

08001958 <Turn_On_All_LED_YELLOW>:
void Turn_On_All_LED_YELLOW(){
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, LED_YELLOW1_Pin|LED_YELLOW2_Pin , RESET);
 800195c:	2200      	movs	r2, #0
 800195e:	2188      	movs	r1, #136	; 0x88
 8001960:	4807      	ldr	r0, [pc, #28]	; (8001980 <Turn_On_All_LED_YELLOW+0x28>)
 8001962:	f000 fbc6 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_GREEN1_Pin|LED_GREEN2_Pin , SET);
 8001966:	2201      	movs	r2, #1
 8001968:	2144      	movs	r1, #68	; 0x44
 800196a:	4805      	ldr	r0, [pc, #20]	; (8001980 <Turn_On_All_LED_YELLOW+0x28>)
 800196c:	f000 fbc1 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin|LED_RED2_Pin , SET);
 8001970:	2201      	movs	r2, #1
 8001972:	2112      	movs	r1, #18
 8001974:	4802      	ldr	r0, [pc, #8]	; (8001980 <Turn_On_All_LED_YELLOW+0x28>)
 8001976:	f000 fbbc 	bl	80020f2 <HAL_GPIO_WritePin>
}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40010800 	.word	0x40010800

08001984 <LED_RED1_GREEN2>:
void LED_RED1_GREEN2(){
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 8001988:	2201      	movs	r2, #1
 800198a:	2110      	movs	r1, #16
 800198c:	480e      	ldr	r0, [pc, #56]	; (80019c8 <LED_RED1_GREEN2+0x44>)
 800198e:	f000 fbb0 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 8001992:	2201      	movs	r2, #1
 8001994:	2104      	movs	r1, #4
 8001996:	480c      	ldr	r0, [pc, #48]	; (80019c8 <LED_RED1_GREEN2+0x44>)
 8001998:	f000 fbab 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 800199c:	2201      	movs	r2, #1
 800199e:	2108      	movs	r1, #8
 80019a0:	4809      	ldr	r0, [pc, #36]	; (80019c8 <LED_RED1_GREEN2+0x44>)
 80019a2:	f000 fba6 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 80019a6:	2201      	movs	r2, #1
 80019a8:	2180      	movs	r1, #128	; 0x80
 80019aa:	4807      	ldr	r0, [pc, #28]	; (80019c8 <LED_RED1_GREEN2+0x44>)
 80019ac:	f000 fba1 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 80019b0:	2200      	movs	r2, #0
 80019b2:	2102      	movs	r1, #2
 80019b4:	4804      	ldr	r0, [pc, #16]	; (80019c8 <LED_RED1_GREEN2+0x44>)
 80019b6:	f000 fb9c 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, RESET);
 80019ba:	2200      	movs	r2, #0
 80019bc:	2140      	movs	r1, #64	; 0x40
 80019be:	4802      	ldr	r0, [pc, #8]	; (80019c8 <LED_RED1_GREEN2+0x44>)
 80019c0:	f000 fb97 	bl	80020f2 <HAL_GPIO_WritePin>
}
 80019c4:	bf00      	nop
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	40010800 	.word	0x40010800

080019cc <LED_RED1_YELLOW2>:

void LED_RED1_YELLOW2(){
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 80019d0:	2201      	movs	r2, #1
 80019d2:	2110      	movs	r1, #16
 80019d4:	480e      	ldr	r0, [pc, #56]	; (8001a10 <LED_RED1_YELLOW2+0x44>)
 80019d6:	f000 fb8c 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 80019da:	2201      	movs	r2, #1
 80019dc:	2104      	movs	r1, #4
 80019de:	480c      	ldr	r0, [pc, #48]	; (8001a10 <LED_RED1_YELLOW2+0x44>)
 80019e0:	f000 fb87 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 80019e4:	2201      	movs	r2, #1
 80019e6:	2108      	movs	r1, #8
 80019e8:	4809      	ldr	r0, [pc, #36]	; (8001a10 <LED_RED1_YELLOW2+0x44>)
 80019ea:	f000 fb82 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 80019ee:	2201      	movs	r2, #1
 80019f0:	2140      	movs	r1, #64	; 0x40
 80019f2:	4807      	ldr	r0, [pc, #28]	; (8001a10 <LED_RED1_YELLOW2+0x44>)
 80019f4:	f000 fb7d 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 80019f8:	2200      	movs	r2, #0
 80019fa:	2102      	movs	r1, #2
 80019fc:	4804      	ldr	r0, [pc, #16]	; (8001a10 <LED_RED1_YELLOW2+0x44>)
 80019fe:	f000 fb78 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, RESET);
 8001a02:	2200      	movs	r2, #0
 8001a04:	2180      	movs	r1, #128	; 0x80
 8001a06:	4802      	ldr	r0, [pc, #8]	; (8001a10 <LED_RED1_YELLOW2+0x44>)
 8001a08:	f000 fb73 	bl	80020f2 <HAL_GPIO_WritePin>
}
 8001a0c:	bf00      	nop
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40010800 	.word	0x40010800

08001a14 <LED_GREEN1_RED2>:

void LED_GREEN1_RED2(){
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8001a18:	2201      	movs	r2, #1
 8001a1a:	2102      	movs	r1, #2
 8001a1c:	480e      	ldr	r0, [pc, #56]	; (8001a58 <LED_GREEN1_RED2+0x44>)
 8001a1e:	f000 fb68 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 8001a22:	2201      	movs	r2, #1
 8001a24:	2180      	movs	r1, #128	; 0x80
 8001a26:	480c      	ldr	r0, [pc, #48]	; (8001a58 <LED_GREEN1_RED2+0x44>)
 8001a28:	f000 fb63 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	2108      	movs	r1, #8
 8001a30:	4809      	ldr	r0, [pc, #36]	; (8001a58 <LED_GREEN1_RED2+0x44>)
 8001a32:	f000 fb5e 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 8001a36:	2201      	movs	r2, #1
 8001a38:	2140      	movs	r1, #64	; 0x40
 8001a3a:	4807      	ldr	r0, [pc, #28]	; (8001a58 <LED_GREEN1_RED2+0x44>)
 8001a3c:	f000 fb59 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 8001a40:	2200      	movs	r2, #0
 8001a42:	2104      	movs	r1, #4
 8001a44:	4804      	ldr	r0, [pc, #16]	; (8001a58 <LED_GREEN1_RED2+0x44>)
 8001a46:	f000 fb54 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2110      	movs	r1, #16
 8001a4e:	4802      	ldr	r0, [pc, #8]	; (8001a58 <LED_GREEN1_RED2+0x44>)
 8001a50:	f000 fb4f 	bl	80020f2 <HAL_GPIO_WritePin>
}
 8001a54:	bf00      	nop
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	40010800 	.word	0x40010800

08001a5c <LED_YELLOW1_RED2>:

void LED_YELLOW1_RED2(){
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8001a60:	2201      	movs	r2, #1
 8001a62:	2102      	movs	r1, #2
 8001a64:	480e      	ldr	r0, [pc, #56]	; (8001aa0 <LED_YELLOW1_RED2+0x44>)
 8001a66:	f000 fb44 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	2180      	movs	r1, #128	; 0x80
 8001a6e:	480c      	ldr	r0, [pc, #48]	; (8001aa0 <LED_YELLOW1_RED2+0x44>)
 8001a70:	f000 fb3f 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 8001a74:	2201      	movs	r2, #1
 8001a76:	2104      	movs	r1, #4
 8001a78:	4809      	ldr	r0, [pc, #36]	; (8001aa0 <LED_YELLOW1_RED2+0x44>)
 8001a7a:	f000 fb3a 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 8001a7e:	2201      	movs	r2, #1
 8001a80:	2140      	movs	r1, #64	; 0x40
 8001a82:	4807      	ldr	r0, [pc, #28]	; (8001aa0 <LED_YELLOW1_RED2+0x44>)
 8001a84:	f000 fb35 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, RESET);
 8001a88:	2200      	movs	r2, #0
 8001a8a:	2108      	movs	r1, #8
 8001a8c:	4804      	ldr	r0, [pc, #16]	; (8001aa0 <LED_YELLOW1_RED2+0x44>)
 8001a8e:	f000 fb30 	bl	80020f2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 8001a92:	2200      	movs	r2, #0
 8001a94:	2110      	movs	r1, #16
 8001a96:	4802      	ldr	r0, [pc, #8]	; (8001aa0 <LED_YELLOW1_RED2+0x44>)
 8001a98:	f000 fb2b 	bl	80020f2 <HAL_GPIO_WritePin>
}
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	40010800 	.word	0x40010800

08001aa4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001aa4:	f7ff ff1a 	bl	80018dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001aa8:	480b      	ldr	r0, [pc, #44]	; (8001ad8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001aaa:	490c      	ldr	r1, [pc, #48]	; (8001adc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001aac:	4a0c      	ldr	r2, [pc, #48]	; (8001ae0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001aae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ab0:	e002      	b.n	8001ab8 <LoopCopyDataInit>

08001ab2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ab2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ab4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ab6:	3304      	adds	r3, #4

08001ab8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ab8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001abc:	d3f9      	bcc.n	8001ab2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001abe:	4a09      	ldr	r2, [pc, #36]	; (8001ae4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ac0:	4c09      	ldr	r4, [pc, #36]	; (8001ae8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ac2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ac4:	e001      	b.n	8001aca <LoopFillZerobss>

08001ac6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ac6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ac8:	3204      	adds	r2, #4

08001aca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001acc:	d3fb      	bcc.n	8001ac6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ace:	f001 faf9 	bl	80030c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ad2:	f7ff fce9 	bl	80014a8 <main>
  bx lr
 8001ad6:	4770      	bx	lr
  ldr r0, =_sdata
 8001ad8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001adc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001ae0:	0800316c 	.word	0x0800316c
  ldr r2, =_sbss
 8001ae4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001ae8:	20000160 	.word	0x20000160

08001aec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001aec:	e7fe      	b.n	8001aec <ADC1_2_IRQHandler>
	...

08001af0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001af4:	4b08      	ldr	r3, [pc, #32]	; (8001b18 <HAL_Init+0x28>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a07      	ldr	r2, [pc, #28]	; (8001b18 <HAL_Init+0x28>)
 8001afa:	f043 0310 	orr.w	r3, r3, #16
 8001afe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b00:	2003      	movs	r0, #3
 8001b02:	f000 f923 	bl	8001d4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b06:	200f      	movs	r0, #15
 8001b08:	f000 f808 	bl	8001b1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b0c:	f7ff fe5e 	bl	80017cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b10:	2300      	movs	r3, #0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40022000 	.word	0x40022000

08001b1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b24:	4b12      	ldr	r3, [pc, #72]	; (8001b70 <HAL_InitTick+0x54>)
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	4b12      	ldr	r3, [pc, #72]	; (8001b74 <HAL_InitTick+0x58>)
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b32:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f000 f93b 	bl	8001db6 <HAL_SYSTICK_Config>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e00e      	b.n	8001b68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2b0f      	cmp	r3, #15
 8001b4e:	d80a      	bhi.n	8001b66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b50:	2200      	movs	r2, #0
 8001b52:	6879      	ldr	r1, [r7, #4]
 8001b54:	f04f 30ff 	mov.w	r0, #4294967295
 8001b58:	f000 f903 	bl	8001d62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b5c:	4a06      	ldr	r2, [pc, #24]	; (8001b78 <HAL_InitTick+0x5c>)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b62:	2300      	movs	r3, #0
 8001b64:	e000      	b.n	8001b68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3708      	adds	r7, #8
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	20000068 	.word	0x20000068
 8001b74:	20000070 	.word	0x20000070
 8001b78:	2000006c 	.word	0x2000006c

08001b7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b80:	4b05      	ldr	r3, [pc, #20]	; (8001b98 <HAL_IncTick+0x1c>)
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	461a      	mov	r2, r3
 8001b86:	4b05      	ldr	r3, [pc, #20]	; (8001b9c <HAL_IncTick+0x20>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4413      	add	r3, r2
 8001b8c:	4a03      	ldr	r2, [pc, #12]	; (8001b9c <HAL_IncTick+0x20>)
 8001b8e:	6013      	str	r3, [r2, #0]
}
 8001b90:	bf00      	nop
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bc80      	pop	{r7}
 8001b96:	4770      	bx	lr
 8001b98:	20000070 	.word	0x20000070
 8001b9c:	2000015c 	.word	0x2000015c

08001ba0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ba4:	4b02      	ldr	r3, [pc, #8]	; (8001bb0 <HAL_GetTick+0x10>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bc80      	pop	{r7}
 8001bae:	4770      	bx	lr
 8001bb0:	2000015c 	.word	0x2000015c

08001bb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b085      	sub	sp, #20
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	f003 0307 	and.w	r3, r3, #7
 8001bc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bc4:	4b0c      	ldr	r3, [pc, #48]	; (8001bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bca:	68ba      	ldr	r2, [r7, #8]
 8001bcc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bdc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001be0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001be4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001be6:	4a04      	ldr	r2, [pc, #16]	; (8001bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	60d3      	str	r3, [r2, #12]
}
 8001bec:	bf00      	nop
 8001bee:	3714      	adds	r7, #20
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bc80      	pop	{r7}
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	e000ed00 	.word	0xe000ed00

08001bfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c00:	4b04      	ldr	r3, [pc, #16]	; (8001c14 <__NVIC_GetPriorityGrouping+0x18>)
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	0a1b      	lsrs	r3, r3, #8
 8001c06:	f003 0307 	and.w	r3, r3, #7
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bc80      	pop	{r7}
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	e000ed00 	.word	0xe000ed00

08001c18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	db0b      	blt.n	8001c42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c2a:	79fb      	ldrb	r3, [r7, #7]
 8001c2c:	f003 021f 	and.w	r2, r3, #31
 8001c30:	4906      	ldr	r1, [pc, #24]	; (8001c4c <__NVIC_EnableIRQ+0x34>)
 8001c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c36:	095b      	lsrs	r3, r3, #5
 8001c38:	2001      	movs	r0, #1
 8001c3a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c42:	bf00      	nop
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bc80      	pop	{r7}
 8001c4a:	4770      	bx	lr
 8001c4c:	e000e100 	.word	0xe000e100

08001c50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	4603      	mov	r3, r0
 8001c58:	6039      	str	r1, [r7, #0]
 8001c5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	db0a      	blt.n	8001c7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	b2da      	uxtb	r2, r3
 8001c68:	490c      	ldr	r1, [pc, #48]	; (8001c9c <__NVIC_SetPriority+0x4c>)
 8001c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6e:	0112      	lsls	r2, r2, #4
 8001c70:	b2d2      	uxtb	r2, r2
 8001c72:	440b      	add	r3, r1
 8001c74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c78:	e00a      	b.n	8001c90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	b2da      	uxtb	r2, r3
 8001c7e:	4908      	ldr	r1, [pc, #32]	; (8001ca0 <__NVIC_SetPriority+0x50>)
 8001c80:	79fb      	ldrb	r3, [r7, #7]
 8001c82:	f003 030f 	and.w	r3, r3, #15
 8001c86:	3b04      	subs	r3, #4
 8001c88:	0112      	lsls	r2, r2, #4
 8001c8a:	b2d2      	uxtb	r2, r2
 8001c8c:	440b      	add	r3, r1
 8001c8e:	761a      	strb	r2, [r3, #24]
}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bc80      	pop	{r7}
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	e000e100 	.word	0xe000e100
 8001ca0:	e000ed00 	.word	0xe000ed00

08001ca4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b089      	sub	sp, #36	; 0x24
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	60f8      	str	r0, [r7, #12]
 8001cac:	60b9      	str	r1, [r7, #8]
 8001cae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	f003 0307 	and.w	r3, r3, #7
 8001cb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	f1c3 0307 	rsb	r3, r3, #7
 8001cbe:	2b04      	cmp	r3, #4
 8001cc0:	bf28      	it	cs
 8001cc2:	2304      	movcs	r3, #4
 8001cc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	3304      	adds	r3, #4
 8001cca:	2b06      	cmp	r3, #6
 8001ccc:	d902      	bls.n	8001cd4 <NVIC_EncodePriority+0x30>
 8001cce:	69fb      	ldr	r3, [r7, #28]
 8001cd0:	3b03      	subs	r3, #3
 8001cd2:	e000      	b.n	8001cd6 <NVIC_EncodePriority+0x32>
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd8:	f04f 32ff 	mov.w	r2, #4294967295
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	43da      	mvns	r2, r3
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	401a      	ands	r2, r3
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cec:	f04f 31ff 	mov.w	r1, #4294967295
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf6:	43d9      	mvns	r1, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cfc:	4313      	orrs	r3, r2
         );
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3724      	adds	r7, #36	; 0x24
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bc80      	pop	{r7}
 8001d06:	4770      	bx	lr

08001d08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	3b01      	subs	r3, #1
 8001d14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d18:	d301      	bcc.n	8001d1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e00f      	b.n	8001d3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d1e:	4a0a      	ldr	r2, [pc, #40]	; (8001d48 <SysTick_Config+0x40>)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	3b01      	subs	r3, #1
 8001d24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d26:	210f      	movs	r1, #15
 8001d28:	f04f 30ff 	mov.w	r0, #4294967295
 8001d2c:	f7ff ff90 	bl	8001c50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d30:	4b05      	ldr	r3, [pc, #20]	; (8001d48 <SysTick_Config+0x40>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d36:	4b04      	ldr	r3, [pc, #16]	; (8001d48 <SysTick_Config+0x40>)
 8001d38:	2207      	movs	r2, #7
 8001d3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3708      	adds	r7, #8
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	e000e010 	.word	0xe000e010

08001d4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f7ff ff2d 	bl	8001bb4 <__NVIC_SetPriorityGrouping>
}
 8001d5a:	bf00      	nop
 8001d5c:	3708      	adds	r7, #8
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d62:	b580      	push	{r7, lr}
 8001d64:	b086      	sub	sp, #24
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	4603      	mov	r3, r0
 8001d6a:	60b9      	str	r1, [r7, #8]
 8001d6c:	607a      	str	r2, [r7, #4]
 8001d6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d70:	2300      	movs	r3, #0
 8001d72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d74:	f7ff ff42 	bl	8001bfc <__NVIC_GetPriorityGrouping>
 8001d78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	68b9      	ldr	r1, [r7, #8]
 8001d7e:	6978      	ldr	r0, [r7, #20]
 8001d80:	f7ff ff90 	bl	8001ca4 <NVIC_EncodePriority>
 8001d84:	4602      	mov	r2, r0
 8001d86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d8a:	4611      	mov	r1, r2
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff ff5f 	bl	8001c50 <__NVIC_SetPriority>
}
 8001d92:	bf00      	nop
 8001d94:	3718      	adds	r7, #24
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b082      	sub	sp, #8
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	4603      	mov	r3, r0
 8001da2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7ff ff35 	bl	8001c18 <__NVIC_EnableIRQ>
}
 8001dae:	bf00      	nop
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}

08001db6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001db6:	b580      	push	{r7, lr}
 8001db8:	b082      	sub	sp, #8
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f7ff ffa2 	bl	8001d08 <SysTick_Config>
 8001dc4:	4603      	mov	r3, r0
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
	...

08001dd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b08b      	sub	sp, #44	; 0x2c
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001dde:	2300      	movs	r3, #0
 8001de0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001de2:	e148      	b.n	8002076 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001de4:	2201      	movs	r2, #1
 8001de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	69fa      	ldr	r2, [r7, #28]
 8001df4:	4013      	ands	r3, r2
 8001df6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	f040 8137 	bne.w	8002070 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	4aa3      	ldr	r2, [pc, #652]	; (8002094 <HAL_GPIO_Init+0x2c4>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d05e      	beq.n	8001eca <HAL_GPIO_Init+0xfa>
 8001e0c:	4aa1      	ldr	r2, [pc, #644]	; (8002094 <HAL_GPIO_Init+0x2c4>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d875      	bhi.n	8001efe <HAL_GPIO_Init+0x12e>
 8001e12:	4aa1      	ldr	r2, [pc, #644]	; (8002098 <HAL_GPIO_Init+0x2c8>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d058      	beq.n	8001eca <HAL_GPIO_Init+0xfa>
 8001e18:	4a9f      	ldr	r2, [pc, #636]	; (8002098 <HAL_GPIO_Init+0x2c8>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d86f      	bhi.n	8001efe <HAL_GPIO_Init+0x12e>
 8001e1e:	4a9f      	ldr	r2, [pc, #636]	; (800209c <HAL_GPIO_Init+0x2cc>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d052      	beq.n	8001eca <HAL_GPIO_Init+0xfa>
 8001e24:	4a9d      	ldr	r2, [pc, #628]	; (800209c <HAL_GPIO_Init+0x2cc>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d869      	bhi.n	8001efe <HAL_GPIO_Init+0x12e>
 8001e2a:	4a9d      	ldr	r2, [pc, #628]	; (80020a0 <HAL_GPIO_Init+0x2d0>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d04c      	beq.n	8001eca <HAL_GPIO_Init+0xfa>
 8001e30:	4a9b      	ldr	r2, [pc, #620]	; (80020a0 <HAL_GPIO_Init+0x2d0>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d863      	bhi.n	8001efe <HAL_GPIO_Init+0x12e>
 8001e36:	4a9b      	ldr	r2, [pc, #620]	; (80020a4 <HAL_GPIO_Init+0x2d4>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d046      	beq.n	8001eca <HAL_GPIO_Init+0xfa>
 8001e3c:	4a99      	ldr	r2, [pc, #612]	; (80020a4 <HAL_GPIO_Init+0x2d4>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d85d      	bhi.n	8001efe <HAL_GPIO_Init+0x12e>
 8001e42:	2b12      	cmp	r3, #18
 8001e44:	d82a      	bhi.n	8001e9c <HAL_GPIO_Init+0xcc>
 8001e46:	2b12      	cmp	r3, #18
 8001e48:	d859      	bhi.n	8001efe <HAL_GPIO_Init+0x12e>
 8001e4a:	a201      	add	r2, pc, #4	; (adr r2, 8001e50 <HAL_GPIO_Init+0x80>)
 8001e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e50:	08001ecb 	.word	0x08001ecb
 8001e54:	08001ea5 	.word	0x08001ea5
 8001e58:	08001eb7 	.word	0x08001eb7
 8001e5c:	08001ef9 	.word	0x08001ef9
 8001e60:	08001eff 	.word	0x08001eff
 8001e64:	08001eff 	.word	0x08001eff
 8001e68:	08001eff 	.word	0x08001eff
 8001e6c:	08001eff 	.word	0x08001eff
 8001e70:	08001eff 	.word	0x08001eff
 8001e74:	08001eff 	.word	0x08001eff
 8001e78:	08001eff 	.word	0x08001eff
 8001e7c:	08001eff 	.word	0x08001eff
 8001e80:	08001eff 	.word	0x08001eff
 8001e84:	08001eff 	.word	0x08001eff
 8001e88:	08001eff 	.word	0x08001eff
 8001e8c:	08001eff 	.word	0x08001eff
 8001e90:	08001eff 	.word	0x08001eff
 8001e94:	08001ead 	.word	0x08001ead
 8001e98:	08001ec1 	.word	0x08001ec1
 8001e9c:	4a82      	ldr	r2, [pc, #520]	; (80020a8 <HAL_GPIO_Init+0x2d8>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d013      	beq.n	8001eca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ea2:	e02c      	b.n	8001efe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	623b      	str	r3, [r7, #32]
          break;
 8001eaa:	e029      	b.n	8001f00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	3304      	adds	r3, #4
 8001eb2:	623b      	str	r3, [r7, #32]
          break;
 8001eb4:	e024      	b.n	8001f00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	3308      	adds	r3, #8
 8001ebc:	623b      	str	r3, [r7, #32]
          break;
 8001ebe:	e01f      	b.n	8001f00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	330c      	adds	r3, #12
 8001ec6:	623b      	str	r3, [r7, #32]
          break;
 8001ec8:	e01a      	b.n	8001f00 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	689b      	ldr	r3, [r3, #8]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d102      	bne.n	8001ed8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ed2:	2304      	movs	r3, #4
 8001ed4:	623b      	str	r3, [r7, #32]
          break;
 8001ed6:	e013      	b.n	8001f00 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d105      	bne.n	8001eec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ee0:	2308      	movs	r3, #8
 8001ee2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	69fa      	ldr	r2, [r7, #28]
 8001ee8:	611a      	str	r2, [r3, #16]
          break;
 8001eea:	e009      	b.n	8001f00 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001eec:	2308      	movs	r3, #8
 8001eee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	69fa      	ldr	r2, [r7, #28]
 8001ef4:	615a      	str	r2, [r3, #20]
          break;
 8001ef6:	e003      	b.n	8001f00 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	623b      	str	r3, [r7, #32]
          break;
 8001efc:	e000      	b.n	8001f00 <HAL_GPIO_Init+0x130>
          break;
 8001efe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	2bff      	cmp	r3, #255	; 0xff
 8001f04:	d801      	bhi.n	8001f0a <HAL_GPIO_Init+0x13a>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	e001      	b.n	8001f0e <HAL_GPIO_Init+0x13e>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	3304      	adds	r3, #4
 8001f0e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f10:	69bb      	ldr	r3, [r7, #24]
 8001f12:	2bff      	cmp	r3, #255	; 0xff
 8001f14:	d802      	bhi.n	8001f1c <HAL_GPIO_Init+0x14c>
 8001f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	e002      	b.n	8001f22 <HAL_GPIO_Init+0x152>
 8001f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1e:	3b08      	subs	r3, #8
 8001f20:	009b      	lsls	r3, r3, #2
 8001f22:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	210f      	movs	r1, #15
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f30:	43db      	mvns	r3, r3
 8001f32:	401a      	ands	r2, r3
 8001f34:	6a39      	ldr	r1, [r7, #32]
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	fa01 f303 	lsl.w	r3, r1, r3
 8001f3c:	431a      	orrs	r2, r3
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f000 8090 	beq.w	8002070 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f50:	4b56      	ldr	r3, [pc, #344]	; (80020ac <HAL_GPIO_Init+0x2dc>)
 8001f52:	699b      	ldr	r3, [r3, #24]
 8001f54:	4a55      	ldr	r2, [pc, #340]	; (80020ac <HAL_GPIO_Init+0x2dc>)
 8001f56:	f043 0301 	orr.w	r3, r3, #1
 8001f5a:	6193      	str	r3, [r2, #24]
 8001f5c:	4b53      	ldr	r3, [pc, #332]	; (80020ac <HAL_GPIO_Init+0x2dc>)
 8001f5e:	699b      	ldr	r3, [r3, #24]
 8001f60:	f003 0301 	and.w	r3, r3, #1
 8001f64:	60bb      	str	r3, [r7, #8]
 8001f66:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f68:	4a51      	ldr	r2, [pc, #324]	; (80020b0 <HAL_GPIO_Init+0x2e0>)
 8001f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f6c:	089b      	lsrs	r3, r3, #2
 8001f6e:	3302      	adds	r3, #2
 8001f70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f74:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f78:	f003 0303 	and.w	r3, r3, #3
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	220f      	movs	r2, #15
 8001f80:	fa02 f303 	lsl.w	r3, r2, r3
 8001f84:	43db      	mvns	r3, r3
 8001f86:	68fa      	ldr	r2, [r7, #12]
 8001f88:	4013      	ands	r3, r2
 8001f8a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	4a49      	ldr	r2, [pc, #292]	; (80020b4 <HAL_GPIO_Init+0x2e4>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d00d      	beq.n	8001fb0 <HAL_GPIO_Init+0x1e0>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	4a48      	ldr	r2, [pc, #288]	; (80020b8 <HAL_GPIO_Init+0x2e8>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d007      	beq.n	8001fac <HAL_GPIO_Init+0x1dc>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4a47      	ldr	r2, [pc, #284]	; (80020bc <HAL_GPIO_Init+0x2ec>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d101      	bne.n	8001fa8 <HAL_GPIO_Init+0x1d8>
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	e004      	b.n	8001fb2 <HAL_GPIO_Init+0x1e2>
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e002      	b.n	8001fb2 <HAL_GPIO_Init+0x1e2>
 8001fac:	2301      	movs	r3, #1
 8001fae:	e000      	b.n	8001fb2 <HAL_GPIO_Init+0x1e2>
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fb4:	f002 0203 	and.w	r2, r2, #3
 8001fb8:	0092      	lsls	r2, r2, #2
 8001fba:	4093      	lsls	r3, r2
 8001fbc:	68fa      	ldr	r2, [r7, #12]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001fc2:	493b      	ldr	r1, [pc, #236]	; (80020b0 <HAL_GPIO_Init+0x2e0>)
 8001fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc6:	089b      	lsrs	r3, r3, #2
 8001fc8:	3302      	adds	r3, #2
 8001fca:	68fa      	ldr	r2, [r7, #12]
 8001fcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d006      	beq.n	8001fea <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001fdc:	4b38      	ldr	r3, [pc, #224]	; (80020c0 <HAL_GPIO_Init+0x2f0>)
 8001fde:	689a      	ldr	r2, [r3, #8]
 8001fe0:	4937      	ldr	r1, [pc, #220]	; (80020c0 <HAL_GPIO_Init+0x2f0>)
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	608b      	str	r3, [r1, #8]
 8001fe8:	e006      	b.n	8001ff8 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001fea:	4b35      	ldr	r3, [pc, #212]	; (80020c0 <HAL_GPIO_Init+0x2f0>)
 8001fec:	689a      	ldr	r2, [r3, #8]
 8001fee:	69bb      	ldr	r3, [r7, #24]
 8001ff0:	43db      	mvns	r3, r3
 8001ff2:	4933      	ldr	r1, [pc, #204]	; (80020c0 <HAL_GPIO_Init+0x2f0>)
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002000:	2b00      	cmp	r3, #0
 8002002:	d006      	beq.n	8002012 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002004:	4b2e      	ldr	r3, [pc, #184]	; (80020c0 <HAL_GPIO_Init+0x2f0>)
 8002006:	68da      	ldr	r2, [r3, #12]
 8002008:	492d      	ldr	r1, [pc, #180]	; (80020c0 <HAL_GPIO_Init+0x2f0>)
 800200a:	69bb      	ldr	r3, [r7, #24]
 800200c:	4313      	orrs	r3, r2
 800200e:	60cb      	str	r3, [r1, #12]
 8002010:	e006      	b.n	8002020 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002012:	4b2b      	ldr	r3, [pc, #172]	; (80020c0 <HAL_GPIO_Init+0x2f0>)
 8002014:	68da      	ldr	r2, [r3, #12]
 8002016:	69bb      	ldr	r3, [r7, #24]
 8002018:	43db      	mvns	r3, r3
 800201a:	4929      	ldr	r1, [pc, #164]	; (80020c0 <HAL_GPIO_Init+0x2f0>)
 800201c:	4013      	ands	r3, r2
 800201e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002028:	2b00      	cmp	r3, #0
 800202a:	d006      	beq.n	800203a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800202c:	4b24      	ldr	r3, [pc, #144]	; (80020c0 <HAL_GPIO_Init+0x2f0>)
 800202e:	685a      	ldr	r2, [r3, #4]
 8002030:	4923      	ldr	r1, [pc, #140]	; (80020c0 <HAL_GPIO_Init+0x2f0>)
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	4313      	orrs	r3, r2
 8002036:	604b      	str	r3, [r1, #4]
 8002038:	e006      	b.n	8002048 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800203a:	4b21      	ldr	r3, [pc, #132]	; (80020c0 <HAL_GPIO_Init+0x2f0>)
 800203c:	685a      	ldr	r2, [r3, #4]
 800203e:	69bb      	ldr	r3, [r7, #24]
 8002040:	43db      	mvns	r3, r3
 8002042:	491f      	ldr	r1, [pc, #124]	; (80020c0 <HAL_GPIO_Init+0x2f0>)
 8002044:	4013      	ands	r3, r2
 8002046:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d006      	beq.n	8002062 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002054:	4b1a      	ldr	r3, [pc, #104]	; (80020c0 <HAL_GPIO_Init+0x2f0>)
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	4919      	ldr	r1, [pc, #100]	; (80020c0 <HAL_GPIO_Init+0x2f0>)
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	4313      	orrs	r3, r2
 800205e:	600b      	str	r3, [r1, #0]
 8002060:	e006      	b.n	8002070 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002062:	4b17      	ldr	r3, [pc, #92]	; (80020c0 <HAL_GPIO_Init+0x2f0>)
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	69bb      	ldr	r3, [r7, #24]
 8002068:	43db      	mvns	r3, r3
 800206a:	4915      	ldr	r1, [pc, #84]	; (80020c0 <HAL_GPIO_Init+0x2f0>)
 800206c:	4013      	ands	r3, r2
 800206e:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002072:	3301      	adds	r3, #1
 8002074:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800207c:	fa22 f303 	lsr.w	r3, r2, r3
 8002080:	2b00      	cmp	r3, #0
 8002082:	f47f aeaf 	bne.w	8001de4 <HAL_GPIO_Init+0x14>
  }
}
 8002086:	bf00      	nop
 8002088:	bf00      	nop
 800208a:	372c      	adds	r7, #44	; 0x2c
 800208c:	46bd      	mov	sp, r7
 800208e:	bc80      	pop	{r7}
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	10320000 	.word	0x10320000
 8002098:	10310000 	.word	0x10310000
 800209c:	10220000 	.word	0x10220000
 80020a0:	10210000 	.word	0x10210000
 80020a4:	10120000 	.word	0x10120000
 80020a8:	10110000 	.word	0x10110000
 80020ac:	40021000 	.word	0x40021000
 80020b0:	40010000 	.word	0x40010000
 80020b4:	40010800 	.word	0x40010800
 80020b8:	40010c00 	.word	0x40010c00
 80020bc:	40011000 	.word	0x40011000
 80020c0:	40010400 	.word	0x40010400

080020c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b085      	sub	sp, #20
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	460b      	mov	r3, r1
 80020ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	689a      	ldr	r2, [r3, #8]
 80020d4:	887b      	ldrh	r3, [r7, #2]
 80020d6:	4013      	ands	r3, r2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d002      	beq.n	80020e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80020dc:	2301      	movs	r3, #1
 80020de:	73fb      	strb	r3, [r7, #15]
 80020e0:	e001      	b.n	80020e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80020e2:	2300      	movs	r3, #0
 80020e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80020e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3714      	adds	r7, #20
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bc80      	pop	{r7}
 80020f0:	4770      	bx	lr

080020f2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020f2:	b480      	push	{r7}
 80020f4:	b083      	sub	sp, #12
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
 80020fa:	460b      	mov	r3, r1
 80020fc:	807b      	strh	r3, [r7, #2]
 80020fe:	4613      	mov	r3, r2
 8002100:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002102:	787b      	ldrb	r3, [r7, #1]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d003      	beq.n	8002110 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002108:	887a      	ldrh	r2, [r7, #2]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800210e:	e003      	b.n	8002118 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002110:	887b      	ldrh	r3, [r7, #2]
 8002112:	041a      	lsls	r2, r3, #16
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	611a      	str	r2, [r3, #16]
}
 8002118:	bf00      	nop
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	bc80      	pop	{r7}
 8002120:	4770      	bx	lr

08002122 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002122:	b480      	push	{r7}
 8002124:	b085      	sub	sp, #20
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
 800212a:	460b      	mov	r3, r1
 800212c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	68db      	ldr	r3, [r3, #12]
 8002132:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002134:	887a      	ldrh	r2, [r7, #2]
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	4013      	ands	r3, r2
 800213a:	041a      	lsls	r2, r3, #16
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	43d9      	mvns	r1, r3
 8002140:	887b      	ldrh	r3, [r7, #2]
 8002142:	400b      	ands	r3, r1
 8002144:	431a      	orrs	r2, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	611a      	str	r2, [r3, #16]
}
 800214a:	bf00      	nop
 800214c:	3714      	adds	r7, #20
 800214e:	46bd      	mov	sp, r7
 8002150:	bc80      	pop	{r7}
 8002152:	4770      	bx	lr

08002154 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d101      	bne.n	8002166 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e26c      	b.n	8002640 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	2b00      	cmp	r3, #0
 8002170:	f000 8087 	beq.w	8002282 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002174:	4b92      	ldr	r3, [pc, #584]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f003 030c 	and.w	r3, r3, #12
 800217c:	2b04      	cmp	r3, #4
 800217e:	d00c      	beq.n	800219a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002180:	4b8f      	ldr	r3, [pc, #572]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f003 030c 	and.w	r3, r3, #12
 8002188:	2b08      	cmp	r3, #8
 800218a:	d112      	bne.n	80021b2 <HAL_RCC_OscConfig+0x5e>
 800218c:	4b8c      	ldr	r3, [pc, #560]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002194:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002198:	d10b      	bne.n	80021b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800219a:	4b89      	ldr	r3, [pc, #548]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d06c      	beq.n	8002280 <HAL_RCC_OscConfig+0x12c>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d168      	bne.n	8002280 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e246      	b.n	8002640 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021ba:	d106      	bne.n	80021ca <HAL_RCC_OscConfig+0x76>
 80021bc:	4b80      	ldr	r3, [pc, #512]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a7f      	ldr	r2, [pc, #508]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80021c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021c6:	6013      	str	r3, [r2, #0]
 80021c8:	e02e      	b.n	8002228 <HAL_RCC_OscConfig+0xd4>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d10c      	bne.n	80021ec <HAL_RCC_OscConfig+0x98>
 80021d2:	4b7b      	ldr	r3, [pc, #492]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a7a      	ldr	r2, [pc, #488]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80021d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021dc:	6013      	str	r3, [r2, #0]
 80021de:	4b78      	ldr	r3, [pc, #480]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a77      	ldr	r2, [pc, #476]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80021e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021e8:	6013      	str	r3, [r2, #0]
 80021ea:	e01d      	b.n	8002228 <HAL_RCC_OscConfig+0xd4>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021f4:	d10c      	bne.n	8002210 <HAL_RCC_OscConfig+0xbc>
 80021f6:	4b72      	ldr	r3, [pc, #456]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a71      	ldr	r2, [pc, #452]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80021fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002200:	6013      	str	r3, [r2, #0]
 8002202:	4b6f      	ldr	r3, [pc, #444]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a6e      	ldr	r2, [pc, #440]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002208:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800220c:	6013      	str	r3, [r2, #0]
 800220e:	e00b      	b.n	8002228 <HAL_RCC_OscConfig+0xd4>
 8002210:	4b6b      	ldr	r3, [pc, #428]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a6a      	ldr	r2, [pc, #424]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002216:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800221a:	6013      	str	r3, [r2, #0]
 800221c:	4b68      	ldr	r3, [pc, #416]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a67      	ldr	r2, [pc, #412]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002222:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002226:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d013      	beq.n	8002258 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002230:	f7ff fcb6 	bl	8001ba0 <HAL_GetTick>
 8002234:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002236:	e008      	b.n	800224a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002238:	f7ff fcb2 	bl	8001ba0 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	2b64      	cmp	r3, #100	; 0x64
 8002244:	d901      	bls.n	800224a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e1fa      	b.n	8002640 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800224a:	4b5d      	ldr	r3, [pc, #372]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d0f0      	beq.n	8002238 <HAL_RCC_OscConfig+0xe4>
 8002256:	e014      	b.n	8002282 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002258:	f7ff fca2 	bl	8001ba0 <HAL_GetTick>
 800225c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800225e:	e008      	b.n	8002272 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002260:	f7ff fc9e 	bl	8001ba0 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	2b64      	cmp	r3, #100	; 0x64
 800226c:	d901      	bls.n	8002272 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e1e6      	b.n	8002640 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002272:	4b53      	ldr	r3, [pc, #332]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1f0      	bne.n	8002260 <HAL_RCC_OscConfig+0x10c>
 800227e:	e000      	b.n	8002282 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002280:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d063      	beq.n	8002356 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800228e:	4b4c      	ldr	r3, [pc, #304]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f003 030c 	and.w	r3, r3, #12
 8002296:	2b00      	cmp	r3, #0
 8002298:	d00b      	beq.n	80022b2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800229a:	4b49      	ldr	r3, [pc, #292]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f003 030c 	and.w	r3, r3, #12
 80022a2:	2b08      	cmp	r3, #8
 80022a4:	d11c      	bne.n	80022e0 <HAL_RCC_OscConfig+0x18c>
 80022a6:	4b46      	ldr	r3, [pc, #280]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d116      	bne.n	80022e0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022b2:	4b43      	ldr	r3, [pc, #268]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f003 0302 	and.w	r3, r3, #2
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d005      	beq.n	80022ca <HAL_RCC_OscConfig+0x176>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	691b      	ldr	r3, [r3, #16]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d001      	beq.n	80022ca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e1ba      	b.n	8002640 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ca:	4b3d      	ldr	r3, [pc, #244]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	695b      	ldr	r3, [r3, #20]
 80022d6:	00db      	lsls	r3, r3, #3
 80022d8:	4939      	ldr	r1, [pc, #228]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 80022da:	4313      	orrs	r3, r2
 80022dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022de:	e03a      	b.n	8002356 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	691b      	ldr	r3, [r3, #16]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d020      	beq.n	800232a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022e8:	4b36      	ldr	r3, [pc, #216]	; (80023c4 <HAL_RCC_OscConfig+0x270>)
 80022ea:	2201      	movs	r2, #1
 80022ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ee:	f7ff fc57 	bl	8001ba0 <HAL_GetTick>
 80022f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022f4:	e008      	b.n	8002308 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022f6:	f7ff fc53 	bl	8001ba0 <HAL_GetTick>
 80022fa:	4602      	mov	r2, r0
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	2b02      	cmp	r3, #2
 8002302:	d901      	bls.n	8002308 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002304:	2303      	movs	r3, #3
 8002306:	e19b      	b.n	8002640 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002308:	4b2d      	ldr	r3, [pc, #180]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0302 	and.w	r3, r3, #2
 8002310:	2b00      	cmp	r3, #0
 8002312:	d0f0      	beq.n	80022f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002314:	4b2a      	ldr	r3, [pc, #168]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	695b      	ldr	r3, [r3, #20]
 8002320:	00db      	lsls	r3, r3, #3
 8002322:	4927      	ldr	r1, [pc, #156]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 8002324:	4313      	orrs	r3, r2
 8002326:	600b      	str	r3, [r1, #0]
 8002328:	e015      	b.n	8002356 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800232a:	4b26      	ldr	r3, [pc, #152]	; (80023c4 <HAL_RCC_OscConfig+0x270>)
 800232c:	2200      	movs	r2, #0
 800232e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002330:	f7ff fc36 	bl	8001ba0 <HAL_GetTick>
 8002334:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002336:	e008      	b.n	800234a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002338:	f7ff fc32 	bl	8001ba0 <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	2b02      	cmp	r3, #2
 8002344:	d901      	bls.n	800234a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e17a      	b.n	8002640 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800234a:	4b1d      	ldr	r3, [pc, #116]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	2b00      	cmp	r3, #0
 8002354:	d1f0      	bne.n	8002338 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0308 	and.w	r3, r3, #8
 800235e:	2b00      	cmp	r3, #0
 8002360:	d03a      	beq.n	80023d8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	699b      	ldr	r3, [r3, #24]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d019      	beq.n	800239e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800236a:	4b17      	ldr	r3, [pc, #92]	; (80023c8 <HAL_RCC_OscConfig+0x274>)
 800236c:	2201      	movs	r2, #1
 800236e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002370:	f7ff fc16 	bl	8001ba0 <HAL_GetTick>
 8002374:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002376:	e008      	b.n	800238a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002378:	f7ff fc12 	bl	8001ba0 <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	2b02      	cmp	r3, #2
 8002384:	d901      	bls.n	800238a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	e15a      	b.n	8002640 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800238a:	4b0d      	ldr	r3, [pc, #52]	; (80023c0 <HAL_RCC_OscConfig+0x26c>)
 800238c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800238e:	f003 0302 	and.w	r3, r3, #2
 8002392:	2b00      	cmp	r3, #0
 8002394:	d0f0      	beq.n	8002378 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002396:	2001      	movs	r0, #1
 8002398:	f000 fa9a 	bl	80028d0 <RCC_Delay>
 800239c:	e01c      	b.n	80023d8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800239e:	4b0a      	ldr	r3, [pc, #40]	; (80023c8 <HAL_RCC_OscConfig+0x274>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a4:	f7ff fbfc 	bl	8001ba0 <HAL_GetTick>
 80023a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023aa:	e00f      	b.n	80023cc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023ac:	f7ff fbf8 	bl	8001ba0 <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d908      	bls.n	80023cc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023ba:	2303      	movs	r3, #3
 80023bc:	e140      	b.n	8002640 <HAL_RCC_OscConfig+0x4ec>
 80023be:	bf00      	nop
 80023c0:	40021000 	.word	0x40021000
 80023c4:	42420000 	.word	0x42420000
 80023c8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023cc:	4b9e      	ldr	r3, [pc, #632]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 80023ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d0:	f003 0302 	and.w	r3, r3, #2
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d1e9      	bne.n	80023ac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0304 	and.w	r3, r3, #4
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	f000 80a6 	beq.w	8002532 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023e6:	2300      	movs	r3, #0
 80023e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023ea:	4b97      	ldr	r3, [pc, #604]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 80023ec:	69db      	ldr	r3, [r3, #28]
 80023ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d10d      	bne.n	8002412 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023f6:	4b94      	ldr	r3, [pc, #592]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	4a93      	ldr	r2, [pc, #588]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 80023fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002400:	61d3      	str	r3, [r2, #28]
 8002402:	4b91      	ldr	r3, [pc, #580]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 8002404:	69db      	ldr	r3, [r3, #28]
 8002406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800240a:	60bb      	str	r3, [r7, #8]
 800240c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800240e:	2301      	movs	r3, #1
 8002410:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002412:	4b8e      	ldr	r3, [pc, #568]	; (800264c <HAL_RCC_OscConfig+0x4f8>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800241a:	2b00      	cmp	r3, #0
 800241c:	d118      	bne.n	8002450 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800241e:	4b8b      	ldr	r3, [pc, #556]	; (800264c <HAL_RCC_OscConfig+0x4f8>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a8a      	ldr	r2, [pc, #552]	; (800264c <HAL_RCC_OscConfig+0x4f8>)
 8002424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002428:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800242a:	f7ff fbb9 	bl	8001ba0 <HAL_GetTick>
 800242e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002430:	e008      	b.n	8002444 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002432:	f7ff fbb5 	bl	8001ba0 <HAL_GetTick>
 8002436:	4602      	mov	r2, r0
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	1ad3      	subs	r3, r2, r3
 800243c:	2b64      	cmp	r3, #100	; 0x64
 800243e:	d901      	bls.n	8002444 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002440:	2303      	movs	r3, #3
 8002442:	e0fd      	b.n	8002640 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002444:	4b81      	ldr	r3, [pc, #516]	; (800264c <HAL_RCC_OscConfig+0x4f8>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800244c:	2b00      	cmp	r3, #0
 800244e:	d0f0      	beq.n	8002432 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	2b01      	cmp	r3, #1
 8002456:	d106      	bne.n	8002466 <HAL_RCC_OscConfig+0x312>
 8002458:	4b7b      	ldr	r3, [pc, #492]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 800245a:	6a1b      	ldr	r3, [r3, #32]
 800245c:	4a7a      	ldr	r2, [pc, #488]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 800245e:	f043 0301 	orr.w	r3, r3, #1
 8002462:	6213      	str	r3, [r2, #32]
 8002464:	e02d      	b.n	80024c2 <HAL_RCC_OscConfig+0x36e>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	68db      	ldr	r3, [r3, #12]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d10c      	bne.n	8002488 <HAL_RCC_OscConfig+0x334>
 800246e:	4b76      	ldr	r3, [pc, #472]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 8002470:	6a1b      	ldr	r3, [r3, #32]
 8002472:	4a75      	ldr	r2, [pc, #468]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 8002474:	f023 0301 	bic.w	r3, r3, #1
 8002478:	6213      	str	r3, [r2, #32]
 800247a:	4b73      	ldr	r3, [pc, #460]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 800247c:	6a1b      	ldr	r3, [r3, #32]
 800247e:	4a72      	ldr	r2, [pc, #456]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 8002480:	f023 0304 	bic.w	r3, r3, #4
 8002484:	6213      	str	r3, [r2, #32]
 8002486:	e01c      	b.n	80024c2 <HAL_RCC_OscConfig+0x36e>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	2b05      	cmp	r3, #5
 800248e:	d10c      	bne.n	80024aa <HAL_RCC_OscConfig+0x356>
 8002490:	4b6d      	ldr	r3, [pc, #436]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 8002492:	6a1b      	ldr	r3, [r3, #32]
 8002494:	4a6c      	ldr	r2, [pc, #432]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 8002496:	f043 0304 	orr.w	r3, r3, #4
 800249a:	6213      	str	r3, [r2, #32]
 800249c:	4b6a      	ldr	r3, [pc, #424]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 800249e:	6a1b      	ldr	r3, [r3, #32]
 80024a0:	4a69      	ldr	r2, [pc, #420]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 80024a2:	f043 0301 	orr.w	r3, r3, #1
 80024a6:	6213      	str	r3, [r2, #32]
 80024a8:	e00b      	b.n	80024c2 <HAL_RCC_OscConfig+0x36e>
 80024aa:	4b67      	ldr	r3, [pc, #412]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 80024ac:	6a1b      	ldr	r3, [r3, #32]
 80024ae:	4a66      	ldr	r2, [pc, #408]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 80024b0:	f023 0301 	bic.w	r3, r3, #1
 80024b4:	6213      	str	r3, [r2, #32]
 80024b6:	4b64      	ldr	r3, [pc, #400]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 80024b8:	6a1b      	ldr	r3, [r3, #32]
 80024ba:	4a63      	ldr	r2, [pc, #396]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 80024bc:	f023 0304 	bic.w	r3, r3, #4
 80024c0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	68db      	ldr	r3, [r3, #12]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d015      	beq.n	80024f6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ca:	f7ff fb69 	bl	8001ba0 <HAL_GetTick>
 80024ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024d0:	e00a      	b.n	80024e8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024d2:	f7ff fb65 	bl	8001ba0 <HAL_GetTick>
 80024d6:	4602      	mov	r2, r0
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d901      	bls.n	80024e8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	e0ab      	b.n	8002640 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024e8:	4b57      	ldr	r3, [pc, #348]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 80024ea:	6a1b      	ldr	r3, [r3, #32]
 80024ec:	f003 0302 	and.w	r3, r3, #2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d0ee      	beq.n	80024d2 <HAL_RCC_OscConfig+0x37e>
 80024f4:	e014      	b.n	8002520 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024f6:	f7ff fb53 	bl	8001ba0 <HAL_GetTick>
 80024fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024fc:	e00a      	b.n	8002514 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024fe:	f7ff fb4f 	bl	8001ba0 <HAL_GetTick>
 8002502:	4602      	mov	r2, r0
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	f241 3288 	movw	r2, #5000	; 0x1388
 800250c:	4293      	cmp	r3, r2
 800250e:	d901      	bls.n	8002514 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e095      	b.n	8002640 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002514:	4b4c      	ldr	r3, [pc, #304]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 8002516:	6a1b      	ldr	r3, [r3, #32]
 8002518:	f003 0302 	and.w	r3, r3, #2
 800251c:	2b00      	cmp	r3, #0
 800251e:	d1ee      	bne.n	80024fe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002520:	7dfb      	ldrb	r3, [r7, #23]
 8002522:	2b01      	cmp	r3, #1
 8002524:	d105      	bne.n	8002532 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002526:	4b48      	ldr	r3, [pc, #288]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 8002528:	69db      	ldr	r3, [r3, #28]
 800252a:	4a47      	ldr	r2, [pc, #284]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 800252c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002530:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	69db      	ldr	r3, [r3, #28]
 8002536:	2b00      	cmp	r3, #0
 8002538:	f000 8081 	beq.w	800263e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800253c:	4b42      	ldr	r3, [pc, #264]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f003 030c 	and.w	r3, r3, #12
 8002544:	2b08      	cmp	r3, #8
 8002546:	d061      	beq.n	800260c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	69db      	ldr	r3, [r3, #28]
 800254c:	2b02      	cmp	r3, #2
 800254e:	d146      	bne.n	80025de <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002550:	4b3f      	ldr	r3, [pc, #252]	; (8002650 <HAL_RCC_OscConfig+0x4fc>)
 8002552:	2200      	movs	r2, #0
 8002554:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002556:	f7ff fb23 	bl	8001ba0 <HAL_GetTick>
 800255a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800255c:	e008      	b.n	8002570 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800255e:	f7ff fb1f 	bl	8001ba0 <HAL_GetTick>
 8002562:	4602      	mov	r2, r0
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	2b02      	cmp	r3, #2
 800256a:	d901      	bls.n	8002570 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	e067      	b.n	8002640 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002570:	4b35      	ldr	r3, [pc, #212]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d1f0      	bne.n	800255e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6a1b      	ldr	r3, [r3, #32]
 8002580:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002584:	d108      	bne.n	8002598 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002586:	4b30      	ldr	r3, [pc, #192]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	492d      	ldr	r1, [pc, #180]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 8002594:	4313      	orrs	r3, r2
 8002596:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002598:	4b2b      	ldr	r3, [pc, #172]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a19      	ldr	r1, [r3, #32]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a8:	430b      	orrs	r3, r1
 80025aa:	4927      	ldr	r1, [pc, #156]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 80025ac:	4313      	orrs	r3, r2
 80025ae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025b0:	4b27      	ldr	r3, [pc, #156]	; (8002650 <HAL_RCC_OscConfig+0x4fc>)
 80025b2:	2201      	movs	r2, #1
 80025b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b6:	f7ff faf3 	bl	8001ba0 <HAL_GetTick>
 80025ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025bc:	e008      	b.n	80025d0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025be:	f7ff faef 	bl	8001ba0 <HAL_GetTick>
 80025c2:	4602      	mov	r2, r0
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d901      	bls.n	80025d0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	e037      	b.n	8002640 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025d0:	4b1d      	ldr	r3, [pc, #116]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d0f0      	beq.n	80025be <HAL_RCC_OscConfig+0x46a>
 80025dc:	e02f      	b.n	800263e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025de:	4b1c      	ldr	r3, [pc, #112]	; (8002650 <HAL_RCC_OscConfig+0x4fc>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e4:	f7ff fadc 	bl	8001ba0 <HAL_GetTick>
 80025e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025ea:	e008      	b.n	80025fe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ec:	f7ff fad8 	bl	8001ba0 <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e020      	b.n	8002640 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025fe:	4b12      	ldr	r3, [pc, #72]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d1f0      	bne.n	80025ec <HAL_RCC_OscConfig+0x498>
 800260a:	e018      	b.n	800263e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	69db      	ldr	r3, [r3, #28]
 8002610:	2b01      	cmp	r3, #1
 8002612:	d101      	bne.n	8002618 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e013      	b.n	8002640 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002618:	4b0b      	ldr	r3, [pc, #44]	; (8002648 <HAL_RCC_OscConfig+0x4f4>)
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6a1b      	ldr	r3, [r3, #32]
 8002628:	429a      	cmp	r2, r3
 800262a:	d106      	bne.n	800263a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002636:	429a      	cmp	r2, r3
 8002638:	d001      	beq.n	800263e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e000      	b.n	8002640 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800263e:	2300      	movs	r3, #0
}
 8002640:	4618      	mov	r0, r3
 8002642:	3718      	adds	r7, #24
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	40021000 	.word	0x40021000
 800264c:	40007000 	.word	0x40007000
 8002650:	42420060 	.word	0x42420060

08002654 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d101      	bne.n	8002668 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e0d0      	b.n	800280a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002668:	4b6a      	ldr	r3, [pc, #424]	; (8002814 <HAL_RCC_ClockConfig+0x1c0>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 0307 	and.w	r3, r3, #7
 8002670:	683a      	ldr	r2, [r7, #0]
 8002672:	429a      	cmp	r2, r3
 8002674:	d910      	bls.n	8002698 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002676:	4b67      	ldr	r3, [pc, #412]	; (8002814 <HAL_RCC_ClockConfig+0x1c0>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f023 0207 	bic.w	r2, r3, #7
 800267e:	4965      	ldr	r1, [pc, #404]	; (8002814 <HAL_RCC_ClockConfig+0x1c0>)
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	4313      	orrs	r3, r2
 8002684:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002686:	4b63      	ldr	r3, [pc, #396]	; (8002814 <HAL_RCC_ClockConfig+0x1c0>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0307 	and.w	r3, r3, #7
 800268e:	683a      	ldr	r2, [r7, #0]
 8002690:	429a      	cmp	r2, r3
 8002692:	d001      	beq.n	8002698 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e0b8      	b.n	800280a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0302 	and.w	r3, r3, #2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d020      	beq.n	80026e6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0304 	and.w	r3, r3, #4
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d005      	beq.n	80026bc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026b0:	4b59      	ldr	r3, [pc, #356]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	4a58      	ldr	r2, [pc, #352]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 80026b6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80026ba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0308 	and.w	r3, r3, #8
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d005      	beq.n	80026d4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026c8:	4b53      	ldr	r3, [pc, #332]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	4a52      	ldr	r2, [pc, #328]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 80026ce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80026d2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026d4:	4b50      	ldr	r3, [pc, #320]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	494d      	ldr	r1, [pc, #308]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0301 	and.w	r3, r3, #1
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d040      	beq.n	8002774 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d107      	bne.n	800270a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026fa:	4b47      	ldr	r3, [pc, #284]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d115      	bne.n	8002732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e07f      	b.n	800280a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	2b02      	cmp	r3, #2
 8002710:	d107      	bne.n	8002722 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002712:	4b41      	ldr	r3, [pc, #260]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d109      	bne.n	8002732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e073      	b.n	800280a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002722:	4b3d      	ldr	r3, [pc, #244]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e06b      	b.n	800280a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002732:	4b39      	ldr	r3, [pc, #228]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f023 0203 	bic.w	r2, r3, #3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	4936      	ldr	r1, [pc, #216]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 8002740:	4313      	orrs	r3, r2
 8002742:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002744:	f7ff fa2c 	bl	8001ba0 <HAL_GetTick>
 8002748:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800274a:	e00a      	b.n	8002762 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800274c:	f7ff fa28 	bl	8001ba0 <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	f241 3288 	movw	r2, #5000	; 0x1388
 800275a:	4293      	cmp	r3, r2
 800275c:	d901      	bls.n	8002762 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800275e:	2303      	movs	r3, #3
 8002760:	e053      	b.n	800280a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002762:	4b2d      	ldr	r3, [pc, #180]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f003 020c 	and.w	r2, r3, #12
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	429a      	cmp	r2, r3
 8002772:	d1eb      	bne.n	800274c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002774:	4b27      	ldr	r3, [pc, #156]	; (8002814 <HAL_RCC_ClockConfig+0x1c0>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0307 	and.w	r3, r3, #7
 800277c:	683a      	ldr	r2, [r7, #0]
 800277e:	429a      	cmp	r2, r3
 8002780:	d210      	bcs.n	80027a4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002782:	4b24      	ldr	r3, [pc, #144]	; (8002814 <HAL_RCC_ClockConfig+0x1c0>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f023 0207 	bic.w	r2, r3, #7
 800278a:	4922      	ldr	r1, [pc, #136]	; (8002814 <HAL_RCC_ClockConfig+0x1c0>)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	4313      	orrs	r3, r2
 8002790:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002792:	4b20      	ldr	r3, [pc, #128]	; (8002814 <HAL_RCC_ClockConfig+0x1c0>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0307 	and.w	r3, r3, #7
 800279a:	683a      	ldr	r2, [r7, #0]
 800279c:	429a      	cmp	r2, r3
 800279e:	d001      	beq.n	80027a4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e032      	b.n	800280a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0304 	and.w	r3, r3, #4
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d008      	beq.n	80027c2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027b0:	4b19      	ldr	r3, [pc, #100]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	4916      	ldr	r1, [pc, #88]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 80027be:	4313      	orrs	r3, r2
 80027c0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0308 	and.w	r3, r3, #8
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d009      	beq.n	80027e2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027ce:	4b12      	ldr	r3, [pc, #72]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	691b      	ldr	r3, [r3, #16]
 80027da:	00db      	lsls	r3, r3, #3
 80027dc:	490e      	ldr	r1, [pc, #56]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 80027de:	4313      	orrs	r3, r2
 80027e0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027e2:	f000 f821 	bl	8002828 <HAL_RCC_GetSysClockFreq>
 80027e6:	4602      	mov	r2, r0
 80027e8:	4b0b      	ldr	r3, [pc, #44]	; (8002818 <HAL_RCC_ClockConfig+0x1c4>)
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	091b      	lsrs	r3, r3, #4
 80027ee:	f003 030f 	and.w	r3, r3, #15
 80027f2:	490a      	ldr	r1, [pc, #40]	; (800281c <HAL_RCC_ClockConfig+0x1c8>)
 80027f4:	5ccb      	ldrb	r3, [r1, r3]
 80027f6:	fa22 f303 	lsr.w	r3, r2, r3
 80027fa:	4a09      	ldr	r2, [pc, #36]	; (8002820 <HAL_RCC_ClockConfig+0x1cc>)
 80027fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80027fe:	4b09      	ldr	r3, [pc, #36]	; (8002824 <HAL_RCC_ClockConfig+0x1d0>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4618      	mov	r0, r3
 8002804:	f7ff f98a 	bl	8001b1c <HAL_InitTick>

  return HAL_OK;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	3710      	adds	r7, #16
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	40022000 	.word	0x40022000
 8002818:	40021000 	.word	0x40021000
 800281c:	08003140 	.word	0x08003140
 8002820:	20000068 	.word	0x20000068
 8002824:	2000006c 	.word	0x2000006c

08002828 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002828:	b480      	push	{r7}
 800282a:	b087      	sub	sp, #28
 800282c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800282e:	2300      	movs	r3, #0
 8002830:	60fb      	str	r3, [r7, #12]
 8002832:	2300      	movs	r3, #0
 8002834:	60bb      	str	r3, [r7, #8]
 8002836:	2300      	movs	r3, #0
 8002838:	617b      	str	r3, [r7, #20]
 800283a:	2300      	movs	r3, #0
 800283c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800283e:	2300      	movs	r3, #0
 8002840:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002842:	4b1e      	ldr	r3, [pc, #120]	; (80028bc <HAL_RCC_GetSysClockFreq+0x94>)
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f003 030c 	and.w	r3, r3, #12
 800284e:	2b04      	cmp	r3, #4
 8002850:	d002      	beq.n	8002858 <HAL_RCC_GetSysClockFreq+0x30>
 8002852:	2b08      	cmp	r3, #8
 8002854:	d003      	beq.n	800285e <HAL_RCC_GetSysClockFreq+0x36>
 8002856:	e027      	b.n	80028a8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002858:	4b19      	ldr	r3, [pc, #100]	; (80028c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800285a:	613b      	str	r3, [r7, #16]
      break;
 800285c:	e027      	b.n	80028ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	0c9b      	lsrs	r3, r3, #18
 8002862:	f003 030f 	and.w	r3, r3, #15
 8002866:	4a17      	ldr	r2, [pc, #92]	; (80028c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002868:	5cd3      	ldrb	r3, [r2, r3]
 800286a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d010      	beq.n	8002898 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002876:	4b11      	ldr	r3, [pc, #68]	; (80028bc <HAL_RCC_GetSysClockFreq+0x94>)
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	0c5b      	lsrs	r3, r3, #17
 800287c:	f003 0301 	and.w	r3, r3, #1
 8002880:	4a11      	ldr	r2, [pc, #68]	; (80028c8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002882:	5cd3      	ldrb	r3, [r2, r3]
 8002884:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4a0d      	ldr	r2, [pc, #52]	; (80028c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800288a:	fb02 f203 	mul.w	r2, r2, r3
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	fbb2 f3f3 	udiv	r3, r2, r3
 8002894:	617b      	str	r3, [r7, #20]
 8002896:	e004      	b.n	80028a2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	4a0c      	ldr	r2, [pc, #48]	; (80028cc <HAL_RCC_GetSysClockFreq+0xa4>)
 800289c:	fb02 f303 	mul.w	r3, r2, r3
 80028a0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	613b      	str	r3, [r7, #16]
      break;
 80028a6:	e002      	b.n	80028ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028a8:	4b05      	ldr	r3, [pc, #20]	; (80028c0 <HAL_RCC_GetSysClockFreq+0x98>)
 80028aa:	613b      	str	r3, [r7, #16]
      break;
 80028ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028ae:	693b      	ldr	r3, [r7, #16]
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	371c      	adds	r7, #28
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bc80      	pop	{r7}
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	40021000 	.word	0x40021000
 80028c0:	007a1200 	.word	0x007a1200
 80028c4:	08003150 	.word	0x08003150
 80028c8:	08003160 	.word	0x08003160
 80028cc:	003d0900 	.word	0x003d0900

080028d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80028d8:	4b0a      	ldr	r3, [pc, #40]	; (8002904 <RCC_Delay+0x34>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a0a      	ldr	r2, [pc, #40]	; (8002908 <RCC_Delay+0x38>)
 80028de:	fba2 2303 	umull	r2, r3, r2, r3
 80028e2:	0a5b      	lsrs	r3, r3, #9
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	fb02 f303 	mul.w	r3, r2, r3
 80028ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80028ec:	bf00      	nop
  }
  while (Delay --);
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	1e5a      	subs	r2, r3, #1
 80028f2:	60fa      	str	r2, [r7, #12]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d1f9      	bne.n	80028ec <RCC_Delay+0x1c>
}
 80028f8:	bf00      	nop
 80028fa:	bf00      	nop
 80028fc:	3714      	adds	r7, #20
 80028fe:	46bd      	mov	sp, r7
 8002900:	bc80      	pop	{r7}
 8002902:	4770      	bx	lr
 8002904:	20000068 	.word	0x20000068
 8002908:	10624dd3 	.word	0x10624dd3

0800290c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d101      	bne.n	800291e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e041      	b.n	80029a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002924:	b2db      	uxtb	r3, r3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d106      	bne.n	8002938 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f7fe ff7c 	bl	8001830 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2202      	movs	r2, #2
 800293c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	3304      	adds	r3, #4
 8002948:	4619      	mov	r1, r3
 800294a:	4610      	mov	r0, r2
 800294c:	f000 fa56 	bl	8002dfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2201      	movs	r2, #1
 8002954:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2201      	movs	r2, #1
 800295c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2201      	movs	r2, #1
 8002964:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2201      	movs	r2, #1
 800296c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2201      	movs	r2, #1
 8002974:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2201      	movs	r2, #1
 8002984:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2201      	movs	r2, #1
 800298c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2201      	movs	r2, #1
 8002994:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2201      	movs	r2, #1
 800299c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3708      	adds	r7, #8
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
	...

080029ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b085      	sub	sp, #20
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d001      	beq.n	80029c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e035      	b.n	8002a30 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2202      	movs	r2, #2
 80029c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	68da      	ldr	r2, [r3, #12]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f042 0201 	orr.w	r2, r2, #1
 80029da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a16      	ldr	r2, [pc, #88]	; (8002a3c <HAL_TIM_Base_Start_IT+0x90>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d009      	beq.n	80029fa <HAL_TIM_Base_Start_IT+0x4e>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029ee:	d004      	beq.n	80029fa <HAL_TIM_Base_Start_IT+0x4e>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a12      	ldr	r2, [pc, #72]	; (8002a40 <HAL_TIM_Base_Start_IT+0x94>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d111      	bne.n	8002a1e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f003 0307 	and.w	r3, r3, #7
 8002a04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2b06      	cmp	r3, #6
 8002a0a:	d010      	beq.n	8002a2e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f042 0201 	orr.w	r2, r2, #1
 8002a1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a1c:	e007      	b.n	8002a2e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f042 0201 	orr.w	r2, r2, #1
 8002a2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3714      	adds	r7, #20
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bc80      	pop	{r7}
 8002a38:	4770      	bx	lr
 8002a3a:	bf00      	nop
 8002a3c:	40012c00 	.word	0x40012c00
 8002a40:	40000400 	.word	0x40000400

08002a44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d020      	beq.n	8002aa8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	f003 0302 	and.w	r3, r3, #2
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d01b      	beq.n	8002aa8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f06f 0202 	mvn.w	r2, #2
 8002a78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	699b      	ldr	r3, [r3, #24]
 8002a86:	f003 0303 	and.w	r3, r3, #3
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d003      	beq.n	8002a96 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 f998 	bl	8002dc4 <HAL_TIM_IC_CaptureCallback>
 8002a94:	e005      	b.n	8002aa2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f000 f98b 	bl	8002db2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f000 f99a 	bl	8002dd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	f003 0304 	and.w	r3, r3, #4
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d020      	beq.n	8002af4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	f003 0304 	and.w	r3, r3, #4
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d01b      	beq.n	8002af4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f06f 0204 	mvn.w	r2, #4
 8002ac4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2202      	movs	r2, #2
 8002aca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	699b      	ldr	r3, [r3, #24]
 8002ad2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d003      	beq.n	8002ae2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f000 f972 	bl	8002dc4 <HAL_TIM_IC_CaptureCallback>
 8002ae0:	e005      	b.n	8002aee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ae2:	6878      	ldr	r0, [r7, #4]
 8002ae4:	f000 f965 	bl	8002db2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f000 f974 	bl	8002dd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	f003 0308 	and.w	r3, r3, #8
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d020      	beq.n	8002b40 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	f003 0308 	and.w	r3, r3, #8
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d01b      	beq.n	8002b40 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f06f 0208 	mvn.w	r2, #8
 8002b10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2204      	movs	r2, #4
 8002b16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	69db      	ldr	r3, [r3, #28]
 8002b1e:	f003 0303 	and.w	r3, r3, #3
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d003      	beq.n	8002b2e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f000 f94c 	bl	8002dc4 <HAL_TIM_IC_CaptureCallback>
 8002b2c:	e005      	b.n	8002b3a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f000 f93f 	bl	8002db2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f000 f94e 	bl	8002dd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	f003 0310 	and.w	r3, r3, #16
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d020      	beq.n	8002b8c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	f003 0310 	and.w	r3, r3, #16
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d01b      	beq.n	8002b8c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f06f 0210 	mvn.w	r2, #16
 8002b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2208      	movs	r2, #8
 8002b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	69db      	ldr	r3, [r3, #28]
 8002b6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d003      	beq.n	8002b7a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f000 f926 	bl	8002dc4 <HAL_TIM_IC_CaptureCallback>
 8002b78:	e005      	b.n	8002b86 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f000 f919 	bl	8002db2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f000 f928 	bl	8002dd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	f003 0301 	and.w	r3, r3, #1
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00c      	beq.n	8002bb0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f003 0301 	and.w	r3, r3, #1
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d007      	beq.n	8002bb0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f06f 0201 	mvn.w	r2, #1
 8002ba8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f7fe fd92 	bl	80016d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d00c      	beq.n	8002bd4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d007      	beq.n	8002bd4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002bcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 fa6f 	bl	80030b2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d00c      	beq.n	8002bf8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d007      	beq.n	8002bf8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 f8f8 	bl	8002de8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	f003 0320 	and.w	r3, r3, #32
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d00c      	beq.n	8002c1c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f003 0320 	and.w	r3, r3, #32
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d007      	beq.n	8002c1c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f06f 0220 	mvn.w	r2, #32
 8002c14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f000 fa42 	bl	80030a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c1c:	bf00      	nop
 8002c1e:	3710      	adds	r7, #16
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d101      	bne.n	8002c40 <HAL_TIM_ConfigClockSource+0x1c>
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	e0b4      	b.n	8002daa <HAL_TIM_ConfigClockSource+0x186>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2201      	movs	r2, #1
 8002c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2202      	movs	r2, #2
 8002c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002c5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	68ba      	ldr	r2, [r7, #8]
 8002c6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c78:	d03e      	beq.n	8002cf8 <HAL_TIM_ConfigClockSource+0xd4>
 8002c7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c7e:	f200 8087 	bhi.w	8002d90 <HAL_TIM_ConfigClockSource+0x16c>
 8002c82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c86:	f000 8086 	beq.w	8002d96 <HAL_TIM_ConfigClockSource+0x172>
 8002c8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c8e:	d87f      	bhi.n	8002d90 <HAL_TIM_ConfigClockSource+0x16c>
 8002c90:	2b70      	cmp	r3, #112	; 0x70
 8002c92:	d01a      	beq.n	8002cca <HAL_TIM_ConfigClockSource+0xa6>
 8002c94:	2b70      	cmp	r3, #112	; 0x70
 8002c96:	d87b      	bhi.n	8002d90 <HAL_TIM_ConfigClockSource+0x16c>
 8002c98:	2b60      	cmp	r3, #96	; 0x60
 8002c9a:	d050      	beq.n	8002d3e <HAL_TIM_ConfigClockSource+0x11a>
 8002c9c:	2b60      	cmp	r3, #96	; 0x60
 8002c9e:	d877      	bhi.n	8002d90 <HAL_TIM_ConfigClockSource+0x16c>
 8002ca0:	2b50      	cmp	r3, #80	; 0x50
 8002ca2:	d03c      	beq.n	8002d1e <HAL_TIM_ConfigClockSource+0xfa>
 8002ca4:	2b50      	cmp	r3, #80	; 0x50
 8002ca6:	d873      	bhi.n	8002d90 <HAL_TIM_ConfigClockSource+0x16c>
 8002ca8:	2b40      	cmp	r3, #64	; 0x40
 8002caa:	d058      	beq.n	8002d5e <HAL_TIM_ConfigClockSource+0x13a>
 8002cac:	2b40      	cmp	r3, #64	; 0x40
 8002cae:	d86f      	bhi.n	8002d90 <HAL_TIM_ConfigClockSource+0x16c>
 8002cb0:	2b30      	cmp	r3, #48	; 0x30
 8002cb2:	d064      	beq.n	8002d7e <HAL_TIM_ConfigClockSource+0x15a>
 8002cb4:	2b30      	cmp	r3, #48	; 0x30
 8002cb6:	d86b      	bhi.n	8002d90 <HAL_TIM_ConfigClockSource+0x16c>
 8002cb8:	2b20      	cmp	r3, #32
 8002cba:	d060      	beq.n	8002d7e <HAL_TIM_ConfigClockSource+0x15a>
 8002cbc:	2b20      	cmp	r3, #32
 8002cbe:	d867      	bhi.n	8002d90 <HAL_TIM_ConfigClockSource+0x16c>
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d05c      	beq.n	8002d7e <HAL_TIM_ConfigClockSource+0x15a>
 8002cc4:	2b10      	cmp	r3, #16
 8002cc6:	d05a      	beq.n	8002d7e <HAL_TIM_ConfigClockSource+0x15a>
 8002cc8:	e062      	b.n	8002d90 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6818      	ldr	r0, [r3, #0]
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	6899      	ldr	r1, [r3, #8]
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	685a      	ldr	r2, [r3, #4]
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	f000 f96a 	bl	8002fb2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002cec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	68ba      	ldr	r2, [r7, #8]
 8002cf4:	609a      	str	r2, [r3, #8]
      break;
 8002cf6:	e04f      	b.n	8002d98 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6818      	ldr	r0, [r3, #0]
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	6899      	ldr	r1, [r3, #8]
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	685a      	ldr	r2, [r3, #4]
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	f000 f953 	bl	8002fb2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	689a      	ldr	r2, [r3, #8]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d1a:	609a      	str	r2, [r3, #8]
      break;
 8002d1c:	e03c      	b.n	8002d98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6818      	ldr	r0, [r3, #0]
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	6859      	ldr	r1, [r3, #4]
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	f000 f8ca 	bl	8002ec4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2150      	movs	r1, #80	; 0x50
 8002d36:	4618      	mov	r0, r3
 8002d38:	f000 f921 	bl	8002f7e <TIM_ITRx_SetConfig>
      break;
 8002d3c:	e02c      	b.n	8002d98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6818      	ldr	r0, [r3, #0]
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	6859      	ldr	r1, [r3, #4]
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	68db      	ldr	r3, [r3, #12]
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	f000 f8e8 	bl	8002f20 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2160      	movs	r1, #96	; 0x60
 8002d56:	4618      	mov	r0, r3
 8002d58:	f000 f911 	bl	8002f7e <TIM_ITRx_SetConfig>
      break;
 8002d5c:	e01c      	b.n	8002d98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6818      	ldr	r0, [r3, #0]
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	6859      	ldr	r1, [r3, #4]
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	f000 f8aa 	bl	8002ec4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2140      	movs	r1, #64	; 0x40
 8002d76:	4618      	mov	r0, r3
 8002d78:	f000 f901 	bl	8002f7e <TIM_ITRx_SetConfig>
      break;
 8002d7c:	e00c      	b.n	8002d98 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4619      	mov	r1, r3
 8002d88:	4610      	mov	r0, r2
 8002d8a:	f000 f8f8 	bl	8002f7e <TIM_ITRx_SetConfig>
      break;
 8002d8e:	e003      	b.n	8002d98 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	73fb      	strb	r3, [r7, #15]
      break;
 8002d94:	e000      	b.n	8002d98 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002d96:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3710      	adds	r7, #16
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002db2:	b480      	push	{r7}
 8002db4:	b083      	sub	sp, #12
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002dba:	bf00      	nop
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bc80      	pop	{r7}
 8002dc2:	4770      	bx	lr

08002dc4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bc80      	pop	{r7}
 8002dd4:	4770      	bx	lr

08002dd6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002dd6:	b480      	push	{r7}
 8002dd8:	b083      	sub	sp, #12
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002dde:	bf00      	nop
 8002de0:	370c      	adds	r7, #12
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bc80      	pop	{r7}
 8002de6:	4770      	bx	lr

08002de8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bc80      	pop	{r7}
 8002df8:	4770      	bx	lr
	...

08002dfc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b085      	sub	sp, #20
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a2b      	ldr	r2, [pc, #172]	; (8002ebc <TIM_Base_SetConfig+0xc0>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d007      	beq.n	8002e24 <TIM_Base_SetConfig+0x28>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e1a:	d003      	beq.n	8002e24 <TIM_Base_SetConfig+0x28>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a28      	ldr	r2, [pc, #160]	; (8002ec0 <TIM_Base_SetConfig+0xc4>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d108      	bne.n	8002e36 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	68fa      	ldr	r2, [r7, #12]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a20      	ldr	r2, [pc, #128]	; (8002ebc <TIM_Base_SetConfig+0xc0>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d007      	beq.n	8002e4e <TIM_Base_SetConfig+0x52>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e44:	d003      	beq.n	8002e4e <TIM_Base_SetConfig+0x52>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a1d      	ldr	r2, [pc, #116]	; (8002ec0 <TIM_Base_SetConfig+0xc4>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d108      	bne.n	8002e60 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	68fa      	ldr	r2, [r7, #12]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	695b      	ldr	r3, [r3, #20]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	68fa      	ldr	r2, [r7, #12]
 8002e72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	689a      	ldr	r2, [r3, #8]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	4a0d      	ldr	r2, [pc, #52]	; (8002ebc <TIM_Base_SetConfig+0xc0>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d103      	bne.n	8002e94 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	691a      	ldr	r2, [r3, #16]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2201      	movs	r2, #1
 8002e98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	f003 0301 	and.w	r3, r3, #1
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d005      	beq.n	8002eb2 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	691b      	ldr	r3, [r3, #16]
 8002eaa:	f023 0201 	bic.w	r2, r3, #1
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	611a      	str	r2, [r3, #16]
  }
}
 8002eb2:	bf00      	nop
 8002eb4:	3714      	adds	r7, #20
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bc80      	pop	{r7}
 8002eba:	4770      	bx	lr
 8002ebc:	40012c00 	.word	0x40012c00
 8002ec0:	40000400 	.word	0x40000400

08002ec4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b087      	sub	sp, #28
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	60b9      	str	r1, [r7, #8]
 8002ece:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6a1b      	ldr	r3, [r3, #32]
 8002ed4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6a1b      	ldr	r3, [r3, #32]
 8002eda:	f023 0201 	bic.w	r2, r3, #1
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	699b      	ldr	r3, [r3, #24]
 8002ee6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002eee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	011b      	lsls	r3, r3, #4
 8002ef4:	693a      	ldr	r2, [r7, #16]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	f023 030a 	bic.w	r3, r3, #10
 8002f00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f02:	697a      	ldr	r2, [r7, #20]
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	693a      	ldr	r2, [r7, #16]
 8002f0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	697a      	ldr	r2, [r7, #20]
 8002f14:	621a      	str	r2, [r3, #32]
}
 8002f16:	bf00      	nop
 8002f18:	371c      	adds	r7, #28
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bc80      	pop	{r7}
 8002f1e:	4770      	bx	lr

08002f20 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b087      	sub	sp, #28
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	60b9      	str	r1, [r7, #8]
 8002f2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
 8002f30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6a1b      	ldr	r3, [r3, #32]
 8002f36:	f023 0210 	bic.w	r2, r3, #16
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	699b      	ldr	r3, [r3, #24]
 8002f42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002f4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	031b      	lsls	r3, r3, #12
 8002f50:	693a      	ldr	r2, [r7, #16]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002f5c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	011b      	lsls	r3, r3, #4
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	697a      	ldr	r2, [r7, #20]
 8002f72:	621a      	str	r2, [r3, #32]
}
 8002f74:	bf00      	nop
 8002f76:	371c      	adds	r7, #28
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bc80      	pop	{r7}
 8002f7c:	4770      	bx	lr

08002f7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f7e:	b480      	push	{r7}
 8002f80:	b085      	sub	sp, #20
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	6078      	str	r0, [r7, #4]
 8002f86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002f96:	683a      	ldr	r2, [r7, #0]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	f043 0307 	orr.w	r3, r3, #7
 8002fa0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	68fa      	ldr	r2, [r7, #12]
 8002fa6:	609a      	str	r2, [r3, #8]
}
 8002fa8:	bf00      	nop
 8002faa:	3714      	adds	r7, #20
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bc80      	pop	{r7}
 8002fb0:	4770      	bx	lr

08002fb2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fb2:	b480      	push	{r7}
 8002fb4:	b087      	sub	sp, #28
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	60f8      	str	r0, [r7, #12]
 8002fba:	60b9      	str	r1, [r7, #8]
 8002fbc:	607a      	str	r2, [r7, #4]
 8002fbe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002fcc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	021a      	lsls	r2, r3, #8
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	431a      	orrs	r2, r3
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	697a      	ldr	r2, [r7, #20]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	697a      	ldr	r2, [r7, #20]
 8002fe4:	609a      	str	r2, [r3, #8]
}
 8002fe6:	bf00      	nop
 8002fe8:	371c      	adds	r7, #28
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bc80      	pop	{r7}
 8002fee:	4770      	bx	lr

08002ff0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b085      	sub	sp, #20
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003000:	2b01      	cmp	r3, #1
 8003002:	d101      	bne.n	8003008 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003004:	2302      	movs	r3, #2
 8003006:	e041      	b.n	800308c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2201      	movs	r2, #1
 800300c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2202      	movs	r2, #2
 8003014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800302e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	68fa      	ldr	r2, [r7, #12]
 8003036:	4313      	orrs	r3, r2
 8003038:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	68fa      	ldr	r2, [r7, #12]
 8003040:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a14      	ldr	r2, [pc, #80]	; (8003098 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d009      	beq.n	8003060 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003054:	d004      	beq.n	8003060 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a10      	ldr	r2, [pc, #64]	; (800309c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d10c      	bne.n	800307a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003066:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	68ba      	ldr	r2, [r7, #8]
 800306e:	4313      	orrs	r3, r2
 8003070:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	68ba      	ldr	r2, [r7, #8]
 8003078:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2201      	movs	r2, #1
 800307e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800308a:	2300      	movs	r3, #0
}
 800308c:	4618      	mov	r0, r3
 800308e:	3714      	adds	r7, #20
 8003090:	46bd      	mov	sp, r7
 8003092:	bc80      	pop	{r7}
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	40012c00 	.word	0x40012c00
 800309c:	40000400 	.word	0x40000400

080030a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80030a8:	bf00      	nop
 80030aa:	370c      	adds	r7, #12
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bc80      	pop	{r7}
 80030b0:	4770      	bx	lr

080030b2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80030b2:	b480      	push	{r7}
 80030b4:	b083      	sub	sp, #12
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80030ba:	bf00      	nop
 80030bc:	370c      	adds	r7, #12
 80030be:	46bd      	mov	sp, r7
 80030c0:	bc80      	pop	{r7}
 80030c2:	4770      	bx	lr

080030c4 <__libc_init_array>:
 80030c4:	b570      	push	{r4, r5, r6, lr}
 80030c6:	2600      	movs	r6, #0
 80030c8:	4d0c      	ldr	r5, [pc, #48]	; (80030fc <__libc_init_array+0x38>)
 80030ca:	4c0d      	ldr	r4, [pc, #52]	; (8003100 <__libc_init_array+0x3c>)
 80030cc:	1b64      	subs	r4, r4, r5
 80030ce:	10a4      	asrs	r4, r4, #2
 80030d0:	42a6      	cmp	r6, r4
 80030d2:	d109      	bne.n	80030e8 <__libc_init_array+0x24>
 80030d4:	f000 f822 	bl	800311c <_init>
 80030d8:	2600      	movs	r6, #0
 80030da:	4d0a      	ldr	r5, [pc, #40]	; (8003104 <__libc_init_array+0x40>)
 80030dc:	4c0a      	ldr	r4, [pc, #40]	; (8003108 <__libc_init_array+0x44>)
 80030de:	1b64      	subs	r4, r4, r5
 80030e0:	10a4      	asrs	r4, r4, #2
 80030e2:	42a6      	cmp	r6, r4
 80030e4:	d105      	bne.n	80030f2 <__libc_init_array+0x2e>
 80030e6:	bd70      	pop	{r4, r5, r6, pc}
 80030e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80030ec:	4798      	blx	r3
 80030ee:	3601      	adds	r6, #1
 80030f0:	e7ee      	b.n	80030d0 <__libc_init_array+0xc>
 80030f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80030f6:	4798      	blx	r3
 80030f8:	3601      	adds	r6, #1
 80030fa:	e7f2      	b.n	80030e2 <__libc_init_array+0x1e>
 80030fc:	08003164 	.word	0x08003164
 8003100:	08003164 	.word	0x08003164
 8003104:	08003164 	.word	0x08003164
 8003108:	08003168 	.word	0x08003168

0800310c <memset>:
 800310c:	4603      	mov	r3, r0
 800310e:	4402      	add	r2, r0
 8003110:	4293      	cmp	r3, r2
 8003112:	d100      	bne.n	8003116 <memset+0xa>
 8003114:	4770      	bx	lr
 8003116:	f803 1b01 	strb.w	r1, [r3], #1
 800311a:	e7f9      	b.n	8003110 <memset+0x4>

0800311c <_init>:
 800311c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800311e:	bf00      	nop
 8003120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003122:	bc08      	pop	{r3}
 8003124:	469e      	mov	lr, r3
 8003126:	4770      	bx	lr

08003128 <_fini>:
 8003128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800312a:	bf00      	nop
 800312c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800312e:	bc08      	pop	{r3}
 8003130:	469e      	mov	lr, r3
 8003132:	4770      	bx	lr
