/* Generated by Yosys 0.18+10 (git sha1 d33a229cd, gcc 11.2.0 -fPIC -Os) */

module and2(a, b, c, clk, reset);
  input a;
  input b;
  output c;
  input clk;
  input reset;
  (* keep = 32'h00000001 *)
  wire _0_;
  (* keep = 32'h00000001 *)
  wire _1_;
  (* keep = 32'h00000001 *)
  wire _2_;
  wire _3_;
  (* src = "/nfs_project/castor/DV/Hamza/RS/Jira_Testcase/CASTORIP-160/and2.v:14" *)
  (* src = "/nfs_project/castor/DV/Hamza/RS/Jira_Testcase/CASTORIP-160/and2.v:14" *)
  wire a;
  (* src = "/nfs_project/castor/DV/Hamza/RS/Jira_Testcase/CASTORIP-160/and2.v:15" *)
  (* src = "/nfs_project/castor/DV/Hamza/RS/Jira_Testcase/CASTORIP-160/and2.v:15" *)
  wire b;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_project/castor/DV/Hamza/RS/Jira_Testcase/CASTORIP-160/and2.v:18" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_project/castor/DV/Hamza/RS/Jira_Testcase/CASTORIP-160/and2.v:18" *)
  wire c;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_project/castor/DV/Hamza/RS/Jira_Testcase/CASTORIP-160/and2.v:16" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_project/castor/DV/Hamza/RS/Jira_Testcase/CASTORIP-160/and2.v:16" *)
  wire clk;
  (* src = "/nfs_project/castor/DV/Hamza/RS/Jira_Testcase/CASTORIP-160/and2.v:17" *)
  (* src = "/nfs_project/castor/DV/Hamza/RS/Jira_Testcase/CASTORIP-160/and2.v:17" *)
  wire reset;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/02_17_2023_10_33_43/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:40.10-40.56" *)
  dffr _4_ (
    .C(clk),
    .D(_3_),
    .Q(c),
    .R(reset)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) _5_ (
    .A({ b, a }),
    .Y(_3_)
  );
  assign _0_ = c;
  assign _1_ = c;
  assign _2_ = c;
endmodule
