// Seed: 3165904015
module module_0;
  always disable id_1;
  id_2(
      .id_0(1), .id_1(~1'd0), .id_2(1'b0), .id_3(0)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = id_2;
  id_5(
      .id_0(1),
      .id_1(1 ^ id_3),
      .id_2(id_2),
      .id_3(1'b0),
      .id_4(id_6[1]),
      .id_5(1),
      .id_6(1),
      .id_7(1)
  );
  assign id_1 = id_2;
  module_0();
endmodule
