# Rahul Bhatia - Professional Resume

[![Live Resume](https://img.shields.io/badge/Live-Resume-2c5aa0?style=for-the-badge)](https://rahul1990bhatia.github.io/resume/)
[![LinkedIn](https://img.shields.io/badge/LinkedIn-Connect-0077B5?style=for-the-badge&logo=linkedin)](https://linkedin.com/in/rahulbhatia1990)
[![GitHub](https://img.shields.io/badge/GitHub-Follow-181717?style=for-the-badge&logo=github)](https://github.com/rahul1991bhatia)

## ğŸ‘‹ About Me

Principal Verification Architect with **12+ years of experience** in SoC verification, UVM architecture, and EDA automation. Currently based in Cambridge, UK.

**Specializations:**
- ğŸ”§ Large-scale SoC verification and architecture
- ğŸ¯ UVM RAL and specification-driven verification
- ğŸš€ Verification automation and CI/CD
- ğŸ¤– AI-augmented engineering workflows
- ğŸ’¡ IP-XACT standards and technical governance

## ğŸŒ View My Resume

**[ğŸ‘‰ View Interactive Resume](https://rahul1990bhatia.github.io/resume/)**

The resume is fully responsive and can be downloaded as PDF directly from the website.

## ğŸ“Š Key Achievements

- âœ… **50% reduction** in verification turnaround time across multiple silicon programs
- âœ… **20-30 person-weeks saved** per team per design through automation
- âœ… Scaled UVM RAL environments to **1000+ register nodes**
- âœ… Led **Arm-wide IP-XACT migration** impacting 50+ IP teams
- âœ… **90% reduction** in IP-XACT specification issues (Arm Quality Award)

## ğŸ› ï¸ Technical Stack

**Verification:** SystemVerilog â€¢ UVM â€¢ UVM RAL â€¢ Coverage-Driven Verification  
**Hardware:** ARM CPUs â€¢ AMBA Interconnects â€¢ Power-Aware Verification (UPF)  
**Software:** Python 3.11+ â€¢ C â€¢ JSON/YAML â€¢ Flask  
**Tools:** Gerrit â€¢ Jenkins â€¢ CloudBees â€¢ IP-XACT  
**Standards:** IEEE 1801 (UPF) â€¢ IP-XACT (IEEE Accellera)

## ğŸ’¼ Professional Experience

### ğŸ¢ Arm (2021 - Present)
**Principal Verification Architect** | Cambridge, UK
- Architected specification-driven verification infrastructure
- Led organization-wide IP-XACT standardization initiatives
- Active contributor to IEEE Accellera working groups

### ğŸ¢ Qualcomm (2019 - 2021)
**Senior SoC Verification Engineer** | India
- Verified flagship Snapdragon mobile and wearable SoCs
- Owned full SoC bring-up and post-silicon validation
- Built unified coverage aggregation system

### ğŸ¢ Cadence Design Systems (2014 - 2019)
**Lead Verification Engineer** | India
- Developed low-power verification solutions
- Supported automotive functional safety (ISO 26262)
- Delivered customer training and technical leadership

## ğŸ“ Education

- **M.Tech in VLSI Design** â€” CDAC India (CGPA: 8.1)
- **B.Tech in Electronics & Communication** â€” GGSIPU India (CGPA: 8.4)

## ğŸ† Awards

- ğŸ¥‡ **Arm Quality Award** â€” 90% reduction in IP-XACT issues
- ğŸ¥ˆ **Qualcomm Best Solution Award** â€” Automated Coverage Collection
- ğŸ¥‰ **Cadence Best Poster Award** â€” Safe IP Verification

## ğŸ“« Get In Touch

- ğŸ“§ Email: [rahul1990bhatia@gmail.com](mailto:rahul1990bhatia@gmail.com)
- ğŸ’¼ LinkedIn: [linkedin.com/in/rahulbhatia1990](https://linkedin.com/in/rahulbhatia1990)
- ğŸ™ GitHub: [github.com/rahul1990bhatia](https://github.com/rahul1990bhatia)
- âœï¸ Blog: [medium.com/@rahul1990bhatia](https://medium.com/@rahul1990bhatia)
- ğŸ“ Location: Cambridge, UK
- ğŸ“ Phone: +44 7717 093534

## ğŸ“ License

This resume is maintained by Rahul Bhatia. Feel free to use the template structure for your own resume.

---

â­ **Last Updated:** January 2026

*Built with HTML/CSS â€¢ Hosted on GitHub Pages â€¢ Optimized for ATS and Mobile*