// Seed: 385940088
module module_0 ();
endmodule
module module_1;
  logic [1 'd0 : -1] id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_3 #(
    parameter id_2 = 32'd83
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  module_0 modCall_1 ();
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire _id_2;
  output wire id_1;
  integer [id_2 : -1] id_8;
  ;
endmodule
