Analysis & Synthesis report for display
Sun Dec 01 16:05:45 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |display|ctrlpath:m1|current_state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_a5m1:auto_generated
 16. Source assignments for datapath:m0|image_ram:m0|altsyncram:altsyncram_component|altsyncram_uqo1:auto_generated
 17. Source assignments for datapath:m0|mu_ram:m1|altsyncram:altsyncram_component|altsyncram_bap1:auto_generated
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 24. Parameter Settings for User Entity Instance: datapath:m0|image_ram:m0|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: datapath:m0|mu_ram:m1|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: datapath:m0|image_process:m2|bright_add:g1
 27. Parameter Settings for User Entity Instance: datapath:m0|image_process:m2|darken:g2
 28. Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div0
 29. Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div1
 30. Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div2
 31. Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div1
 32. Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div0
 33. Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div2
 34. altsyncram Parameter Settings by Entity Instance
 35. altpll Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "datapath:m0|mu_ram:m1"
 37. Port Connectivity Checks: "datapath:m0|image_ram:m0"
 38. Port Connectivity Checks: "datapath:m0|address_adaptor:a0"
 39. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 01 16:05:45 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; display                                     ;
; Top-level Entity Name           ; display                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 295                                         ;
; Total pins                      ; 44                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,501,400                                   ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; display            ; display            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                     ; Library ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; VGA_modules/vga_pll.v                ; yes             ; User Wizard-Generated File   ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_pll.v                ;         ;
; VGA_modules/vga_controller.v         ; yes             ; User Verilog HDL File        ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_controller.v         ;         ;
; VGA_modules/vga_address_translator.v ; yes             ; User Verilog HDL File        ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_address_translator.v ;         ;
; VGA_modules/vga_adapter.v            ; yes             ; User Verilog HDL File        ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_adapter.v            ;         ;
; RAM_modules/mu_ram.v                 ; yes             ; User Wizard-Generated File   ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/mu_ram.v                 ;         ;
; RAM_modules/image_ram.v              ; yes             ; User Wizard-Generated File   ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/image_ram.v              ;         ;
; registers.v                          ; yes             ; User Verilog HDL File        ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/registers.v                          ;         ;
; image_process.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v                      ;         ;
; display.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v                            ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; aglobal181.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                            ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_a5m1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_a5m1.tdf               ;         ;
; db/decode_nma.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/decode_nma.tdf                    ;         ;
; db/decode_g2a.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/decode_g2a.tdf                    ;         ;
; db/mux_lib.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/mux_lib.tdf                       ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                           ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                         ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                         ;         ;
; db/altpll_80u.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altpll_80u.tdf                    ;         ;
; db/altsyncram_uqo1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_uqo1.tdf               ;         ;
; db/decode_7la.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/decode_7la.tdf                    ;         ;
; db/decode_01a.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/decode_01a.tdf                    ;         ;
; db/mux_5hb.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/mux_5hb.tdf                       ;         ;
; db/altsyncram_bap1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_bap1.tdf               ;         ;
; db/mux_ofb.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/mux_ofb.tdf                       ;         ;
; lpm_divide.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                            ;         ;
; abs_divider.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                           ;         ;
; sign_div_unsign.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                       ;         ;
; db/lpm_divide_ibm.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/lpm_divide_ibm.tdf                ;         ;
; db/sign_div_unsign_olh.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/sign_div_unsign_olh.tdf           ;         ;
; db/alt_u_div_mve.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/alt_u_div_mve.tdf                 ;         ;
; db/lpm_divide_3dm.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/lpm_divide_3dm.tdf                ;         ;
; db/sign_div_unsign_9nh.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/sign_div_unsign_9nh.tdf           ;         ;
; db/alt_u_div_o2f.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/alt_u_div_o2f.tdf                 ;         ;
; db/lpm_divide_2dm.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/lpm_divide_2dm.tdf                ;         ;
; db/sign_div_unsign_8nh.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/sign_div_unsign_8nh.tdf           ;         ;
; db/alt_u_div_m2f.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/alt_u_div_m2f.tdf                 ;         ;
; db/lpm_divide_0dm.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/lpm_divide_0dm.tdf                ;         ;
; db/sign_div_unsign_6nh.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/sign_div_unsign_6nh.tdf           ;         ;
; db/alt_u_div_i2f.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/alt_u_div_i2f.tdf                 ;         ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1105           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1984           ;
;     -- 7 input functions                    ; 4              ;
;     -- 6 input functions                    ; 199            ;
;     -- 5 input functions                    ; 107            ;
;     -- 4 input functions                    ; 236            ;
;     -- <=3 input functions                  ; 1438           ;
;                                             ;                ;
; Dedicated logic registers                   ; 295            ;
;                                             ;                ;
; I/O pins                                    ; 44             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2501400        ;
;                                             ;                ;
; Total DSP Blocks                            ; 3              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 601            ;
; Total fan-out                               ; 16625          ;
; Average fan-out                             ; 6.13           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                 ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |display                                                ; 1984 (1)            ; 295 (0)                   ; 2501400           ; 3          ; 44   ; 0            ; |display                                                                                                                                            ; display                ; work         ;
;    |ctrlpath:m1|                                        ; 27 (27)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |display|ctrlpath:m1                                                                                                                                ; ctrlpath               ; work         ;
;    |datapath:m0|                                        ; 1779 (72)           ; 237 (19)                  ; 658200            ; 3          ; 0    ; 0            ; |display|datapath:m0                                                                                                                                ; datapath               ; work         ;
;       |address_adaptor:a0|                              ; 166 (166)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|address_adaptor:a0                                                                                                             ; address_adaptor        ; work         ;
;       |image_process:m2|                                ; 1529 (136)          ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |display|datapath:m0|image_process:m2                                                                                                               ; image_process          ; work         ;
;          |box_blur:g3|                                  ; 459 (135)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|box_blur:g3                                                                                                   ; box_blur               ; work         ;
;             |lpm_divide:Div0|                           ; 108 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div0                                                                                   ; lpm_divide             ; work         ;
;                |lpm_divide_ibm:auto_generated|          ; 108 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div0|lpm_divide_ibm:auto_generated                                                     ; lpm_divide_ibm         ; work         ;
;                   |sign_div_unsign_olh:divider|         ; 108 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                         ; sign_div_unsign_olh    ; work         ;
;                      |alt_u_div_mve:divider|            ; 108 (108)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider   ; alt_u_div_mve          ; work         ;
;             |lpm_divide:Div1|                           ; 108 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div1                                                                                   ; lpm_divide             ; work         ;
;                |lpm_divide_ibm:auto_generated|          ; 108 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div1|lpm_divide_ibm:auto_generated                                                     ; lpm_divide_ibm         ; work         ;
;                   |sign_div_unsign_olh:divider|         ; 108 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                         ; sign_div_unsign_olh    ; work         ;
;                      |alt_u_div_mve:divider|            ; 108 (108)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider   ; alt_u_div_mve          ; work         ;
;             |lpm_divide:Div2|                           ; 108 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div2                                                                                   ; lpm_divide             ; work         ;
;                |lpm_divide_ibm:auto_generated|          ; 108 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div2|lpm_divide_ibm:auto_generated                                                     ; lpm_divide_ibm         ; work         ;
;                   |sign_div_unsign_olh:divider|         ; 108 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                         ; sign_div_unsign_olh    ; work         ;
;                      |alt_u_div_mve:divider|            ; 108 (108)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div2|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider   ; alt_u_div_mve          ; work         ;
;          |bright_add:g1|                                ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|bright_add:g1                                                                                                 ; bright_add             ; work         ;
;          |darken:g2|                                    ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|darken:g2                                                                                                     ; darken                 ; work         ;
;          |edge_detection:g5|                            ; 144 (144)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|edge_detection:g5                                                                                             ; edge_detection         ; work         ;
;          |emboss:g6|                                    ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|emboss:g6                                                                                                     ; emboss                 ; work         ;
;          |gaussian_blur:g4|                             ; 138 (138)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|gaussian_blur:g4                                                                                              ; gaussian_blur          ; work         ;
;          |grey_scale:g0|                                ; 558 (14)            ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|grey_scale:g0                                                                                                 ; grey_scale             ; work         ;
;             |lpm_divide:Div0|                           ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div0                                                                                 ; lpm_divide             ; work         ;
;                |lpm_divide_2dm:auto_generated|          ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div0|lpm_divide_2dm:auto_generated                                                   ; lpm_divide_2dm         ; work         ;
;                   |sign_div_unsign_8nh:divider|         ; 190 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider                       ; sign_div_unsign_8nh    ; work         ;
;                      |alt_u_div_m2f:divider|            ; 190 (190)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider ; alt_u_div_m2f          ; work         ;
;             |lpm_divide:Div1|                           ; 216 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div1                                                                                 ; lpm_divide             ; work         ;
;                |lpm_divide_3dm:auto_generated|          ; 216 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div1|lpm_divide_3dm:auto_generated                                                   ; lpm_divide_3dm         ; work         ;
;                   |sign_div_unsign_9nh:divider|         ; 216 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh    ; work         ;
;                      |alt_u_div_o2f:divider|            ; 216 (216)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f          ; work         ;
;             |lpm_divide:Div2|                           ; 138 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div2                                                                                 ; lpm_divide             ; work         ;
;                |lpm_divide_0dm:auto_generated|          ; 138 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div2|lpm_divide_0dm:auto_generated                                                   ; lpm_divide_0dm         ; work         ;
;                   |sign_div_unsign_6nh:divider|         ; 138 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div2|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider                       ; sign_div_unsign_6nh    ; work         ;
;                      |alt_u_div_i2f:divider|            ; 138 (138)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div2|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider ; alt_u_div_i2f          ; work         ;
;       |image_ram:m0|                                    ; 0 (0)               ; 0 (0)                     ; 480000            ; 0          ; 0    ; 0            ; |display|datapath:m0|image_ram:m0                                                                                                                   ; image_ram              ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 480000            ; 0          ; 0    ; 0            ; |display|datapath:m0|image_ram:m0|altsyncram:altsyncram_component                                                                                   ; altsyncram             ; work         ;
;             |altsyncram_uqo1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 480000            ; 0          ; 0    ; 0            ; |display|datapath:m0|image_ram:m0|altsyncram:altsyncram_component|altsyncram_uqo1:auto_generated                                                    ; altsyncram_uqo1        ; work         ;
;       |mu_ram:m1|                                       ; 3 (0)               ; 2 (0)                     ; 178200            ; 0          ; 0    ; 0            ; |display|datapath:m0|mu_ram:m1                                                                                                                      ; mu_ram                 ; work         ;
;          |altsyncram:altsyncram_component|              ; 3 (0)               ; 2 (0)                     ; 178200            ; 0          ; 0    ; 0            ; |display|datapath:m0|mu_ram:m1|altsyncram:altsyncram_component                                                                                      ; altsyncram             ; work         ;
;             |altsyncram_bap1:auto_generated|            ; 3 (0)               ; 2 (2)                     ; 178200            ; 0          ; 0    ; 0            ; |display|datapath:m0|mu_ram:m1|altsyncram:altsyncram_component|altsyncram_bap1:auto_generated                                                       ; altsyncram_bap1        ; work         ;
;                |decode_01a:rden_decode|                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|mu_ram:m1|altsyncram:altsyncram_component|altsyncram_bap1:auto_generated|decode_01a:rden_decode                                ; decode_01a             ; work         ;
;       |pixel_register:r0|                               ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|pixel_register:r0                                                                                                              ; pixel_register         ; work         ;
;       |pixel_register:r1|                               ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|pixel_register:r1                                                                                                              ; pixel_register         ; work         ;
;       |pixel_register:r2|                               ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|pixel_register:r2                                                                                                              ; pixel_register         ; work         ;
;       |pixel_register:r3|                               ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|pixel_register:r3                                                                                                              ; pixel_register         ; work         ;
;       |pixel_register:r4|                               ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|pixel_register:r4                                                                                                              ; pixel_register         ; work         ;
;       |pixel_register:r5|                               ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|pixel_register:r5                                                                                                              ; pixel_register         ; work         ;
;       |pixel_register:r6|                               ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|pixel_register:r6                                                                                                              ; pixel_register         ; work         ;
;       |pixel_register:r7|                               ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|pixel_register:r7                                                                                                              ; pixel_register         ; work         ;
;       |pixel_register:r8|                               ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |display|datapath:m0|pixel_register:r8                                                                                                              ; pixel_register         ; work         ;
;    |vga_adapter:VGA|                                    ; 177 (3)             ; 34 (0)                    ; 1843200           ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA                                                                                                                            ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 120 (0)             ; 8 (0)                     ; 1843200           ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                     ; altsyncram             ; work         ;
;          |altsyncram_a5m1:auto_generated|               ; 120 (0)             ; 8 (8)                     ; 1843200           ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_a5m1:auto_generated                                                                      ; altsyncram_a5m1        ; work         ;
;             |decode_g2a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_a5m1:auto_generated|decode_g2a:rden_decode_b                                             ; decode_g2a             ; work         ;
;             |decode_nma:decode2|                        ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_a5m1:auto_generated|decode_nma:decode2                                                   ; decode_nma             ; work         ;
;             |mux_lib:mux3|                              ; 96 (96)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_a5m1:auto_generated|mux_lib:mux3                                                         ; mux_lib                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                               ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|vga_controller:controller                                                                                                  ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                     ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|vga_pll:mypll                                                                                                              ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                      ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |display|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                            ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; datapath:m0|image_ram:m0|altsyncram:altsyncram_component|altsyncram_uqo1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 20000        ; 24           ; --           ; --           ; 480000  ; None ;
; datapath:m0|mu_ram:m1|altsyncram:altsyncram_component|altsyncram_bap1:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port      ; 19800        ; 9            ; --           ; --           ; 178200  ; None ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_a5m1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 76800        ; 24           ; 76800        ; 24           ; 1843200 ; None ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 2           ;
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |display|ctrlpath:m1|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+-----------------------------+------------------------+---------------------------+------------------------+-------------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+---------------------+--------------------------+----------------------+
; Name                        ; current_state.S_WAIT_STABLE ; current_state.S_INCR_Y ; current_state.S_RESET_SIG ; current_state.S_INCR_X ; current_state.S_DISPLAY ; current_state.S_WAIT_C8 ; current_state.S_LD8 ; current_state.S_WAIT_C7 ; current_state.S_LD7 ; current_state.S_WAIT_C6 ; current_state.S_LD6 ; current_state.S_WAIT_C5 ; current_state.S_LD5 ; current_state.S_WAIT_C4 ; current_state.S_LD4 ; current_state.S_WAIT_C3 ; current_state.S_LD3 ; current_state.S_WAIT_C2 ; current_state.S_LD2 ; current_state.S_WAIT_C1 ; current_state.S_LD1 ; current_state.S_LD0 ; current_state.S_WAIT_KEY ; current_state.S_IDLE ;
+-----------------------------+-----------------------------+------------------------+---------------------------+------------------------+-------------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+---------------------+--------------------------+----------------------+
; current_state.S_IDLE        ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 0                    ;
; current_state.S_WAIT_KEY    ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 1                        ; 1                    ;
; current_state.S_LD0         ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 1                   ; 0                        ; 1                    ;
; current_state.S_LD1         ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 1                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_WAIT_C1     ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 1                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_LD2         ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 1                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_WAIT_C2     ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 1                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_LD3         ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 1                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_WAIT_C3     ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 1                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_LD4         ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 1                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_WAIT_C4     ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 1                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_LD5         ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 1                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_WAIT_C5     ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 1                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_LD6         ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 1                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_WAIT_C6     ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 1                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_LD7         ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 1                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_WAIT_C7     ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 1                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_LD8         ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 1                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_WAIT_C8     ; 0                           ; 0                      ; 0                         ; 0                      ; 0                       ; 1                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_DISPLAY     ; 0                           ; 0                      ; 0                         ; 0                      ; 1                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_INCR_X      ; 0                           ; 0                      ; 0                         ; 1                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_RESET_SIG   ; 0                           ; 0                      ; 1                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_INCR_Y      ; 0                           ; 1                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
; current_state.S_WAIT_STABLE ; 1                           ; 0                      ; 0                         ; 0                      ; 0                       ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                       ; 0                   ; 0                   ; 0                        ; 1                    ;
+-----------------------------+-----------------------------+------------------------+---------------------------+------------------------+-------------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+-------------------------+---------------------+---------------------+--------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                               ;
+-----------------------------------------------------+------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------+------------------------+
; datapath:m0|image_process:m2|colour_out[16]         ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[17]         ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[18]         ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[19]         ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[20]         ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[21]         ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[22]         ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[23]         ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[8]          ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[9]          ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[10]         ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[11]         ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[12]         ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[13]         ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[14]         ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[15]         ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[0]          ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[1]          ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[2]          ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[3]          ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[4]          ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[5]          ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[6]          ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; datapath:m0|image_process:m2|colour_out[7]          ; datapath:m0|image_process:m2|Mux24 ; yes                    ;
; Number of user-specified and inferred latches = 24  ;                                    ;                        ;
+-----------------------------------------------------+------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                            ; Reason for Removal                                                                                                ;
+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; datapath:m0|image_ram:m0|altsyncram:altsyncram_component|altsyncram_uqo1:auto_generated|address_reg_a[1] ; Merged with datapath:m0|mu_ram:m1|altsyncram:altsyncram_component|altsyncram_bap1:auto_generated|address_reg_a[1] ;
; datapath:m0|image_ram:m0|altsyncram:altsyncram_component|altsyncram_uqo1:auto_generated|address_reg_a[0] ; Merged with datapath:m0|mu_ram:m1|altsyncram:altsyncram_component|altsyncram_bap1:auto_generated|address_reg_a[0] ;
; ctrlpath:m1|current_state~2                                                                              ; Lost fanout                                                                                                       ;
; ctrlpath:m1|current_state~3                                                                              ; Lost fanout                                                                                                       ;
; ctrlpath:m1|current_state~4                                                                              ; Lost fanout                                                                                                       ;
; ctrlpath:m1|current_state~5                                                                              ; Lost fanout                                                                                                       ;
; ctrlpath:m1|current_state~6                                                                              ; Lost fanout                                                                                                       ;
; ctrlpath:m1|current_state~7                                                                              ; Lost fanout                                                                                                       ;
; Total Number of Removed Registers = 8                                                                    ;                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 295   ;
; Number of registers using Synchronous Clear  ; 254   ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 234   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |display|datapath:m0|pixel_register:r0|colour_o[9]                                                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |display|datapath:m0|pixel_register:r1|colour_o[10]                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |display|datapath:m0|pixel_register:r2|colour_o[10]                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |display|datapath:m0|pixel_register:r3|colour_o[11]                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |display|datapath:m0|pixel_register:r4|colour_o[22]                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |display|datapath:m0|pixel_register:r5|colour_o[7]                                                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |display|datapath:m0|pixel_register:r6|colour_o[20]                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |display|datapath:m0|pixel_register:r7|colour_o[8]                                                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |display|datapath:m0|pixel_register:r8|colour_o[6]                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |display|vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |display|datapath:m0|x[2]                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |display|datapath:m0|y[7]                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |display|datapath:m0|image_process:m2|edge_detection:g5|Add14                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |display|datapath:m0|image_process:m2|edge_detection:g5|Add14                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |display|datapath:m0|reg_colour[15]                                                                               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |display|datapath:m0|reg_colour[7]                                                                                ;
; 16:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; No         ; |display|datapath:m0|address_adaptor:a0|Mux14                                                                     ;
; 16:1               ; 10 bits   ; 100 LEs       ; 60 LEs               ; 40 LEs                 ; No         ; |display|datapath:m0|address_adaptor:a0|Mux5                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |display|datapath:m0|image_process:m2|Mux17                                                                       ;
; 9:1                ; 24 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |display|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_a5m1:auto_generated|mux_lib:mux3|l4_w15_n0_mux_dataout ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |display|datapath:m0|image_process:m2|Mux1                                                                        ;
; 14:1               ; 7 bits    ; 63 LEs        ; 56 LEs               ; 7 LEs                  ; No         ; |display|datapath:m0|image_process:m2|Mux23                                                                       ;
; 14:1               ; 7 bits    ; 63 LEs        ; 56 LEs               ; 7 LEs                  ; No         ; |display|datapath:m0|image_process:m2|Mux12                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_a5m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:m0|image_ram:m0|altsyncram:altsyncram_component|altsyncram_uqo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:m0|mu_ram:m1|altsyncram:altsyncram_component|altsyncram_bap1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+---------+--------------------------+
; Parameter Name          ; Value   ; Type                     ;
+-------------------------+---------+--------------------------+
; BITS_PER_COLOUR_CHANNEL ; 8       ; Signed Integer           ;
; MONOCHROME              ; FALSE   ; String                   ;
; RESOLUTION              ; 320x240 ; String                   ;
; BACKGROUND_IMAGE        ; sum.mif ; String                   ;
+-------------------------+---------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 24                   ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 24                   ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; sum.mif              ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_a5m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 8          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:m0|image_ram:m0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 24                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 20000                ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; 160x120_8bit.mif     ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_uqo1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:m0|mu_ram:m1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                ;
; WIDTH_A                            ; 9                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 19800                ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; interface_3bit.mif   ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_bap1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:m0|image_process:m2|bright_add:g1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; black          ; 0     ; Signed Integer                                                 ;
; white          ; 255   ; Signed Integer                                                 ;
; threshold      ; 126   ; Signed Integer                                                 ;
; value1         ; 50    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:m0|image_process:m2|darken:g2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; black          ; 0     ; Signed Integer                                             ;
; white          ; 255   ; Signed Integer                                             ;
; threshold      ; 126   ; Signed Integer                                             ;
; value1         ; 50    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                                                           ;
; LPM_WIDTHD             ; 10             ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                                           ;
; LPM_WIDTHD             ; 10             ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_2dm ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                                           ;
; LPM_WIDTHD             ; 10             ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 3                                                        ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 24                                                       ;
;     -- NUMWORDS_A                         ; 76800                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 24                                                       ;
;     -- NUMWORDS_B                         ; 76800                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; datapath:m0|image_ram:m0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 24                                                       ;
;     -- NUMWORDS_A                         ; 20000                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; datapath:m0|mu_ram:m1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 9                                                        ;
;     -- NUMWORDS_A                         ; 19800                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:m0|mu_ram:m1"                                                                                                                                                                   ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address    ; Input  ; Warning  ; Input port expression (17 bits) is wider than the input port (15 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data       ; Input  ; Warning  ; Input port expression (24 bits) is wider than the input port (9 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[8..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q          ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (24 bits) it drives.  The 15 most-significant bit(s) in the port expression will be connected to GND.            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:m0|image_ram:m0"                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (15 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:m0|address_adaptor:a0"                                                                ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; address[16..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 295                         ;
;     CLR SCLR          ; 10                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 224                         ;
;     SCLR              ; 3                           ;
;     SCLR SLD          ; 7                           ;
;     SLD               ; 2                           ;
;     plain             ; 39                          ;
; arriav_lcell_comb     ; 1985                        ;
;     arith             ; 697                         ;
;         0 data inputs ; 86                          ;
;         1 data inputs ; 273                         ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 150                         ;
;         4 data inputs ; 123                         ;
;         5 data inputs ; 9                           ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 820                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 297                         ;
;         3 data inputs ; 114                         ;
;         4 data inputs ; 109                         ;
;         5 data inputs ; 98                          ;
;         6 data inputs ; 199                         ;
;     shared            ; 464                         ;
;         0 data inputs ; 63                          ;
;         1 data inputs ; 73                          ;
;         2 data inputs ; 92                          ;
;         3 data inputs ; 232                         ;
;         4 data inputs ; 4                           ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 44                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 339                         ;
;                       ;                             ;
; Max LUT depth         ; 28.50                       ;
; Average LUT depth     ; 14.78                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Dec 01 16:05:18 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off display -c display
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_modules/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_modules/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_modules/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_modules/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file ram_modules/mu_ram.v
    Info (12023): Found entity 1: mu_ram File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/mu_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram_modules/image2_ram.v
    Info (12023): Found entity 1: image2_ram File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/image2_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram_modules/image_ram.v
    Info (12023): Found entity 1: image_ram File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/image_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file registers.v
    Info (12023): Found entity 1: pixel_register File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/registers.v Line: 2
Info (12021): Found 8 design units, including 8 entities, in source file image_process.v
    Info (12023): Found entity 1: image_process File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 3
    Info (12023): Found entity 2: grey_scale File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 112
    Info (12023): Found entity 3: bright_add File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 132
    Info (12023): Found entity 4: darken File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 190
    Info (12023): Found entity 5: box_blur File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 248
    Info (12023): Found entity 6: gaussian_blur File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 308
    Info (12023): Found entity 7: edge_detection File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 380
    Info (12023): Found entity 8: emboss File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 461
Info (12021): Found 4 design units, including 4 entities, in source file display.v
    Info (12023): Found entity 1: display File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 1
    Info (12023): Found entity 2: datapath File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 133
    Info (12023): Found entity 3: address_adaptor File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 258
    Info (12023): Found entity 4: ctrlpath File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 293
Info (12127): Elaborating entity "display" for the top level hierarchy
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 53
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "sum.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a5m1.tdf
    Info (12023): Found entity 1: altsyncram_a5m1 File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_a5m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_a5m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_a5m1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_a5m1:auto_generated|decode_nma:decode2" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_a5m1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_a5m1:auto_generated|decode_g2a:rden_decode_b" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_a5m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lib.tdf
    Info (12023): Found entity 1: mux_lib File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/mux_lib.tdf Line: 22
Info (12128): Elaborating entity "mux_lib" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_a5m1:auto_generated|mux_lib:mux3" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_a5m1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_adapter.v Line: 262
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:m0" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 94
Warning (10230): Verilog HDL assignment warning at display.v(245): truncated value with size 32 to match size of target (9) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 245
Warning (10230): Verilog HDL assignment warning at display.v(246): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 246
Info (12128): Elaborating entity "address_adaptor" for hierarchy "datapath:m0|address_adaptor:a0" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 202
Warning (10230): Verilog HDL assignment warning at display.v(265): truncated value with size 32 to match size of target (17) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 265
Warning (10230): Verilog HDL assignment warning at display.v(266): truncated value with size 32 to match size of target (17) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 266
Warning (10230): Verilog HDL assignment warning at display.v(267): truncated value with size 32 to match size of target (17) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 267
Warning (10230): Verilog HDL assignment warning at display.v(268): truncated value with size 32 to match size of target (17) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 268
Warning (10230): Verilog HDL assignment warning at display.v(269): truncated value with size 32 to match size of target (17) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 269
Warning (10230): Verilog HDL assignment warning at display.v(270): truncated value with size 32 to match size of target (17) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 270
Warning (10230): Verilog HDL assignment warning at display.v(271): truncated value with size 32 to match size of target (17) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 271
Warning (10230): Verilog HDL assignment warning at display.v(272): truncated value with size 32 to match size of target (17) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 272
Warning (10230): Verilog HDL assignment warning at display.v(273): truncated value with size 32 to match size of target (17) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 273
Info (12128): Elaborating entity "image_ram" for hierarchy "datapath:m0|image_ram:m0" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 205
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:m0|image_ram:m0|altsyncram:altsyncram_component" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/image_ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:m0|image_ram:m0|altsyncram:altsyncram_component" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/image_ram.v Line: 85
Info (12133): Instantiated megafunction "datapath:m0|image_ram:m0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/image_ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "160x120_8bit.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "20000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uqo1.tdf
    Info (12023): Found entity 1: altsyncram_uqo1 File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_uqo1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_uqo1" for hierarchy "datapath:m0|image_ram:m0|altsyncram:altsyncram_component|altsyncram_uqo1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "datapath:m0|image_ram:m0|altsyncram:altsyncram_component|altsyncram_uqo1:auto_generated|decode_7la:decode3" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_uqo1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "datapath:m0|image_ram:m0|altsyncram:altsyncram_component|altsyncram_uqo1:auto_generated|decode_01a:rden_decode" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_uqo1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "datapath:m0|image_ram:m0|altsyncram:altsyncram_component|altsyncram_uqo1:auto_generated|mux_5hb:mux2" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_uqo1.tdf Line: 45
Info (12128): Elaborating entity "mu_ram" for hierarchy "datapath:m0|mu_ram:m1" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 208
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:m0|mu_ram:m1|altsyncram:altsyncram_component" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/mu_ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:m0|mu_ram:m1|altsyncram:altsyncram_component" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/mu_ram.v Line: 85
Info (12133): Instantiated megafunction "datapath:m0|mu_ram:m1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/mu_ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "interface_3bit.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bap1.tdf
    Info (12023): Found entity 1: altsyncram_bap1 File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_bap1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_bap1" for hierarchy "datapath:m0|mu_ram:m1|altsyncram:altsyncram_component|altsyncram_bap1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/interface_3bit.mif -- setting all initial values to 0 File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/mu_ram.v Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/mux_ofb.tdf Line: 22
Info (12128): Elaborating entity "mux_ofb" for hierarchy "datapath:m0|mu_ram:m1|altsyncram:altsyncram_component|altsyncram_bap1:auto_generated|mux_ofb:mux2" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_bap1.tdf Line: 45
Info (12128): Elaborating entity "pixel_register" for hierarchy "datapath:m0|pixel_register:r0" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 220
Info (12128): Elaborating entity "image_process" for hierarchy "datapath:m0|image_process:m2" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 242
Warning (10270): Verilog HDL Case Statement warning at image_process.v(38): incomplete case statement has no default case item File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Warning (10240): Verilog HDL Always Construct warning at image_process.v(38): inferring latch(es) for variable "colour_out", which holds its previous value in one or more paths through the always construct File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[0]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[1]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[2]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[3]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[4]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[5]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[6]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[7]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[8]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[9]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[10]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[11]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[12]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[13]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[14]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[15]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[16]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[17]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[18]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[19]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[20]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[21]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[22]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (10041): Inferred latch for "colour_out[23]" at image_process.v(38) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
Info (12128): Elaborating entity "grey_scale" for hierarchy "datapath:m0|image_process:m2|grey_scale:g0" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 56
Warning (10230): Verilog HDL assignment warning at image_process.v(123): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 123
Warning (10230): Verilog HDL assignment warning at image_process.v(124): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 124
Warning (10230): Verilog HDL assignment warning at image_process.v(125): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 125
Info (12128): Elaborating entity "bright_add" for hierarchy "datapath:m0|image_process:m2|bright_add:g1" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 57
Warning (10230): Verilog HDL assignment warning at image_process.v(157): truncated value with size 32 to match size of target (16) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 157
Warning (10230): Verilog HDL assignment warning at image_process.v(161): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 161
Warning (10230): Verilog HDL assignment warning at image_process.v(163): truncated value with size 16 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 163
Warning (10230): Verilog HDL assignment warning at image_process.v(166): truncated value with size 32 to match size of target (16) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 166
Warning (10230): Verilog HDL assignment warning at image_process.v(170): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 170
Warning (10230): Verilog HDL assignment warning at image_process.v(172): truncated value with size 16 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 172
Warning (10230): Verilog HDL assignment warning at image_process.v(175): truncated value with size 32 to match size of target (16) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 175
Warning (10230): Verilog HDL assignment warning at image_process.v(179): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 179
Warning (10230): Verilog HDL assignment warning at image_process.v(181): truncated value with size 16 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 181
Info (12128): Elaborating entity "darken" for hierarchy "datapath:m0|image_process:m2|darken:g2" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 58
Warning (10230): Verilog HDL assignment warning at image_process.v(215): truncated value with size 32 to match size of target (16) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 215
Warning (10230): Verilog HDL assignment warning at image_process.v(219): truncated value with size 16 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 219
Warning (10230): Verilog HDL assignment warning at image_process.v(221): truncated value with size 32 to match size of target (16) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 221
Warning (10230): Verilog HDL assignment warning at image_process.v(225): truncated value with size 16 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 225
Warning (10230): Verilog HDL assignment warning at image_process.v(227): truncated value with size 32 to match size of target (16) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 227
Warning (10230): Verilog HDL assignment warning at image_process.v(231): truncated value with size 16 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 231
Info (12128): Elaborating entity "box_blur" for hierarchy "datapath:m0|image_process:m2|box_blur:g3" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 70
Warning (10230): Verilog HDL assignment warning at image_process.v(301): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 301
Warning (10230): Verilog HDL assignment warning at image_process.v(302): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 302
Warning (10230): Verilog HDL assignment warning at image_process.v(303): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 303
Info (12128): Elaborating entity "gaussian_blur" for hierarchy "datapath:m0|image_process:m2|gaussian_blur:g4" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 82
Warning (10230): Verilog HDL assignment warning at image_process.v(365): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 365
Warning (10230): Verilog HDL assignment warning at image_process.v(366): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 366
Warning (10230): Verilog HDL assignment warning at image_process.v(367): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 367
Info (12128): Elaborating entity "edge_detection" for hierarchy "datapath:m0|image_process:m2|edge_detection:g5" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 94
Warning (10036): Verilog HDL or VHDL warning at image_process.v(392): object "red4" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 392
Warning (10036): Verilog HDL or VHDL warning at image_process.v(393): object "green0" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 393
Warning (10036): Verilog HDL or VHDL warning at image_process.v(393): object "green1" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 393
Warning (10036): Verilog HDL or VHDL warning at image_process.v(393): object "green2" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 393
Warning (10036): Verilog HDL or VHDL warning at image_process.v(393): object "green3" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 393
Warning (10036): Verilog HDL or VHDL warning at image_process.v(393): object "green4" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 393
Warning (10036): Verilog HDL or VHDL warning at image_process.v(393): object "green5" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 393
Warning (10036): Verilog HDL or VHDL warning at image_process.v(393): object "green6" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 393
Warning (10036): Verilog HDL or VHDL warning at image_process.v(393): object "green7" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 393
Warning (10036): Verilog HDL or VHDL warning at image_process.v(393): object "green8" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 393
Warning (10036): Verilog HDL or VHDL warning at image_process.v(394): object "blue0" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 394
Warning (10036): Verilog HDL or VHDL warning at image_process.v(394): object "blue1" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 394
Warning (10036): Verilog HDL or VHDL warning at image_process.v(394): object "blue2" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 394
Warning (10036): Verilog HDL or VHDL warning at image_process.v(394): object "blue3" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 394
Warning (10036): Verilog HDL or VHDL warning at image_process.v(394): object "blue4" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 394
Warning (10036): Verilog HDL or VHDL warning at image_process.v(394): object "blue5" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 394
Warning (10036): Verilog HDL or VHDL warning at image_process.v(394): object "blue6" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 394
Warning (10036): Verilog HDL or VHDL warning at image_process.v(394): object "blue7" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 394
Warning (10036): Verilog HDL or VHDL warning at image_process.v(394): object "blue8" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 394
Warning (10230): Verilog HDL assignment warning at image_process.v(452): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 452
Warning (10230): Verilog HDL assignment warning at image_process.v(453): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 453
Warning (10230): Verilog HDL assignment warning at image_process.v(454): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 454
Info (12128): Elaborating entity "emboss" for hierarchy "datapath:m0|image_process:m2|emboss:g6" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 106
Warning (10036): Verilog HDL or VHDL warning at image_process.v(473): object "red2" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 473
Warning (10036): Verilog HDL or VHDL warning at image_process.v(473): object "red6" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 473
Warning (10036): Verilog HDL or VHDL warning at image_process.v(473): object "red7" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 473
Warning (10036): Verilog HDL or VHDL warning at image_process.v(474): object "green0" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 474
Warning (10036): Verilog HDL or VHDL warning at image_process.v(474): object "green1" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 474
Warning (10036): Verilog HDL or VHDL warning at image_process.v(474): object "green2" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 474
Warning (10036): Verilog HDL or VHDL warning at image_process.v(474): object "green3" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 474
Warning (10036): Verilog HDL or VHDL warning at image_process.v(474): object "green4" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 474
Warning (10036): Verilog HDL or VHDL warning at image_process.v(474): object "green5" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 474
Warning (10036): Verilog HDL or VHDL warning at image_process.v(474): object "green6" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 474
Warning (10036): Verilog HDL or VHDL warning at image_process.v(474): object "green7" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 474
Warning (10036): Verilog HDL or VHDL warning at image_process.v(474): object "green8" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 474
Warning (10036): Verilog HDL or VHDL warning at image_process.v(475): object "blue0" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 475
Warning (10036): Verilog HDL or VHDL warning at image_process.v(475): object "blue1" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 475
Warning (10036): Verilog HDL or VHDL warning at image_process.v(475): object "blue2" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 475
Warning (10036): Verilog HDL or VHDL warning at image_process.v(475): object "blue3" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 475
Warning (10036): Verilog HDL or VHDL warning at image_process.v(475): object "blue4" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 475
Warning (10036): Verilog HDL or VHDL warning at image_process.v(475): object "blue5" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 475
Warning (10036): Verilog HDL or VHDL warning at image_process.v(475): object "blue6" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 475
Warning (10036): Verilog HDL or VHDL warning at image_process.v(475): object "blue7" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 475
Warning (10036): Verilog HDL or VHDL warning at image_process.v(475): object "blue8" assigned a value but never read File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 475
Warning (10230): Verilog HDL assignment warning at image_process.v(522): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 522
Warning (10230): Verilog HDL assignment warning at image_process.v(523): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 523
Warning (10230): Verilog HDL assignment warning at image_process.v(524): truncated value with size 32 to match size of target (8) File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 524
Info (12128): Elaborating entity "ctrlpath" for hierarchy "ctrlpath:m1" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 119
Warning (10270): Verilog HDL Case Statement warning at display.v(399): incomplete case statement has no default case item File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 399
Info (10264): Verilog HDL Case Statement information at display.v(399): all case item expressions in this case statement are onehot File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 399
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:m0|image_process:m2|box_blur:g3|Div0" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 301
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:m0|image_process:m2|box_blur:g3|Div1" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 302
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:m0|image_process:m2|box_blur:g3|Div2" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 303
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:m0|image_process:m2|grey_scale:g0|Div1" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 123
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:m0|image_process:m2|grey_scale:g0|Div0" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 123
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:m0|image_process:m2|grey_scale:g0|Div2" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 123
Info (12130): Elaborated megafunction instantiation "datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div0" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 301
Info (12133): Instantiated megafunction "datapath:m0|image_process:m2|box_blur:g3|lpm_divide:Div0" with the following parameter: File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 301
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/lpm_divide_ibm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/alt_u_div_mve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div1" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 123
Info (12133): Instantiated megafunction "datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div1" with the following parameter: File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 123
    Info (12134): Parameter "LPM_WIDTHN" = "18"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/lpm_divide_3dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/alt_u_div_o2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div0" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 123
Info (12133): Instantiated megafunction "datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div0" with the following parameter: File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 123
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2dm.tdf
    Info (12023): Found entity 1: lpm_divide_2dm File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/lpm_divide_2dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8nh File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/sign_div_unsign_8nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf
    Info (12023): Found entity 1: alt_u_div_m2f File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/alt_u_div_m2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div2" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 123
Info (12133): Instantiated megafunction "datapath:m0|image_process:m2|grey_scale:g0|lpm_divide:Div2" with the following parameter: File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 123
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf
    Info (12023): Found entity 1: lpm_divide_0dm File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/lpm_divide_0dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/sign_div_unsign_6nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/alt_u_div_i2f.tdf Line: 22
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[16] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[4] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[17] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[18] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[19] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[20] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[21] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[22] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[23] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[8] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[4] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[9] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[10] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[11] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[12] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[13] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[14] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[15] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[0] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[4] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[1] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[2] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[3] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[4] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[5] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[6] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13012): Latch datapath:m0|image_process:m2|colour_out[7] has unsafe behavior File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/output_files/display.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 16
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 16
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v Line: 17
Info (21057): Implemented 2599 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 2212 logic cells
    Info (21064): Implemented 339 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 531 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Sun Dec 01 16:05:45 2019
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/output_files/display.map.smsg.


