// Seed: 4056533169
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    output uwire id_3,
    input wire id_4,
    input uwire id_5,
    output tri0 id_6,
    output tri0 id_7,
    input uwire id_8
);
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output wire id_2,
    input supply1 id_3
);
  assign id_2 = 1;
  wire id_5;
  initial begin
    id_2 = 1;
  end
  wire id_6;
  tri1 id_7 = id_0;
  wire id_8, id_9;
  module_0(
      id_3, id_1, id_1, id_2, id_3, id_3, id_7, id_7, id_3
  );
endmodule
