/// Auto-generated bit field definitions for OTG_FS_PWRCLK
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f4::otg_fs_pwrclk {

using namespace alloy::hal::bitfields;

// ============================================================================
// OTG_FS_PWRCLK Bit Field Definitions
// ============================================================================

/// FS_PCGCCTL - OTG_FS power and clock gating control register
namespace fs_pcgcctl {
    /// Stop PHY clock
    /// Position: 0, Width: 1
    using STPPCLK = BitField<0, 1>;
    constexpr uint32_t STPPCLK_Pos = 0;
    constexpr uint32_t STPPCLK_Msk = STPPCLK::mask;

    /// Gate HCLK
    /// Position: 1, Width: 1
    using GATEHCLK = BitField<1, 1>;
    constexpr uint32_t GATEHCLK_Pos = 1;
    constexpr uint32_t GATEHCLK_Msk = GATEHCLK::mask;

    /// PHY Suspended
    /// Position: 4, Width: 1
    using PHYSUSP = BitField<4, 1>;
    constexpr uint32_t PHYSUSP_Pos = 4;
    constexpr uint32_t PHYSUSP_Msk = PHYSUSP::mask;

}  // namespace fs_pcgcctl

}  // namespace alloy::hal::st::stm32f4::otg_fs_pwrclk
