strict digraph G {
  RD1 [ label="RD1" ];
  RD2 [ label="RD2" ];
  RD3 [ label="RD3" ];
  RD4 [ label="RD4" ];
  RD5 [ label="RD5" ];
  RD6 [ label="RD6" ];
  RD7 [ label="RD7" ];
  RD8 [ label="RD8" ];
  RD9 [ label="RD9" ];
  RD10 [ label="RD10" ];
  RD11 [ label="RD11" ];
  RD12 [ label="RD12" ];
  RD13 [ label="RD13" ];
  RD14 [ label="RD14" ];
  RD15 [ label="RD15" ];
  RD16 [ label="RD16" ];
  CPS1 [ label="CPS1" ];
  GTW [ label="GTW" ];
  REG [ label="REG" ];
  CFG [ label="CFG" ];
  MSV1 [ label="MSV1" ];
  MSV2 [ label="MSV2" ];
  MSV3 [ label="MSV3" ];
  MSV4 [ label="MSV4" ];
  MSV5 [ label="MSV5" ];
  MSV6 [ label="MSV6" ];
  MSV7 [ label="MSV7" ];
  MSV8 [ label="MSV8" ];
  MSV9 [ label="MSV9" ];
  MSV10 [ label="MSV10" ];
  MSV11 [ label="MSV11" ];
  MSV12 [ label="MSV12" ];
  RD7 -> RD1;
  RD9 -> RD1;
  RD1 -> RD11;
  RD2 -> RD5;
  RD2 -> RD14;
  RD4 -> RD3;
  RD3 -> RD6;
  RD6 -> RD3;
  RD3 -> RD9;
  RD9 -> RD3;
  RD3 -> RD12;
  RD14 -> RD4;
  RD5 -> RD6;
  RD6 -> RD14;
  RD8 -> RD7;
  RD7 -> RD9;
  RD7 -> RD11;
  RD11 -> RD8;
  RD12 -> RD8;
  RD13 -> RD8;
  RD12 -> RD9;
  RD13 -> RD10;
  RD12 -> RD11;
  RD14 -> RD15;
  CPS1 -> RD10;
  CPS1 -> RD15;
  CPS1 -> RD16;
  GTW -> RD2;
  GTW -> RD13;
  GTW -> CPS1;
  RD1 -> REG;
  RD2 -> REG;
  RD3 -> REG;
  RD4 -> REG;
  RD5 -> REG;
  RD6 -> REG;
  RD7 -> REG;
  RD8 -> REG;
  RD9 -> REG;
  RD10 -> REG;
  RD11 -> REG;
  RD12 -> REG;
  RD13 -> REG;
  RD14 -> REG;
  RD15 -> REG;
  RD16 -> REG;
  CPS1 -> REG;
  RD10 -> CFG;
  RD8 -> CFG;
  CPS1 -> CFG;
  RD12 -> CFG;
  RD16 -> CFG;
  RD6 -> CFG;
  RD2 -> CFG;
  REG -> CFG;
  RD12 -> MSV1;
  RD12 -> MSV2;
  RD12 -> MSV3;
  MSV1 -> REG;
  MSV2 -> REG;
  MSV3 -> REG;
  RD12 -> MSV4;
  RD12 -> MSV5;
  MSV4 -> REG;
  MSV4 -> CFG;
  MSV5 -> REG;
  MSV5 -> CFG;
  RD12 -> MSV6;
  MSV6 -> REG;
  MSV6 -> CFG;
  RD12 -> MSV7;
  MSV7 -> REG;
  MSV7 -> CFG;
  RD12 -> MSV8;
  RD12 -> MSV9;
  MSV8 -> REG;
  MSV9 -> REG;
  RD12 -> MSV10;
  MSV10 -> REG;
  RD12 -> MSV11;
  RD12 -> MSV12;
  MSV11 -> REG;
  MSV11 -> CFG;
  MSV12 -> REG;
}
