<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(memory) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_mmul_top/AESL_inst_mmul/c_d0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/AESL_inst_mmul/c_we0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/AESL_inst_mmul/c_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/AESL_inst_mmul/c_address0 -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_mmul_top/AESL_inst_mmul/b_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/AESL_inst_mmul/b_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/AESL_inst_mmul/b_address0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/AESL_inst_mmul/a_q0 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/AESL_inst_mmul/a_ce0 -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/AESL_inst_mmul/a_address0 -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_mmul_top/AESL_inst_mmul/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_mmul_top/AESL_inst_mmul/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_mmul_top/AESL_inst_mmul/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_mmul_top/AESL_inst_mmul/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_mmul_top/AESL_inst_mmul/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_mmul_top/AESL_inst_mmul/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_mmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/LENGTH_a -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/LENGTH_b -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/LENGTH_c -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_mmul_top/c_d0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/c_we0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/c_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/c_address0 -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_mmul_top/b_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/b_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/b_address0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/a_q0 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/a_ce0 -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_mmul_top/a_address0 -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config mmul.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;110000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;2306000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 2330 ns : File &quot;Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution1/sim/verilog/mmul.autotb.v&quot; Line 317&#xD;&#xA;## quit" projectName="mmul" solutionName="solution1" date="2023-02-17T23:40:37.463-0800" type="Warning"/>
      </simLog>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;" projectName="mmul" solutionName="solution4" date="2023-02-17T17:12:39.537-0800" type="Warning"/>
        <logs message="WARNING: [Netlist 29-43] Netlist 'bd_0_wrapper' is not ideal for floorplanning, since the cellview 'bd_0_hls_inst_0_mmul' defined in file 'bd_0_hls_inst_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.&#xD;" projectName="mmul" solutionName="solution4" date="2023-02-17T17:12:37.535-0800" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;" projectName="mmul" solutionName="solution4" date="2023-02-17T17:12:31.536-0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_2_3[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_2_3[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="mmul" solutionName="solution4" date="2023-02-17T17:12:13.669-0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_2_2[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_2_2[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="mmul" solutionName="solution4" date="2023-02-17T17:12:13.654-0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_2_1[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_2_1[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="mmul" solutionName="solution4" date="2023-02-17T17:12:13.639-0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_2_0[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_2_0[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="mmul" solutionName="solution4" date="2023-02-17T17:12:13.620-0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_2_3[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_2_3[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="mmul" solutionName="solution4" date="2023-02-17T17:12:13.603-0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_2_2[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_2_2[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="mmul" solutionName="solution4" date="2023-02-17T17:12:13.583-0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_2_1[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_2_1[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="mmul" solutionName="solution4" date="2023-02-17T17:12:13.565-0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_2_0[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_2_0[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="mmul" solutionName="solution4" date="2023-02-17T17:12:13.546-0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_1_3[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_1_3[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="mmul" solutionName="solution4" date="2023-02-17T17:12:13.524-0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_1_2[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_1_2[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="mmul" solutionName="solution4" date="2023-02-17T17:12:11.801-0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_1_1[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_1_1[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="mmul" solutionName="solution4" date="2023-02-17T17:12:11.780-0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_1_0[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_1_0[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="mmul" solutionName="solution4" date="2023-02-17T17:12:11.762-0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_2_3[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_2_3[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="mmul" solutionName="solution4" date="2023-02-17T17:12:11.742-0800" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
