INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:19]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_memory_addr' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_memory_data_wr' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_memory_data_rd' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_memory_we' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/kent_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kent_0
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/kent_0.sv:16]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'port_0_data' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/kent_0.sv:32]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'port_1_data' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/kent_0.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_wr' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/memory.sv:19]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_rd' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/memory.sv:20]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/mux_4_to_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_to_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/port.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module port
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/port.sv:16]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rom_addr' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'program_memory_addr' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'program_memory_we' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rst' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'port_0_we' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'port_1_we' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:42]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/system.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kent_0_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol ext_rst, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:17]
INFO: [VRFC 10-2458] undeclared symbol port_0_data, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:18]
INFO: [VRFC 10-2458] undeclared symbol port_1_data, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:19]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:25]
WARNING: [VRFC 10-2938] 'ext_rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:26]
WARNING: [VRFC 10-2938] 'port_0_data' is already implicitly declared on line 18 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:27]
WARNING: [VRFC 10-2938] 'port_1_data' is already implicitly declared on line 19 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/kent_0_tb.sv:28]
