

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:28:20 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       Filter_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  302894|  302894|  302894|  302894|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  302892|  302892|        59|         14|          1|  21632|    yes   |
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 59


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 1
  Pipeline-0 : II = 14, D = 59, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 61 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 2 
61 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2352 x float]* %conv_input) nounwind, !map !7"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 64 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.76ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 65 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 14.3>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten56 = phi i15 [ 0, %0 ], [ %add_ln8, %Filter1_Loop ]" [conv_1/conv_1.cpp:8]   --->   Operation 66 'phi' 'indvar_flatten56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln35_1, %Filter1_Loop ]" [conv_1/conv_1.cpp:35]   --->   Operation 67 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %select_ln11, %Filter1_Loop ]" [conv_1/conv_1.cpp:11]   --->   Operation 68 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln35_7, %Filter1_Loop ]" [conv_1/conv_1.cpp:35]   --->   Operation 69 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %f, %Filter1_Loop ]"   --->   Operation 70 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv_1/conv_1.cpp:26]   --->   Operation 71 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv_1/conv_1.cpp:26]   --->   Operation 72 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %c_0, 2" [conv_1/conv_1.cpp:26]   --->   Operation 73 'add' 'add_ln26_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (2.31ns)   --->   "%icmp_ln8 = icmp eq i15 %indvar_flatten56, -11136" [conv_1/conv_1.cpp:8]   --->   Operation 74 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.94ns)   --->   "%add_ln8 = add i15 %indvar_flatten56, 1" [conv_1/conv_1.cpp:8]   --->   Operation 75 'add' 'add_ln8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %Filter1_Loop" [conv_1/conv_1.cpp:8]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.88ns)   --->   "%icmp_ln11 = icmp eq i11 %indvar_flatten, 832" [conv_1/conv_1.cpp:11]   --->   Operation 77 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.21ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i5 0, i5 %c_0" [conv_1/conv_1.cpp:35]   --->   Operation 78 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.21ns)   --->   "%select_ln35_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [conv_1/conv_1.cpp:35]   --->   Operation 79 'select' 'select_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln35_1, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 80 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i10 %tmp_1 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 81 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln35_1, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 82 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i7 %tmp_2 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 83 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i64 %zext_ln26_1, %zext_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 84 'sub' 'sub_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 2, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 85 'add' 'add_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.21ns)   --->   "%select_ln35_2 = select i1 %icmp_ln11, i5 %add_ln26, i5 %r" [conv_1/conv_1.cpp:35]   --->   Operation 86 'select' 'select_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln35_2, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 87 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i10 %tmp_5 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 88 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln35_2, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 89 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %tmp_6 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 90 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i64 %zext_ln26_3, %zext_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 91 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%select_ln35_3 = select i1 %icmp_ln11, i5 3, i5 2" [conv_1/conv_1.cpp:35]   --->   Operation 92 'select' 'select_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln35 = add i5 %r_0, %select_ln35_3" [conv_1/conv_1.cpp:35]   --->   Operation 93 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_8)   --->   "%select_ln35_4 = select i1 %icmp_ln11, i5 1, i5 %c" [conv_1/conv_1.cpp:35]   --->   Operation 94 'select' 'select_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_9)   --->   "%select_ln35_5 = select i1 %icmp_ln11, i5 2, i5 %add_ln26_1" [conv_1/conv_1.cpp:35]   --->   Operation 95 'select' 'select_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [conv_1/conv_1.cpp:35]   --->   Operation 96 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [conv_1/conv_1.cpp:14]   --->   Operation 97 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln14, %xor_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 98 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 1, %select_ln35" [conv_1/conv_1.cpp:26]   --->   Operation 99 'add' 'add_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_6)   --->   "%or_ln35 = or i1 %and_ln35, %icmp_ln11" [conv_1/conv_1.cpp:35]   --->   Operation 100 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln35_6 = select i1 %or_ln35, i6 0, i6 %f_0" [conv_1/conv_1.cpp:35]   --->   Operation 101 'select' 'select_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.21ns)   --->   "%select_ln35_7 = select i1 %and_ln35, i5 %add_ln26_3, i5 %select_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 102 'select' 'select_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i5 %select_ln35_7 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 103 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.63ns)   --->   "%add_ln26_4 = add i64 %sub_ln26, %zext_ln35_3" [conv_1/conv_1.cpp:26]   --->   Operation 104 'add' 'add_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i64 %add_ln26_4 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 105 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i64 %add_ln26_4 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 106 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_1, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 107 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.67ns)   --->   "%sub_ln26_3 = sub i13 %p_shl8_cast, %trunc_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 108 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i13 %sub_ln26_3 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 109 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_7" [conv_1/conv_1.cpp:26]   --->   Operation 110 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.67ns)   --->   "%add_ln26_5 = add i13 1, %sub_ln26_3" [conv_1/conv_1.cpp:26]   --->   Operation 111 'add' 'add_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i13 %add_ln26_5 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 112 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 113 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.63ns)   --->   "%add_ln26_7 = add i64 %sub_ln26_1, %zext_ln35_3" [conv_1/conv_1.cpp:26]   --->   Operation 114 'add' 'add_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i64 %add_ln26_7 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 115 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = trunc i64 %add_ln26_7 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 116 'trunc' 'trunc_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_3, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 117 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.67ns)   --->   "%sub_ln26_4 = sub i13 %p_shl7_cast, %trunc_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 118 'sub' 'sub_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.78ns)   --->   "%add_ln26_13 = add i5 2, %select_ln35" [conv_1/conv_1.cpp:26]   --->   Operation 119 'add' 'add_ln26_13' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln35_8 = select i1 %and_ln35, i5 %add_ln26_13, i5 %select_ln35_4" [conv_1/conv_1.cpp:35]   --->   Operation 120 'select' 'select_ln35_8' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i5 %select_ln35_8 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 121 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.63ns)   --->   "%add_ln26_14 = add i64 %sub_ln26, %zext_ln35_5" [conv_1/conv_1.cpp:26]   --->   Operation 122 'add' 'add_ln26_14' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln26_5 = trunc i64 %add_ln26_14 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 123 'trunc' 'trunc_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln26_6 = trunc i64 %add_ln26_14 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 124 'trunc' 'trunc_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_6, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 125 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.67ns)   --->   "%sub_ln26_6 = sub i13 %p_shl5_cast, %trunc_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 126 'sub' 'sub_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (1.63ns)   --->   "%add_ln26_17 = add i64 %sub_ln26_1, %zext_ln35_5" [conv_1/conv_1.cpp:26]   --->   Operation 127 'add' 'add_ln26_17' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln26_7 = trunc i64 %add_ln26_17 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 128 'trunc' 'trunc_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln26_8 = trunc i64 %add_ln26_17 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 129 'trunc' 'trunc_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_8, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 130 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (1.67ns)   --->   "%sub_ln26_7 = sub i13 %p_shl4_cast, %trunc_ln26_7" [conv_1/conv_1.cpp:26]   --->   Operation 131 'sub' 'sub_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (1.78ns)   --->   "%add_ln26_23 = add i5 3, %select_ln35" [conv_1/conv_1.cpp:26]   --->   Operation 132 'add' 'add_ln26_23' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln35_9 = select i1 %and_ln35, i5 %add_ln26_23, i5 %select_ln35_5" [conv_1/conv_1.cpp:35]   --->   Operation 133 'select' 'select_ln35_9' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i5 %select_ln35_9 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 134 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (1.63ns)   --->   "%add_ln26_24 = add i64 %sub_ln26, %zext_ln35_7" [conv_1/conv_1.cpp:26]   --->   Operation 135 'add' 'add_ln26_24' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln26_10 = trunc i64 %add_ln26_24 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 136 'trunc' 'trunc_ln26_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln26_11 = trunc i64 %add_ln26_24 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 137 'trunc' 'trunc_ln26_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_11, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 138 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.67ns)   --->   "%sub_ln26_9 = sub i13 %p_shl2_cast, %trunc_ln26_10" [conv_1/conv_1.cpp:26]   --->   Operation 139 'sub' 'sub_ln26_9' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (1.63ns)   --->   "%add_ln26_27 = add i64 %sub_ln26_1, %zext_ln35_7" [conv_1/conv_1.cpp:26]   --->   Operation 140 'add' 'add_ln26_27' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln26_12 = trunc i64 %add_ln26_27 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 141 'trunc' 'trunc_ln26_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln26_13 = trunc i64 %add_ln26_27 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 142 'trunc' 'trunc_ln26_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_13, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 143 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (1.67ns)   --->   "%sub_ln26_10 = sub i13 %p_shl1_cast, %trunc_ln26_12" [conv_1/conv_1.cpp:26]   --->   Operation 144 'sub' 'sub_ln26_10' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %select_ln35_6 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 145 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%conv_1_weights_0_0_0_1 = getelementptr [32 x float]* @conv_1_weights_0_0_0, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 146 'getelementptr' 'conv_1_weights_0_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 147 [2/2] (3.25ns)   --->   "%conv_1_weights_0_0_0_2 = load float* %conv_1_weights_0_0_0_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 147 'load' 'conv_1_weights_0_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 148 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 148 'load' 'conv_input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 149 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 149 'load' 'conv_input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%conv_1_weights_0_1_0_1 = getelementptr [32 x float]* @conv_1_weights_0_1_0, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 150 'getelementptr' 'conv_1_weights_0_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 151 [2/2] (3.25ns)   --->   "%conv_1_weights_0_1_0_2 = load float* %conv_1_weights_0_1_0_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 151 'load' 'conv_1_weights_0_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%conv_1_weights_0_2_0_1 = getelementptr [32 x float]* @conv_1_weights_0_2_0, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 152 'getelementptr' 'conv_1_weights_0_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 153 [2/2] (3.25ns)   --->   "%conv_1_weights_0_2_0_2 = load float* %conv_1_weights_0_2_0_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 153 'load' 'conv_1_weights_0_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%conv_1_weights_1_0_0_1 = getelementptr [32 x float]* @conv_1_weights_1_0_0, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 154 'getelementptr' 'conv_1_weights_1_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 155 [2/2] (3.25ns)   --->   "%conv_1_weights_1_0_0_2 = load float* %conv_1_weights_1_0_0_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 155 'load' 'conv_1_weights_1_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%conv_1_weights_1_1_0_1 = getelementptr [32 x float]* @conv_1_weights_1_1_0, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 156 'getelementptr' 'conv_1_weights_1_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 157 [2/2] (3.25ns)   --->   "%conv_1_weights_1_1_0_2 = load float* %conv_1_weights_1_1_0_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 157 'load' 'conv_1_weights_1_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%conv_1_weights_1_2_0_1 = getelementptr [32 x float]* @conv_1_weights_1_2_0, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 158 'getelementptr' 'conv_1_weights_1_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 159 [2/2] (3.25ns)   --->   "%conv_1_weights_1_2_0_2 = load float* %conv_1_weights_1_2_0_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 159 'load' 'conv_1_weights_1_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%conv_1_weights_2_0_0_1 = getelementptr [32 x float]* @conv_1_weights_2_0_0, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 160 'getelementptr' 'conv_1_weights_2_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 161 [2/2] (3.25ns)   --->   "%conv_1_weights_2_0_0_2 = load float* %conv_1_weights_2_0_0_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 161 'load' 'conv_1_weights_2_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%conv_1_weights_2_1_0_1 = getelementptr [32 x float]* @conv_1_weights_2_1_0, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 162 'getelementptr' 'conv_1_weights_2_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 163 [2/2] (3.25ns)   --->   "%conv_1_weights_2_1_0_2 = load float* %conv_1_weights_2_1_0_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 163 'load' 'conv_1_weights_2_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%conv_1_weights_2_2_0_1 = getelementptr [32 x float]* @conv_1_weights_2_2_0, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 164 'getelementptr' 'conv_1_weights_2_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 165 [2/2] (3.25ns)   --->   "%conv_1_weights_2_2_0_2 = load float* %conv_1_weights_2_2_0_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 165 'load' 'conv_1_weights_2_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 166 [1/1] (1.63ns)   --->   "%add_ln11 = add i11 1, %indvar_flatten" [conv_1/conv_1.cpp:11]   --->   Operation 166 'add' 'add_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.69ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i11 1, i11 %add_ln11" [conv_1/conv_1.cpp:11]   --->   Operation 167 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 168 [1/1] (1.67ns)   --->   "%add_ln26_6 = add i13 2, %sub_ln26_3" [conv_1/conv_1.cpp:26]   --->   Operation 168 'add' 'add_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i13 %add_ln26_6 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 169 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_9" [conv_1/conv_1.cpp:26]   --->   Operation 170 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i13 %sub_ln26_6 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 171 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%conv_input_addr_9 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_17" [conv_1/conv_1.cpp:26]   --->   Operation 172 'getelementptr' 'conv_input_addr_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 173 [1/2] (3.25ns)   --->   "%conv_1_weights_0_0_0_2 = load float* %conv_1_weights_0_0_0_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 173 'load' 'conv_1_weights_0_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 174 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 174 'load' 'conv_input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 175 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_0_2, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 175 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 176 'load' 'conv_input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 177 [2/2] (12.3ns)   --->   "%tmp_1_0_0_1 = fmul float %conv_input_load_1, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 177 'fmul' 'tmp_1_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 178 'load' 'conv_input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 179 [1/2] (3.25ns)   --->   "%conv_1_weights_0_1_0_2 = load float* %conv_1_weights_0_1_0_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 179 'load' 'conv_1_weights_0_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 180 [2/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_9, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 180 'load' 'conv_input_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 181 [1/2] (3.25ns)   --->   "%conv_1_weights_0_2_0_2 = load float* %conv_1_weights_0_2_0_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 181 'load' 'conv_1_weights_0_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 182 [1/2] (3.25ns)   --->   "%conv_1_weights_1_0_0_2 = load float* %conv_1_weights_1_0_0_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 182 'load' 'conv_1_weights_1_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 183 [1/2] (3.25ns)   --->   "%conv_1_weights_1_1_0_2 = load float* %conv_1_weights_1_1_0_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 183 'load' 'conv_1_weights_1_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 184 [1/2] (3.25ns)   --->   "%conv_1_weights_1_2_0_2 = load float* %conv_1_weights_1_2_0_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 184 'load' 'conv_1_weights_1_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 185 [1/2] (3.25ns)   --->   "%conv_1_weights_2_0_0_2 = load float* %conv_1_weights_2_0_0_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 185 'load' 'conv_1_weights_2_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 186 [1/2] (3.25ns)   --->   "%conv_1_weights_2_1_0_2 = load float* %conv_1_weights_2_1_0_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 186 'load' 'conv_1_weights_2_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 187 [1/2] (3.25ns)   --->   "%conv_1_weights_2_2_0_2 = load float* %conv_1_weights_2_2_0_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 187 'load' 'conv_1_weights_2_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 34.9>
ST_4 : Operation 188 [1/1] (1.67ns)   --->   "%add_ln26_15 = add i13 1, %sub_ln26_6" [conv_1/conv_1.cpp:26]   --->   Operation 188 'add' 'add_ln26_15' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i13 %add_ln26_15 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 189 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%conv_input_addr_10 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_18" [conv_1/conv_1.cpp:26]   --->   Operation 190 'getelementptr' 'conv_input_addr_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (1.67ns)   --->   "%add_ln26_16 = add i13 2, %sub_ln26_6" [conv_1/conv_1.cpp:26]   --->   Operation 191 'add' 'add_ln26_16' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i13 %add_ln26_16 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 192 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%conv_input_addr_11 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_19" [conv_1/conv_1.cpp:26]   --->   Operation 193 'getelementptr' 'conv_input_addr_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 194 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_0_2, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 194 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %tmp_s, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 195 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/2] (12.3ns)   --->   "%tmp_1_0_0_1 = fmul float %conv_input_load_1, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 196 'fmul' 'tmp_1_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 197 'load' 'conv_input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 198 [2/2] (12.3ns)   --->   "%tmp_1_0_0_2 = fmul float %conv_input_load_2, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 198 'fmul' 'tmp_1_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_9, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 199 'load' 'conv_input_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 200 [2/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_1_weights_0_1_0_2, %conv_input_load_3" [conv_1/conv_1.cpp:26]   --->   Operation 200 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [2/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_10, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 201 'load' 'conv_input_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 202 [2/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_11, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 202 'load' 'conv_input_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 5 <SV = 4> <Delay = 22.5>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i13 %sub_ln26_9 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 203 'zext' 'zext_ln26_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%conv_input_addr_18 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_26" [conv_1/conv_1.cpp:26]   --->   Operation 204 'getelementptr' 'conv_input_addr_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (1.67ns)   --->   "%add_ln26_25 = add i13 1, %sub_ln26_9" [conv_1/conv_1.cpp:26]   --->   Operation 205 'add' 'add_ln26_25' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln26_27 = zext i13 %add_ln26_25 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 206 'zext' 'zext_ln26_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%conv_input_addr_19 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_27" [conv_1/conv_1.cpp:26]   --->   Operation 207 'getelementptr' 'conv_input_addr_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 208 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %tmp_s, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 208 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/2] (12.3ns)   --->   "%tmp_1_0_0_2 = fmul float %conv_input_load_2, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 209 'fmul' 'tmp_1_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_1_weights_0_1_0_2, %conv_input_load_3" [conv_1/conv_1.cpp:26]   --->   Operation 210 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_10, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 211 'load' 'conv_input_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 212 [2/2] (12.3ns)   --->   "%tmp_1_0_1_1 = fmul float %conv_input_load_4, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 212 'fmul' 'tmp_1_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_11, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 213 'load' 'conv_input_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 214 [2/2] (12.3ns)   --->   "%tmp_1_0_1_2 = fmul float %conv_input_load_5, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 214 'fmul' 'tmp_1_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [2/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_18, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 215 'load' 'conv_input_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 216 [2/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_19, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 216 'load' 'conv_input_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 6 <SV = 5> <Delay = 22.5>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i13 %sub_ln26_4 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 217 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%conv_input_addr_3 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_10" [conv_1/conv_1.cpp:26]   --->   Operation 218 'getelementptr' 'conv_input_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (1.67ns)   --->   "%add_ln26_26 = add i13 2, %sub_ln26_9" [conv_1/conv_1.cpp:26]   --->   Operation 219 'add' 'add_ln26_26' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln26_28 = zext i13 %add_ln26_26 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 220 'zext' 'zext_ln26_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%conv_input_addr_20 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_28" [conv_1/conv_1.cpp:26]   --->   Operation 221 'getelementptr' 'conv_input_addr_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 222 [2/2] (22.5ns)   --->   "%w_sum_3_0_0_1 = fadd float %w_sum_3, %tmp_1_0_0_1" [conv_1/conv_1.cpp:26]   --->   Operation 222 'fadd' 'w_sum_3_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/2] (12.3ns)   --->   "%tmp_1_0_1_1 = fmul float %conv_input_load_4, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 223 'fmul' 'tmp_1_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [1/2] (12.3ns)   --->   "%tmp_1_0_1_2 = fmul float %conv_input_load_5, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 224 'fmul' 'tmp_1_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_18, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 225 'load' 'conv_input_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 226 [2/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_1_weights_0_2_0_2, %conv_input_load_6" [conv_1/conv_1.cpp:26]   --->   Operation 226 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_19, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 227 'load' 'conv_input_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 228 [2/2] (12.3ns)   --->   "%tmp_1_0_2_1 = fmul float %conv_input_load_7, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 228 'fmul' 'tmp_1_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [2/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_20, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 229 'load' 'conv_input_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 230 [2/2] (3.25ns)   --->   "%conv_input_load_9 = load float* %conv_input_addr_3, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 230 'load' 'conv_input_load_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 231 [1/1] (1.67ns)   --->   "%add_ln26_8 = add i13 1, %sub_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 231 'add' 'add_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i13 %add_ln26_8 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 232 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%conv_input_addr_4 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_11" [conv_1/conv_1.cpp:26]   --->   Operation 233 'getelementptr' 'conv_input_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (1.67ns)   --->   "%add_ln26_9 = add i13 2, %sub_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 234 'add' 'add_ln26_9' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i13 %add_ln26_9 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 235 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%conv_input_addr_5 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_12" [conv_1/conv_1.cpp:26]   --->   Operation 236 'getelementptr' 'conv_input_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 237 [1/2] (22.5ns)   --->   "%w_sum_3_0_0_1 = fadd float %w_sum_3, %tmp_1_0_0_1" [conv_1/conv_1.cpp:26]   --->   Operation 237 'fadd' 'w_sum_3_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_1_weights_0_2_0_2, %conv_input_load_6" [conv_1/conv_1.cpp:26]   --->   Operation 238 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/2] (12.3ns)   --->   "%tmp_1_0_2_1 = fmul float %conv_input_load_7, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 239 'fmul' 'tmp_1_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_20, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 240 'load' 'conv_input_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 241 [2/2] (12.3ns)   --->   "%tmp_1_0_2_2 = fmul float %conv_input_load_8, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 241 'fmul' 'tmp_1_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/2] (3.25ns)   --->   "%conv_input_load_9 = load float* %conv_input_addr_3, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 242 'load' 'conv_input_load_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 243 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_0_2, %conv_input_load_9" [conv_1/conv_1.cpp:26]   --->   Operation 243 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 244 [2/2] (3.25ns)   --->   "%conv_input_load_10 = load float* %conv_input_addr_4, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 244 'load' 'conv_input_load_10' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 245 [2/2] (3.25ns)   --->   "%conv_input_load_11 = load float* %conv_input_addr_5, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 245 'load' 'conv_input_load_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 8 <SV = 7> <Delay = 22.5>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i13 %sub_ln26_7 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 246 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%conv_input_addr_12 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_20" [conv_1/conv_1.cpp:26]   --->   Operation 247 'getelementptr' 'conv_input_addr_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (1.67ns)   --->   "%add_ln26_18 = add i13 1, %sub_ln26_7" [conv_1/conv_1.cpp:26]   --->   Operation 248 'add' 'add_ln26_18' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i13 %add_ln26_18 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 249 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%conv_input_addr_13 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_21" [conv_1/conv_1.cpp:26]   --->   Operation 250 'getelementptr' 'conv_input_addr_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_8 : Operation 251 [2/2] (22.5ns)   --->   "%w_sum_3_0_0_2 = fadd float %w_sum_3_0_0_1, %tmp_1_0_0_2" [conv_1/conv_1.cpp:26]   --->   Operation 251 'fadd' 'w_sum_3_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 252 [1/2] (12.3ns)   --->   "%tmp_1_0_2_2 = fmul float %conv_input_load_8, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 252 'fmul' 'tmp_1_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 253 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_0_2, %conv_input_load_9" [conv_1/conv_1.cpp:26]   --->   Operation 253 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/2] (3.25ns)   --->   "%conv_input_load_10 = load float* %conv_input_addr_4, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 254 'load' 'conv_input_load_10' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_8 : Operation 255 [2/2] (12.3ns)   --->   "%tmp_1_1_0_1 = fmul float %conv_input_load_10, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 255 'fmul' 'tmp_1_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 256 [1/2] (3.25ns)   --->   "%conv_input_load_11 = load float* %conv_input_addr_5, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 256 'load' 'conv_input_load_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_8 : Operation 257 [2/2] (12.3ns)   --->   "%tmp_1_1_0_2 = fmul float %conv_input_load_11, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 257 'fmul' 'tmp_1_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 258 [2/2] (3.25ns)   --->   "%conv_input_load_12 = load float* %conv_input_addr_12, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 258 'load' 'conv_input_load_12' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_8 : Operation 259 [2/2] (3.25ns)   --->   "%conv_input_load_13 = load float* %conv_input_addr_13, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 259 'load' 'conv_input_load_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 260 [1/1] (1.67ns)   --->   "%add_ln26_19 = add i13 2, %sub_ln26_7" [conv_1/conv_1.cpp:26]   --->   Operation 260 'add' 'add_ln26_19' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i13 %add_ln26_19 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 261 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%conv_input_addr_14 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_22" [conv_1/conv_1.cpp:26]   --->   Operation 262 'getelementptr' 'conv_input_addr_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln26_29 = zext i13 %sub_ln26_10 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 263 'zext' 'zext_ln26_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%conv_input_addr_21 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_29" [conv_1/conv_1.cpp:26]   --->   Operation 264 'getelementptr' 'conv_input_addr_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 265 [1/2] (22.5ns)   --->   "%w_sum_3_0_0_2 = fadd float %w_sum_3_0_0_1, %tmp_1_0_0_2" [conv_1/conv_1.cpp:26]   --->   Operation 265 'fadd' 'w_sum_3_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [1/2] (12.3ns)   --->   "%tmp_1_1_0_1 = fmul float %conv_input_load_10, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 266 'fmul' 'tmp_1_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [1/2] (12.3ns)   --->   "%tmp_1_1_0_2 = fmul float %conv_input_load_11, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 267 'fmul' 'tmp_1_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 268 [1/2] (3.25ns)   --->   "%conv_input_load_12 = load float* %conv_input_addr_12, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 268 'load' 'conv_input_load_12' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_9 : Operation 269 [2/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_1_weights_1_1_0_2, %conv_input_load_12" [conv_1/conv_1.cpp:26]   --->   Operation 269 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 270 [1/2] (3.25ns)   --->   "%conv_input_load_13 = load float* %conv_input_addr_13, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 270 'load' 'conv_input_load_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_9 : Operation 271 [2/2] (12.3ns)   --->   "%tmp_1_1_1_1 = fmul float %conv_input_load_13, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 271 'fmul' 'tmp_1_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 272 [2/2] (3.25ns)   --->   "%conv_input_load_14 = load float* %conv_input_addr_14, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 272 'load' 'conv_input_load_14' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_9 : Operation 273 [2/2] (3.25ns)   --->   "%conv_input_load_15 = load float* %conv_input_addr_21, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 273 'load' 'conv_input_load_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 10 <SV = 9> <Delay = 22.5>
ST_10 : Operation 274 [1/1] (1.67ns)   --->   "%add_ln26_28 = add i13 1, %sub_ln26_10" [conv_1/conv_1.cpp:26]   --->   Operation 274 'add' 'add_ln26_28' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln26_30 = zext i13 %add_ln26_28 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 275 'zext' 'zext_ln26_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%conv_input_addr_22 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_30" [conv_1/conv_1.cpp:26]   --->   Operation 276 'getelementptr' 'conv_input_addr_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (1.67ns)   --->   "%add_ln26_29 = add i13 2, %sub_ln26_10" [conv_1/conv_1.cpp:26]   --->   Operation 277 'add' 'add_ln26_29' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln26_31 = zext i13 %add_ln26_29 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 278 'zext' 'zext_ln26_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%conv_input_addr_23 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_31" [conv_1/conv_1.cpp:26]   --->   Operation 279 'getelementptr' 'conv_input_addr_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 280 [2/2] (22.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3_0_0_2, %tmp_1_0_1" [conv_1/conv_1.cpp:26]   --->   Operation 280 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 281 [1/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_1_weights_1_1_0_2, %conv_input_load_12" [conv_1/conv_1.cpp:26]   --->   Operation 281 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [1/2] (12.3ns)   --->   "%tmp_1_1_1_1 = fmul float %conv_input_load_13, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 282 'fmul' 'tmp_1_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 283 [1/2] (3.25ns)   --->   "%conv_input_load_14 = load float* %conv_input_addr_14, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 283 'load' 'conv_input_load_14' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_10 : Operation 284 [2/2] (12.3ns)   --->   "%tmp_1_1_1_2 = fmul float %conv_input_load_14, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 284 'fmul' 'tmp_1_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [1/2] (3.25ns)   --->   "%conv_input_load_15 = load float* %conv_input_addr_21, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 285 'load' 'conv_input_load_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_10 : Operation 286 [2/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_1_weights_1_2_0_2, %conv_input_load_15" [conv_1/conv_1.cpp:26]   --->   Operation 286 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [2/2] (3.25ns)   --->   "%conv_input_load_16 = load float* %conv_input_addr_22, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 287 'load' 'conv_input_load_16' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_10 : Operation 288 [2/2] (3.25ns)   --->   "%conv_input_load_17 = load float* %conv_input_addr_23, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 288 'load' 'conv_input_load_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 11 <SV = 10> <Delay = 22.5>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln35, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 289 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i10 %tmp_7 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 290 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln35, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 291 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i7 %tmp_8 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 292 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (1.73ns)   --->   "%sub_ln26_2 = sub i11 %zext_ln26_5, %zext_ln26_6" [conv_1/conv_1.cpp:26]   --->   Operation 293 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %sub_ln26_2 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 294 'sext' 'sext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %select_ln35_7 to i12" [conv_1/conv_1.cpp:35]   --->   Operation 295 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (1.63ns)   --->   "%add_ln26_10 = add i12 %sext_ln26, %zext_ln35_2" [conv_1/conv_1.cpp:26]   --->   Operation 296 'add' 'add_ln26_10' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i12 %add_ln26_10 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 297 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln26_4 = trunc i12 %add_ln26_10 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 298 'trunc' 'trunc_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_4, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 299 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (1.67ns)   --->   "%sub_ln26_5 = sub i13 %p_shl6_cast, %sext_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 300 'sub' 'sub_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i13 %sub_ln26_5 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 301 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%conv_input_addr_6 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_13" [conv_1/conv_1.cpp:26]   --->   Operation 302 'getelementptr' 'conv_input_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (1.67ns)   --->   "%add_ln26_11 = add i13 1, %sub_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 303 'add' 'add_ln26_11' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i13 %add_ln26_11 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 304 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%conv_input_addr_7 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_14" [conv_1/conv_1.cpp:26]   --->   Operation 305 'getelementptr' 'conv_input_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 306 [1/2] (22.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3_0_0_2, %tmp_1_0_1" [conv_1/conv_1.cpp:26]   --->   Operation 306 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/2] (12.3ns)   --->   "%tmp_1_1_1_2 = fmul float %conv_input_load_14, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 307 'fmul' 'tmp_1_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 308 [1/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_1_weights_1_2_0_2, %conv_input_load_15" [conv_1/conv_1.cpp:26]   --->   Operation 308 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 309 [1/2] (3.25ns)   --->   "%conv_input_load_16 = load float* %conv_input_addr_22, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 309 'load' 'conv_input_load_16' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 310 [2/2] (12.3ns)   --->   "%tmp_1_1_2_1 = fmul float %conv_input_load_16, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 310 'fmul' 'tmp_1_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 311 [1/2] (3.25ns)   --->   "%conv_input_load_17 = load float* %conv_input_addr_23, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 311 'load' 'conv_input_load_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 312 [2/2] (12.3ns)   --->   "%tmp_1_1_2_2 = fmul float %conv_input_load_17, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 312 'fmul' 'tmp_1_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 313 [2/2] (3.25ns)   --->   "%conv_input_load_18 = load float* %conv_input_addr_6, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 313 'load' 'conv_input_load_18' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_11 : Operation 314 [2/2] (3.25ns)   --->   "%conv_input_load_19 = load float* %conv_input_addr_7, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 314 'load' 'conv_input_load_19' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 12 <SV = 11> <Delay = 22.5>
ST_12 : Operation 315 [1/1] (1.67ns)   --->   "%add_ln26_12 = add i13 2, %sub_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 315 'add' 'add_ln26_12' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i13 %add_ln26_12 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 316 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%conv_input_addr_8 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_15" [conv_1/conv_1.cpp:26]   --->   Operation 317 'getelementptr' 'conv_input_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i5 %select_ln35_8 to i12" [conv_1/conv_1.cpp:35]   --->   Operation 318 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (1.63ns)   --->   "%add_ln26_20 = add i12 %sext_ln26, %zext_ln35_4" [conv_1/conv_1.cpp:26]   --->   Operation 319 'add' 'add_ln26_20' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i12 %add_ln26_20 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 320 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln26_9 = trunc i12 %add_ln26_20 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 321 'trunc' 'trunc_ln26_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_9, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 322 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (1.67ns)   --->   "%sub_ln26_8 = sub i13 %p_shl3_cast, %sext_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 323 'sub' 'sub_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i13 %sub_ln26_8 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 324 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (0.00ns)   --->   "%conv_input_addr_15 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_23" [conv_1/conv_1.cpp:26]   --->   Operation 325 'getelementptr' 'conv_input_addr_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i5 %select_ln35_9 to i12" [conv_1/conv_1.cpp:35]   --->   Operation 326 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (1.63ns)   --->   "%add_ln26_30 = add i12 %sext_ln26, %zext_ln35_6" [conv_1/conv_1.cpp:26]   --->   Operation 327 'add' 'add_ln26_30' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i12 %add_ln26_30 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 328 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln26_14 = trunc i12 %add_ln26_30 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 329 'trunc' 'trunc_ln26_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26_14, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 330 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (1.67ns)   --->   "%sub_ln26_11 = sub i13 %p_shl_cast, %sext_ln26_3" [conv_1/conv_1.cpp:26]   --->   Operation 331 'sub' 'sub_ln26_11' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 332 [2/2] (22.5ns)   --->   "%w_sum_3_0_1_1 = fadd float %w_sum_3_0_1, %tmp_1_0_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 332 'fadd' 'w_sum_3_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 333 [1/2] (12.3ns)   --->   "%tmp_1_1_2_1 = fmul float %conv_input_load_16, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 333 'fmul' 'tmp_1_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 334 [1/2] (12.3ns)   --->   "%tmp_1_1_2_2 = fmul float %conv_input_load_17, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 334 'fmul' 'tmp_1_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 335 [1/2] (3.25ns)   --->   "%conv_input_load_18 = load float* %conv_input_addr_6, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 335 'load' 'conv_input_load_18' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 336 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_0_2, %conv_input_load_18" [conv_1/conv_1.cpp:26]   --->   Operation 336 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 337 [1/2] (3.25ns)   --->   "%conv_input_load_19 = load float* %conv_input_addr_7, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 337 'load' 'conv_input_load_19' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 338 [2/2] (12.3ns)   --->   "%tmp_1_2_0_1 = fmul float %conv_input_load_19, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 338 'fmul' 'tmp_1_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 339 [2/2] (3.25ns)   --->   "%conv_input_load_20 = load float* %conv_input_addr_8, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 339 'load' 'conv_input_load_20' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 340 [2/2] (3.25ns)   --->   "%conv_input_load_21 = load float* %conv_input_addr_15, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 340 'load' 'conv_input_load_21' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 13 <SV = 12> <Delay = 22.5>
ST_13 : Operation 341 [1/1] (1.67ns)   --->   "%add_ln26_21 = add i13 1, %sub_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 341 'add' 'add_ln26_21' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i13 %add_ln26_21 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 342 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%conv_input_addr_16 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_24" [conv_1/conv_1.cpp:26]   --->   Operation 343 'getelementptr' 'conv_input_addr_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (1.67ns)   --->   "%add_ln26_22 = add i13 2, %sub_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 344 'add' 'add_ln26_22' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i13 %add_ln26_22 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 345 'zext' 'zext_ln26_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%conv_input_addr_17 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_25" [conv_1/conv_1.cpp:26]   --->   Operation 346 'getelementptr' 'conv_input_addr_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 347 [1/2] (22.5ns)   --->   "%w_sum_3_0_1_1 = fadd float %w_sum_3_0_1, %tmp_1_0_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 347 'fadd' 'w_sum_3_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 348 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_0_2, %conv_input_load_18" [conv_1/conv_1.cpp:26]   --->   Operation 348 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 349 [1/2] (12.3ns)   --->   "%tmp_1_2_0_1 = fmul float %conv_input_load_19, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 349 'fmul' 'tmp_1_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 350 [1/2] (3.25ns)   --->   "%conv_input_load_20 = load float* %conv_input_addr_8, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 350 'load' 'conv_input_load_20' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 351 [2/2] (12.3ns)   --->   "%tmp_1_2_0_2 = fmul float %conv_input_load_20, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 351 'fmul' 'tmp_1_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 352 [1/2] (3.25ns)   --->   "%conv_input_load_21 = load float* %conv_input_addr_15, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 352 'load' 'conv_input_load_21' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 353 [2/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_1_weights_2_1_0_2, %conv_input_load_21" [conv_1/conv_1.cpp:26]   --->   Operation 353 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 354 [2/2] (3.25ns)   --->   "%conv_input_load_22 = load float* %conv_input_addr_16, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 354 'load' 'conv_input_load_22' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 355 [2/2] (3.25ns)   --->   "%conv_input_load_23 = load float* %conv_input_addr_17, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 355 'load' 'conv_input_load_23' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 14 <SV = 13> <Delay = 22.5>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln26_32 = zext i13 %sub_ln26_11 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 356 'zext' 'zext_ln26_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (0.00ns)   --->   "%conv_input_addr_24 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_32" [conv_1/conv_1.cpp:26]   --->   Operation 357 'getelementptr' 'conv_input_addr_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 358 [1/1] (1.67ns)   --->   "%add_ln26_31 = add i13 1, %sub_ln26_11" [conv_1/conv_1.cpp:26]   --->   Operation 358 'add' 'add_ln26_31' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln26_33 = zext i13 %add_ln26_31 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 359 'zext' 'zext_ln26_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%conv_input_addr_25 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_33" [conv_1/conv_1.cpp:26]   --->   Operation 360 'getelementptr' 'conv_input_addr_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_14 : Operation 361 [2/2] (22.5ns)   --->   "%w_sum_3_0_1_2 = fadd float %w_sum_3_0_1_1, %tmp_1_0_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 361 'fadd' 'w_sum_3_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 362 [1/2] (12.3ns)   --->   "%tmp_1_2_0_2 = fmul float %conv_input_load_20, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 362 'fmul' 'tmp_1_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 363 [1/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_1_weights_2_1_0_2, %conv_input_load_21" [conv_1/conv_1.cpp:26]   --->   Operation 363 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 364 [1/2] (3.25ns)   --->   "%conv_input_load_22 = load float* %conv_input_addr_16, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 364 'load' 'conv_input_load_22' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 365 [2/2] (12.3ns)   --->   "%tmp_1_2_1_1 = fmul float %conv_input_load_22, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 365 'fmul' 'tmp_1_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 366 [1/2] (3.25ns)   --->   "%conv_input_load_23 = load float* %conv_input_addr_17, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 366 'load' 'conv_input_load_23' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 367 [2/2] (12.3ns)   --->   "%tmp_1_2_1_2 = fmul float %conv_input_load_23, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 367 'fmul' 'tmp_1_2_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 368 [2/2] (3.25ns)   --->   "%conv_input_load_24 = load float* %conv_input_addr_24, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 368 'load' 'conv_input_load_24' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 369 [2/2] (3.25ns)   --->   "%conv_input_load_25 = load float* %conv_input_addr_25, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 369 'load' 'conv_input_load_25' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 15 <SV = 14> <Delay = 22.5>
ST_15 : Operation 370 [1/1] (1.67ns)   --->   "%add_ln26_32 = add i13 2, %sub_ln26_11" [conv_1/conv_1.cpp:26]   --->   Operation 370 'add' 'add_ln26_32' <Predicate = (!icmp_ln8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln26_34 = zext i13 %add_ln26_32 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 371 'zext' 'zext_ln26_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 372 [1/1] (0.00ns)   --->   "%conv_input_addr_26 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_34" [conv_1/conv_1.cpp:26]   --->   Operation 372 'getelementptr' 'conv_input_addr_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_15 : Operation 373 [1/2] (22.5ns)   --->   "%w_sum_3_0_1_2 = fadd float %w_sum_3_0_1_1, %tmp_1_0_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 373 'fadd' 'w_sum_3_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 374 [1/2] (12.3ns)   --->   "%tmp_1_2_1_1 = fmul float %conv_input_load_22, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 374 'fmul' 'tmp_1_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 375 [1/2] (12.3ns)   --->   "%tmp_1_2_1_2 = fmul float %conv_input_load_23, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 375 'fmul' 'tmp_1_2_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 376 [1/2] (3.25ns)   --->   "%conv_input_load_24 = load float* %conv_input_addr_24, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 376 'load' 'conv_input_load_24' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_15 : Operation 377 [2/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_1_weights_2_2_0_2, %conv_input_load_24" [conv_1/conv_1.cpp:26]   --->   Operation 377 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 378 [1/2] (3.25ns)   --->   "%conv_input_load_25 = load float* %conv_input_addr_25, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 378 'load' 'conv_input_load_25' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_15 : Operation 379 [2/2] (12.3ns)   --->   "%tmp_1_2_2_1 = fmul float %conv_input_load_25, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 379 'fmul' 'tmp_1_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 380 [2/2] (3.25ns)   --->   "%conv_input_load_26 = load float* %conv_input_addr_26, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 380 'load' 'conv_input_load_26' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_15 : Operation 381 [1/1] (1.82ns)   --->   "%f = add i6 1, %select_ln35_6" [conv_1/conv_1.cpp:14]   --->   Operation 381 'add' 'f' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 22.5>
ST_16 : Operation 382 [2/2] (22.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1_2, %tmp_1_0_2" [conv_1/conv_1.cpp:26]   --->   Operation 382 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 383 [1/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_1_weights_2_2_0_2, %conv_input_load_24" [conv_1/conv_1.cpp:26]   --->   Operation 383 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 384 [1/2] (12.3ns)   --->   "%tmp_1_2_2_1 = fmul float %conv_input_load_25, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 384 'fmul' 'tmp_1_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 385 [1/2] (3.25ns)   --->   "%conv_input_load_26 = load float* %conv_input_addr_26, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 385 'load' 'conv_input_load_26' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_16 : Operation 386 [2/2] (12.3ns)   --->   "%tmp_1_2_2_2 = fmul float %conv_input_load_26, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 386 'fmul' 'tmp_1_2_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 22.5>
ST_17 : Operation 387 [1/2] (22.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1_2, %tmp_1_0_2" [conv_1/conv_1.cpp:26]   --->   Operation 387 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 388 [1/2] (12.3ns)   --->   "%tmp_1_2_2_2 = fmul float %conv_input_load_26, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 388 'fmul' 'tmp_1_2_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 22.5>
ST_18 : Operation 389 [2/2] (22.5ns)   --->   "%w_sum_3_0_2_1 = fadd float %w_sum_3_0_2, %tmp_1_0_2_1" [conv_1/conv_1.cpp:26]   --->   Operation 389 'fadd' 'w_sum_3_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 22.5>
ST_19 : Operation 390 [1/2] (22.5ns)   --->   "%w_sum_3_0_2_1 = fadd float %w_sum_3_0_2, %tmp_1_0_2_1" [conv_1/conv_1.cpp:26]   --->   Operation 390 'fadd' 'w_sum_3_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 22.5>
ST_20 : Operation 391 [2/2] (22.5ns)   --->   "%w_sum_3_0_2_2 = fadd float %w_sum_3_0_2_1, %tmp_1_0_2_2" [conv_1/conv_1.cpp:26]   --->   Operation 391 'fadd' 'w_sum_3_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 22.5>
ST_21 : Operation 392 [1/2] (22.5ns)   --->   "%w_sum_3_0_2_2 = fadd float %w_sum_3_0_2_1, %tmp_1_0_2_2" [conv_1/conv_1.cpp:26]   --->   Operation 392 'fadd' 'w_sum_3_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 22.5>
ST_22 : Operation 393 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_2_2, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 393 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 22.5>
ST_23 : Operation 394 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_2_2, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 394 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 22.5>
ST_24 : Operation 395 [2/2] (22.5ns)   --->   "%w_sum_3_1_0_1 = fadd float %w_sum_3_1, %tmp_1_1_0_1" [conv_1/conv_1.cpp:26]   --->   Operation 395 'fadd' 'w_sum_3_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 22.5>
ST_25 : Operation 396 [1/2] (22.5ns)   --->   "%w_sum_3_1_0_1 = fadd float %w_sum_3_1, %tmp_1_1_0_1" [conv_1/conv_1.cpp:26]   --->   Operation 396 'fadd' 'w_sum_3_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 22.5>
ST_26 : Operation 397 [2/2] (22.5ns)   --->   "%w_sum_3_1_0_2 = fadd float %w_sum_3_1_0_1, %tmp_1_1_0_2" [conv_1/conv_1.cpp:26]   --->   Operation 397 'fadd' 'w_sum_3_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 22.5>
ST_27 : Operation 398 [1/2] (22.5ns)   --->   "%w_sum_3_1_0_2 = fadd float %w_sum_3_1_0_1, %tmp_1_1_0_2" [conv_1/conv_1.cpp:26]   --->   Operation 398 'fadd' 'w_sum_3_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 22.5>
ST_28 : Operation 399 [2/2] (22.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1_0_2, %tmp_1_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 399 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 22.5>
ST_29 : Operation 400 [1/2] (22.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1_0_2, %tmp_1_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 400 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 22.5>
ST_30 : Operation 401 [2/2] (22.5ns)   --->   "%w_sum_3_1_1_1 = fadd float %w_sum_3_1_1, %tmp_1_1_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 401 'fadd' 'w_sum_3_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 22.5>
ST_31 : Operation 402 [1/2] (22.5ns)   --->   "%w_sum_3_1_1_1 = fadd float %w_sum_3_1_1, %tmp_1_1_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 402 'fadd' 'w_sum_3_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 0.00>

State 33 <SV = 32> <Delay = 22.5>
ST_33 : Operation 403 [2/2] (22.5ns)   --->   "%w_sum_3_1_1_2 = fadd float %w_sum_3_1_1_1, %tmp_1_1_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 403 'fadd' 'w_sum_3_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 22.5>
ST_34 : Operation 404 [1/2] (22.5ns)   --->   "%w_sum_3_1_1_2 = fadd float %w_sum_3_1_1_1, %tmp_1_1_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 404 'fadd' 'w_sum_3_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 22.5>
ST_35 : Operation 405 [2/2] (22.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1_2, %tmp_1_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 405 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 22.5>
ST_36 : Operation 406 [1/2] (22.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1_2, %tmp_1_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 406 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 22.5>
ST_37 : Operation 407 [2/2] (22.5ns)   --->   "%w_sum_3_1_2_1 = fadd float %w_sum_3_1_2, %tmp_1_1_2_1" [conv_1/conv_1.cpp:26]   --->   Operation 407 'fadd' 'w_sum_3_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 22.5>
ST_38 : Operation 408 [1/2] (22.5ns)   --->   "%w_sum_3_1_2_1 = fadd float %w_sum_3_1_2, %tmp_1_1_2_1" [conv_1/conv_1.cpp:26]   --->   Operation 408 'fadd' 'w_sum_3_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 22.5>
ST_39 : Operation 409 [2/2] (22.5ns)   --->   "%w_sum_3_1_2_2 = fadd float %w_sum_3_1_2_1, %tmp_1_1_2_2" [conv_1/conv_1.cpp:26]   --->   Operation 409 'fadd' 'w_sum_3_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 22.5>
ST_40 : Operation 410 [1/2] (22.5ns)   --->   "%w_sum_3_1_2_2 = fadd float %w_sum_3_1_2_1, %tmp_1_1_2_2" [conv_1/conv_1.cpp:26]   --->   Operation 410 'fadd' 'w_sum_3_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 22.5>
ST_41 : Operation 411 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_2_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 411 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 22.5>
ST_42 : Operation 412 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_2_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 412 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 22.5>
ST_43 : Operation 413 [2/2] (22.5ns)   --->   "%w_sum_3_2_0_1 = fadd float %w_sum_3_2, %tmp_1_2_0_1" [conv_1/conv_1.cpp:26]   --->   Operation 413 'fadd' 'w_sum_3_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 22.5>
ST_44 : Operation 414 [1/2] (22.5ns)   --->   "%w_sum_3_2_0_1 = fadd float %w_sum_3_2, %tmp_1_2_0_1" [conv_1/conv_1.cpp:26]   --->   Operation 414 'fadd' 'w_sum_3_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 22.5>
ST_45 : Operation 415 [2/2] (22.5ns)   --->   "%w_sum_3_2_0_2 = fadd float %w_sum_3_2_0_1, %tmp_1_2_0_2" [conv_1/conv_1.cpp:26]   --->   Operation 415 'fadd' 'w_sum_3_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 22.5>
ST_46 : Operation 416 [1/2] (22.5ns)   --->   "%w_sum_3_2_0_2 = fadd float %w_sum_3_2_0_1, %tmp_1_2_0_2" [conv_1/conv_1.cpp:26]   --->   Operation 416 'fadd' 'w_sum_3_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 22.5>
ST_47 : Operation 417 [2/2] (22.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2_0_2, %tmp_1_2_1" [conv_1/conv_1.cpp:26]   --->   Operation 417 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 22.5>
ST_48 : Operation 418 [1/2] (22.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2_0_2, %tmp_1_2_1" [conv_1/conv_1.cpp:26]   --->   Operation 418 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 22.5>
ST_49 : Operation 419 [2/2] (22.5ns)   --->   "%w_sum_3_2_1_1 = fadd float %w_sum_3_2_1, %tmp_1_2_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 419 'fadd' 'w_sum_3_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 22.5>
ST_50 : Operation 420 [1/2] (22.5ns)   --->   "%w_sum_3_2_1_1 = fadd float %w_sum_3_2_1, %tmp_1_2_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 420 'fadd' 'w_sum_3_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 22.5>
ST_51 : Operation 421 [2/2] (22.5ns)   --->   "%w_sum_3_2_1_2 = fadd float %w_sum_3_2_1_1, %tmp_1_2_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 421 'fadd' 'w_sum_3_2_1_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 22.5>
ST_52 : Operation 422 [1/2] (22.5ns)   --->   "%w_sum_3_2_1_2 = fadd float %w_sum_3_2_1_1, %tmp_1_2_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 422 'fadd' 'w_sum_3_2_1_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 22.5>
ST_53 : Operation 423 [2/2] (22.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1_2, %tmp_1_2_2" [conv_1/conv_1.cpp:26]   --->   Operation 423 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 22.5>
ST_54 : Operation 424 [1/2] (22.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1_2, %tmp_1_2_2" [conv_1/conv_1.cpp:26]   --->   Operation 424 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 22.5>
ST_55 : Operation 425 [2/2] (22.5ns)   --->   "%w_sum_3_2_2_1 = fadd float %w_sum_3_2_2, %tmp_1_2_2_1" [conv_1/conv_1.cpp:26]   --->   Operation 425 'fadd' 'w_sum_3_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 22.5>
ST_56 : Operation 426 [1/2] (22.5ns)   --->   "%w_sum_3_2_2_1 = fadd float %w_sum_3_2_2, %tmp_1_2_2_1" [conv_1/conv_1.cpp:26]   --->   Operation 426 'fadd' 'w_sum_3_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 22.5>
ST_57 : Operation 427 [2/2] (22.5ns)   --->   "%w_sum_3_2_2_2 = fadd float %w_sum_3_2_2_1, %tmp_1_2_2_2" [conv_1/conv_1.cpp:26]   --->   Operation 427 'fadd' 'w_sum_3_2_2_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 22.5>
ST_58 : Operation 428 [1/2] (22.5ns)   --->   "%w_sum_3_2_2_2 = fadd float %w_sum_3_2_2_1, %tmp_1_2_2_2" [conv_1/conv_1.cpp:26]   --->   Operation 428 'fadd' 'w_sum_3_2_2_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 429 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:31]   --->   Operation 429 'getelementptr' 'conv_1_bias_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_58 : Operation 430 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 430 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 59 <SV = 58> <Delay = 25.8>
ST_59 : Operation 431 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 431 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_59 : Operation 432 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_2_2, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 432 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 33.5>
ST_60 : Operation 433 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 433 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_60 : Operation 434 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21632, i64 21632, i64 21632) nounwind"   --->   Operation 434 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_60 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln35_1 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 435 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_60 : Operation 436 [1/1] (3.36ns) (grouped into DSP with root node add_ln35_1)   --->   "%mul_ln35 = mul i10 26, %zext_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 436 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 437 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_60 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %select_ln35_7 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 438 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_60 : Operation 439 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35_1 = add i10 %mul_ln35, %zext_ln35_1" [conv_1/conv_1.cpp:35]   --->   Operation 439 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_9 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35_1, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 440 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_60 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i15 %tmp_9 to i16" [conv_1/conv_1.cpp:26]   --->   Operation 441 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_60 : Operation 442 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 442 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_60 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 443 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_60 : Operation 444 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:16]   --->   Operation 444 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_60 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i6 %select_ln35_6 to i16" [conv_1/conv_1.cpp:35]   --->   Operation 445 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_60 : Operation 446 [1/1] (1.94ns)   --->   "%add_ln35_2 = add i16 %zext_ln26_16, %zext_ln35_8" [conv_1/conv_1.cpp:35]   --->   Operation 446 'add' 'add_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i16 %add_ln35_2 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 447 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_60 : Operation 448 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_9" [conv_1/conv_1.cpp:35]   --->   Operation 448 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_60 : Operation 449 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_2_2, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 449 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 450 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv_1/conv_1.cpp:34]   --->   Operation 450 'bitcast' 'bitcast_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_60 : Operation 451 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 451 'partselect' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_60 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 452 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_60 : Operation 453 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv_1/conv_1.cpp:34]   --->   Operation 453 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 454 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv_1/conv_1.cpp:34]   --->   Operation 454 'icmp' 'icmp_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv_1/conv_1.cpp:34]   --->   Operation 455 'or' 'or_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 456 [1/1] (6.78ns)   --->   "%tmp_4 = fcmp ogt float %w_sum, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 456 'fcmp' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_4" [conv_1/conv_1.cpp:34]   --->   Operation 457 'and' 'and_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 458 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 458 'select' 'w_sum_1' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 459 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 459 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_60 : Operation 460 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 460 'specregionend' 'empty_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_60 : Operation 461 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 461 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 61 <SV = 2> <Delay = 0.00>
ST_61 : Operation 462 [1/1] (0.00ns)   --->   "ret void" [conv_1/conv_1.cpp:42]   --->   Operation 462 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten56', conv_1/conv_1.cpp:8) with incoming values : ('add_ln8', conv_1/conv_1.cpp:8) [18]  (1.77 ns)

 <State 2>: 14.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', conv_1/conv_1.cpp:11) with incoming values : ('select_ln11', conv_1/conv_1.cpp:11) [20]  (0 ns)
	'icmp' operation ('icmp_ln11', conv_1/conv_1.cpp:11) [32]  (1.88 ns)
	'select' operation ('select_ln35', conv_1/conv_1.cpp:35) [33]  (1.22 ns)
	'add' operation ('add_ln26_3', conv_1/conv_1.cpp:26) [62]  (1.78 ns)
	'select' operation ('select_ln35_7', conv_1/conv_1.cpp:35) [66]  (1.22 ns)
	'add' operation ('add_ln26_4', conv_1/conv_1.cpp:26) [70]  (1.64 ns)
	'sub' operation ('sub_ln26_3', conv_1/conv_1.cpp:26) [74]  (1.68 ns)
	'add' operation ('add_ln26_5', conv_1/conv_1.cpp:26) [77]  (1.68 ns)
	'getelementptr' operation ('conv_input_addr_1', conv_1/conv_1.cpp:26) [79]  (0 ns)
	'load' operation ('conv_input_load_1', conv_1/conv_1.cpp:26) on array 'conv_input' [211]  (3.25 ns)

 <State 3>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_0_0_2', conv_1/conv_1.cpp:26) on array 'conv_1_weights_0_0_0' [207]  (3.25 ns)
	'fmul' operation ('tmp_s', conv_1/conv_1.cpp:26) [209]  (12.4 ns)

 <State 4>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', conv_1/conv_1.cpp:26) [209]  (12.4 ns)
	'fadd' operation ('w_sum_3', conv_1/conv_1.cpp:26) [210]  (22.6 ns)

 <State 5>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv_1/conv_1.cpp:26) [210]  (22.6 ns)

 <State 6>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_0_1', conv_1/conv_1.cpp:26) [213]  (22.6 ns)

 <State 7>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_0_1', conv_1/conv_1.cpp:26) [213]  (22.6 ns)

 <State 8>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_0_2', conv_1/conv_1.cpp:26) [216]  (22.6 ns)

 <State 9>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_0_2', conv_1/conv_1.cpp:26) [216]  (22.6 ns)

 <State 10>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1', conv_1/conv_1.cpp:26) [221]  (22.6 ns)

 <State 11>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1', conv_1/conv_1.cpp:26) [221]  (22.6 ns)

 <State 12>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1_1', conv_1/conv_1.cpp:26) [224]  (22.6 ns)

 <State 13>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1_1', conv_1/conv_1.cpp:26) [224]  (22.6 ns)

 <State 14>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1_2', conv_1/conv_1.cpp:26) [227]  (22.6 ns)

 <State 15>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1_2', conv_1/conv_1.cpp:26) [227]  (22.6 ns)

 <State 16>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2', conv_1/conv_1.cpp:26) [232]  (22.6 ns)

 <State 17>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2', conv_1/conv_1.cpp:26) [232]  (22.6 ns)

 <State 18>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2_1', conv_1/conv_1.cpp:26) [235]  (22.6 ns)

 <State 19>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2_1', conv_1/conv_1.cpp:26) [235]  (22.6 ns)

 <State 20>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2_2', conv_1/conv_1.cpp:26) [238]  (22.6 ns)

 <State 21>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2_2', conv_1/conv_1.cpp:26) [238]  (22.6 ns)

 <State 22>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv_1/conv_1.cpp:26) [243]  (22.6 ns)

 <State 23>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv_1/conv_1.cpp:26) [243]  (22.6 ns)

 <State 24>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_0_1', conv_1/conv_1.cpp:26) [246]  (22.6 ns)

 <State 25>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_0_1', conv_1/conv_1.cpp:26) [246]  (22.6 ns)

 <State 26>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_0_2', conv_1/conv_1.cpp:26) [249]  (22.6 ns)

 <State 27>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_0_2', conv_1/conv_1.cpp:26) [249]  (22.6 ns)

 <State 28>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv_1/conv_1.cpp:26) [254]  (22.6 ns)

 <State 29>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv_1/conv_1.cpp:26) [254]  (22.6 ns)

 <State 30>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1_1', conv_1/conv_1.cpp:26) [257]  (22.6 ns)

 <State 31>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1_1', conv_1/conv_1.cpp:26) [257]  (22.6 ns)

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1_2', conv_1/conv_1.cpp:26) [260]  (22.6 ns)

 <State 34>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1_2', conv_1/conv_1.cpp:26) [260]  (22.6 ns)

 <State 35>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv_1/conv_1.cpp:26) [265]  (22.6 ns)

 <State 36>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv_1/conv_1.cpp:26) [265]  (22.6 ns)

 <State 37>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2_1', conv_1/conv_1.cpp:26) [268]  (22.6 ns)

 <State 38>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2_1', conv_1/conv_1.cpp:26) [268]  (22.6 ns)

 <State 39>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2_2', conv_1/conv_1.cpp:26) [271]  (22.6 ns)

 <State 40>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2_2', conv_1/conv_1.cpp:26) [271]  (22.6 ns)

 <State 41>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv_1/conv_1.cpp:26) [276]  (22.6 ns)

 <State 42>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv_1/conv_1.cpp:26) [276]  (22.6 ns)

 <State 43>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_0_1', conv_1/conv_1.cpp:26) [279]  (22.6 ns)

 <State 44>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_0_1', conv_1/conv_1.cpp:26) [279]  (22.6 ns)

 <State 45>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_0_2', conv_1/conv_1.cpp:26) [282]  (22.6 ns)

 <State 46>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_0_2', conv_1/conv_1.cpp:26) [282]  (22.6 ns)

 <State 47>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv_1/conv_1.cpp:26) [287]  (22.6 ns)

 <State 48>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv_1/conv_1.cpp:26) [287]  (22.6 ns)

 <State 49>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1_1', conv_1/conv_1.cpp:26) [290]  (22.6 ns)

 <State 50>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1_1', conv_1/conv_1.cpp:26) [290]  (22.6 ns)

 <State 51>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1_2', conv_1/conv_1.cpp:26) [293]  (22.6 ns)

 <State 52>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1_2', conv_1/conv_1.cpp:26) [293]  (22.6 ns)

 <State 53>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv_1/conv_1.cpp:26) [298]  (22.6 ns)

 <State 54>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv_1/conv_1.cpp:26) [298]  (22.6 ns)

 <State 55>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2_1', conv_1/conv_1.cpp:26) [301]  (22.6 ns)

 <State 56>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2_1', conv_1/conv_1.cpp:26) [301]  (22.6 ns)

 <State 57>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2_2', conv_1/conv_1.cpp:26) [304]  (22.6 ns)

 <State 58>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2_2', conv_1/conv_1.cpp:26) [304]  (22.6 ns)

 <State 59>: 25.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load', conv_1/conv_1.cpp:31) on array 'conv_1_bias' [306]  (3.25 ns)
	'fadd' operation ('w_sum', conv_1/conv_1.cpp:31) [307]  (22.6 ns)

 <State 60>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv_1/conv_1.cpp:31) [307]  (22.6 ns)
	'fcmp' operation ('tmp_4', conv_1/conv_1.cpp:34) [314]  (6.79 ns)
	'and' operation ('and_ln34', conv_1/conv_1.cpp:34) [315]  (0 ns)
	'select' operation ('w_sum', conv_1/conv_1.cpp:34) [316]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'w_sum', conv_1/conv_1.cpp:34 on array 'conv_out' [317]  (3.25 ns)

 <State 61>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
