module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    wire [15:0] s0, s1;
    wire c0, c1, cout;
    
    add16 inst0(a[31:16], b[31:16], 0, s0, c0);
    add16 inst1(a[31:16], b[31:16], 1, s1, c1);
    add16 inst_s(a[15:0], b[15:0], 0, sum[15:0], cout);
    
    always @(*) begin
        case(cout)
            0: sum[31:16] = s0;
            1: sum[31:16] = s1;
        endcase
    end

endmodule
