<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Dec  4 11:36:45 2019" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="PG_AXI_PERIPH" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="aclk" SIGIS="undef" SIGNAME="External_Ports_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn" SIGIS="undef" SIGNAME="External_Ports_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="OUTP" RIGHT="0" SIGIS="undef" SIGNAME="PG_CORE_1_CHOUTP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PG_CORE_1" PORT="CHOUTP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="STABLE" SIGIS="undef" SIGNAME="PG_CORE_1_STABLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PG_CORE_1" PORT="STABLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="CSTATE" RIGHT="0" SIGIS="undef" SIGNAME="PG_CORE_1_CSTATE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PG_CORE_1" PORT="CSTATE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PG_CORE_1" PORT="MCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="ch3_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch3_arready" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch3_arvalid" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="ch3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch3_awready" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch3_awvalid" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch3_bready" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ch3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch3_bvalid" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ch3_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch3_rready" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ch3_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch3_rvalid" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="ch3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch3_wready" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ch3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch3_wvalid" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_3" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="del0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="del0_arready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="del0_arvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="del0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="del0_awready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="del0_awvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="del0_bready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="del0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="del0_bvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="del0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="del0_rready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="del0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="del0_rvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="del0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="del0_wready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="del0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="del0_wvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="util_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_utility_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util_arready" SIGIS="undef" SIGNAME="axi_utility_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util_arvalid" SIGIS="undef" SIGNAME="axi_utility_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="util_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_utility_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util_awready" SIGIS="undef" SIGNAME="axi_utility_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util_awvalid" SIGIS="undef" SIGNAME="axi_utility_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util_bready" SIGIS="undef" SIGNAME="axi_utility_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="util_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_utility_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util_bvalid" SIGIS="undef" SIGNAME="axi_utility_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="util_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_utility_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util_rready" SIGIS="undef" SIGNAME="axi_utility_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="util_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_utility_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util_rvalid" SIGIS="undef" SIGNAME="axi_utility_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="util_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_utility_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util_wready" SIGIS="undef" SIGNAME="axi_utility_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="util_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_utility_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util_wvalid" SIGIS="undef" SIGNAME="axi_utility_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_utility" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="ch2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch2_arready" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch2_arvalid" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="ch2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch2_awready" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch2_awvalid" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch2_bready" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ch2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch2_bvalid" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ch2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch2_rready" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ch2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch2_rvalid" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="ch2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch2_wready" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ch2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch2_wvalid" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_2" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="del1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="del1_arready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="del1_arvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="del1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="del1_awready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="del1_awvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="del1_bready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="del1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="del1_bvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="del1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="del1_rready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="del1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="del1_rvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="del1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="del1_wready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="del1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="del1_wvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="ch1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_arready" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch1_arvalid" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="ch1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_awready" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch1_awvalid" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch1_bready" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ch1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_bvalid" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ch1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch1_rready" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ch1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_rvalid" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="ch1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch1_wready" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ch1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch1_wvalid" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_1" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="ch0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_arready" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch0_arvalid" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="ch0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_awready" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch0_awvalid" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch0_bready" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ch0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_bvalid" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ch0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch0_rready" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ch0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_rvalid" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="ch0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ch0_wready" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ch0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ch0_wvalid" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ch_0" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_ch0" DATAWIDTH="32" NAME="ch0" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="ch0_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="ch0_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="ch0_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="ch0_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="ch0_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="ch0_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="ch0_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="ch0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="ch0_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="ch0_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="ch0_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="ch0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="ch0_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="ch0_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="ch0_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="ch0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="ch0_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_ch1" DATAWIDTH="32" NAME="ch1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="ch1_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="ch1_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="ch1_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="ch1_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="ch1_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="ch1_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="ch1_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="ch1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="ch1_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="ch1_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="ch1_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="ch1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="ch1_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="ch1_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="ch1_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="ch1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="ch1_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_ch2" DATAWIDTH="32" NAME="ch2" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="ch2_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="ch2_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="ch2_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="ch2_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="ch2_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="ch2_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="ch2_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="ch2_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="ch2_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="ch2_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="ch2_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="ch2_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="ch2_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="ch2_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="ch2_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="ch2_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="ch2_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_ch3" DATAWIDTH="32" NAME="ch3" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="ch3_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="ch3_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="ch3_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="ch3_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="ch3_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="ch3_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="ch3_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="ch3_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="ch3_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="ch3_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="ch3_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="ch3_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="ch3_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="ch3_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="ch3_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="ch3_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="ch3_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_del0" DATAWIDTH="32" NAME="del0" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="del0_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="del0_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="del0_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="del0_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="del0_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="del0_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="del0_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="del0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="del0_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="del0_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="del0_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="del0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="del0_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="del0_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="del0_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="del0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="del0_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_del1" DATAWIDTH="32" NAME="del1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="del1_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="del1_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="del1_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="del1_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="del1_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="del1_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="del1_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="del1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="del1_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="del1_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="del1_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="del1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="del1_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="del1_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="del1_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="del1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="del1_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_util" DATAWIDTH="32" NAME="util" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="util_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="util_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="util_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="util_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="util_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="util_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="util_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="util_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="util_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="util_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="util_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="util_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="util_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="util_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="util_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="util_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="util_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/PG_CORE_1" HWVERSION="1.0" INSTANCE="PG_CORE_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PG_CORE" VLNV="xilinx.com:module_ref:PG_CORE:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_PERIPH_PG_CORE_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RSTn" SIGIS="rst" SIGNAME="axi_utility_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_utility" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="TLIM0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ch_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="TLIM1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_1_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ch_1" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="TLIM2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_2_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ch_2" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="TLIM3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_3_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ch_3" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DC0" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_0_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ch_0" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DC1" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_1_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ch_1" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DC2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_2_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ch_2" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DC3" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_3_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ch_3" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DEL0" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_delay_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DEL1" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_delay_0" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DEL2" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_delay_1" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DEL3" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_delay_1" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CHOUTP" RIGHT="0" SIGIS="undef" SIGNAME="PG_CORE_1_CHOUTP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="OUTP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="EN" RIGHT="0" SIGIS="undef" SIGNAME="axi_utility_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_utility" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="STABLE" SIGIS="undef" SIGNAME="PG_CORE_1_STABLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="STABLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CSTATE" RIGHT="0" SIGIS="undef" SIGNAME="PG_CORE_1_CSTATE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CSTATE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_ch_0" HWVERSION="2.0" INSTANCE="axi_ch_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_PERIPH_axi_gpio_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ch_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_CORE_1" PORT="TLIM0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_0_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_CORE_1" PORT="DC0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ch0" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_ch_1" HWVERSION="2.0" INSTANCE="axi_ch_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_PERIPH_axi_ch_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ch_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_1_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_CORE_1" PORT="TLIM1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_1_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_CORE_1" PORT="DC1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ch1" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_ch_2" HWVERSION="2.0" INSTANCE="axi_ch_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_PERIPH_axi_ch_0_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ch_2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_2_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_CORE_1" PORT="TLIM2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_2_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_CORE_1" PORT="DC2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ch2" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_ch_3" HWVERSION="2.0" INSTANCE="axi_ch_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_PERIPH_axi_ch_0_2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch3_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch3_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch3_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch3_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch3_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch3_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch3_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ch_3_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="ch3_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_3_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_CORE_1" PORT="TLIM3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_ch_3_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_CORE_1" PORT="DC3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_ch3" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_delay_0" HWVERSION="2.0" INSTANCE="axi_delay_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_PERIPH_axi_gpio_0_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_CORE_1" PORT="DEL0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_CORE_1" PORT="DEL1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_del0" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_delay_1" HWVERSION="2.0" INSTANCE="axi_delay_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_PERIPH_axi_delay_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="del1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_CORE_1" PORT="DEL2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_CORE_1" PORT="DEL3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_del1" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_utility" HWVERSION="2.0" INSTANCE="axi_utility" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_PERIPH_axi_gpio_0_2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_utility_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="util_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_utility_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="util_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_utility_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="util_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_utility_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="util_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_utility_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="util_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_utility_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="util_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_utility_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="util_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_utility_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="util_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_utility_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="util_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_utility_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="util_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_utility_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="util_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_utility_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="util_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_utility_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="util_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_utility_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="util_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_utility_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="util_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_utility_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="util_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_utility_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_PERIPH_imp" PORT="util_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_utility_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_CORE_1" PORT="RSTn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_utility_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_CORE_1" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_util" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
