# AXI4 DMA Engine & AXI4 RAM Controller IP Cores

[![Language](https://img.shields.io/badge/Language-Verilog--2001-blue.svg)](https://en.wikipedia.org/wiki/Verilog)
[![Protocol](https://img.shields.io/badge/Protocol-AXI4%20%7C%20AXI4--Stream-orange.svg)](https://developer.arm.com/documentation/ihi0022/e)
[![License](https://img.shields.io/badge/License-MIT-green.svg)](LICENSE)

## Overview

This repository contains a high-performance, fully parameterizable RTL implementation of an **AXI4 Direct Memory Access (DMA) Engine** and an **AXI4 RAM Slave Core**, designed in Verilog-2001.

The IP core enables high-throughput data transfers between memory-mapped AXI4 memory locations and streaming AXI4-Stream interfaces with minimal CPU overhead.

### Author & Credits
- **Author:** Akshansh Chaurasia
- **Supervisor:** Dr. Rakesh Palisetty (Guiding Professor)
- **Institution:** Shiv Nadar University
- **Department:** Department of Electrical Engineering
- **Project:** Minor Project - AXI Verification IP & RTL Cores

---

## Directory Structure

```text
AXI_VIP_Project/
├── axi_master_rtl/
│   ├── axi_dma.v          # Top-level AXI4 DMA wrapper module
│   ├── axi_dma_rd.v       # AXI4 DMA Read Channel (MM-to-Stream)
│   └── axi_dma_wr.v       # AXI4 DMA Write Channel (Stream-to-MM)
├── axi_slave_rtl/
│   └── axi_ram.v          # Synthesizable AXI4 BRAM/RAM Slave core
├── docs/
│   ├── axi_ram_spec.md    # Interface and implementation specification
│   └── IHI0022H_amba_axi_protocol_spec.pdf  # ARM AMBA AXI & ACE Protocol Specification (Issue H)
└── README.md              # Documentation & Specification
```

---

## System Architecture

```
                       +---------------------------------------------------+
                       |                    AXI4 DMA                       |
                       |                                                   |
 [Read Descriptor] --->|  +------------------+     +--------------------+  |---> AXI4-Stream Read Data
                       |  |   axi_dma_rd     |     |    axi_dma_wr      |  |
  [Write Descriptor]-->|  |  (MM to Stream)  |     |  (Stream to MM)    |  |<--- AXI4-Stream Write Data
                       |  +--------+---------+     +---------+----------+  |
                       +-----------|-------------------------|-------------+
                                   | AXI4 AR/R               | AXI4 AW/W/B
                                   v                         v
                       +---------------------------------------------------+
                       |                   AXI4 Memory /                   |
                       |                     axi_ram                       |
                       +---------------------------------------------------+
```

---

## Module Descriptions

### 1. `axi_dma.v` (Top-Level Master DMA)
The top-level `axi_dma` module instantiates and connects the independent read (`axi_dma_rd`) and write (`axi_dma_wr`) DMA channels. It bridges AXI4 Memory-Mapped (AXI4 MM) buses and AXI4-Stream (AXIS) interfaces based on incoming descriptor commands.

- **Key Capabilities:**
  - Full-duplex simultaneous read and write DMA operations.
  - Configurable descriptor interfaces for specifying transfer source/destination addresses and lengths.
  - Status feedback interfaces returning transaction tags, byte counts, and error codes.
  - Global read/write enable and write-abort controls.

### 2. `axi_dma_rd.v` (DMA Read Channel)
The read channel fetches data from an AXI4 memory-mapped memory address space (`m_axi_ar*` / `m_axi_r*`) and converts it into an AXI4-Stream output (`m_axis_read_data_*`).

- **Features:**
  - Handles burst splitting across AXI max burst length boundaries (`AXI_MAX_BURST_LEN`).
  - Supports scatter/gather (`ENABLE_SG`) and unaligned address transfers (`ENABLE_UNALIGNED`).
  - Generates AXI stream sideband signals (`tlast`, `tkeep`, `tid`, `tdest`, `tuser`).
  - Reports descriptor completion status and transaction errors (OKAY, EXOKAY, SLVERR, DECERR).

### 3. `axi_dma_wr.v` (DMA Write Channel)
The write channel receives data from an AXI4-Stream input (`s_axis_write_data_*`) and writes it to a target AXI4 memory-mapped address (`m_axi_aw*` / `m_axi_w*` / `m_axi_b*`).

- **Features:**
  - Automated write address and length computation per descriptor.
  - Manages AXI write response channel (`bresp`, `bvalid`, `bready`).
  - Supports abort control (`write_abort`) for emergency stream clearing.
  - Returns write status output including total byte length written (`m_axis_write_desc_status_len`).

### 4. `axi_ram.v` (AXI4 Memory Slave)
A synthesizable single-port/dual-channel AXI4 RAM core suitable for FPGA block RAM (BRAM) or ASIC memory synthesis.

- **Features:**
  - Independent Read FSM (`READ_STATE_IDLE`, `READ_STATE_BURST`) and Write FSM (`WRITE_STATE_IDLE`, `WRITE_STATE_BURST`, `WRITE_STATE_RESP`).
  - Byte-wise write strobe support (`s_axi_wstrb`) using conditional byte array writes.
  - Optional output pipelining register (`PIPELINE_OUTPUT = 1`) for higher clock frequency synthesis.
  - Automatically calculates memory address depth using `$clog2`.

---

## Parameter Specifications

| Parameter | Default | Units / Type | Description |
|---|---|---|---|
| `AXI_DATA_WIDTH` | `32` | bits | Width of the AXI4 data bus (e.g., 32, 64, 128, 256, 512) |
| `AXI_ADDR_WIDTH` | `16` | bits | Width of the AXI4 address bus |
| `AXI_STRB_WIDTH` | `(AXI_DATA_WIDTH/8)` | bytes | Width of byte enable strobes |
| `AXI_ID_WIDTH` | `8` | bits | Width of AXI transaction ID fields |
| `AXI_MAX_BURST_LEN` | `16` | cycles | Maximum burst length allowed per AXI transfer |
| `AXIS_DATA_WIDTH` | `AXI_DATA_WIDTH` | bits | Width of AXI-Stream data bus |
| `LEN_WIDTH` | `20` | bits | Width of DMA length field (max 1MB payload by default) |
| `TAG_WIDTH` | `8` | bits | Width of descriptor tracking tag |
| `ENABLE_SG` | `0` | boolean (0/1) | Enable Scatter-Gather multi-descriptor framing |
| `ENABLE_UNALIGNED` | `0` | boolean (0/1) | Support unaligned memory address starting points |
| `PIPELINE_OUTPUT` | `0` | boolean (0/1) | (`axi_ram`) Adds pipeline register stage to RAM read output |

---

## Signal Description

### Control & Status
- `clk`: System Clock input.
- `rst`: Synchronous active-high reset signal.
- `read_enable` / `write_enable`: Enables read/write DMA processing.
- `write_abort`: Immediately halts current write descriptor execution.

### Read Descriptor Interface (`s_axis_read_desc_*`)
- `s_axis_read_desc_addr`: Starting memory address for DMA read.
- `s_axis_read_desc_len`: Number of bytes to transfer.
- `s_axis_read_desc_tag`: Identifier tag passed to status output upon completion.
- `s_axis_read_desc_valid` / `s_axis_read_desc_ready`: Handshake signals.

### Write Descriptor Interface (`s_axis_write_desc_*`)
- `s_axis_write_desc_addr`: Target memory address for DMA write.
- `s_axis_write_desc_len`: Maximum bytes to write.
- `s_axis_write_desc_tag`: Identifier tag for write completion tracking.
- `s_axis_write_desc_valid` / `s_axis_write_desc_ready`: Handshake signals.

---

## Simulation & Verification Guide

This RTL suite is written in standard Verilog-2001 and is compatible with major EDA tools and simulators:

- **Icarus Verilog / GTKWave:**
  ```bash
  iverilog -g2001 -o dma_tb axi_master_rtl/*.v axi_slave_rtl/*.v
  vvp dma_tb
  ```
- **Xilinx Vivado:**
  Add `axi_master_rtl/` and `axi_slave_rtl/` directories as Design Sources (`.v`).
- **Verilator:**
  ```bash
  verilator --cc --exe axi_dma.v axi_ram.v
  ```

---

## License

This project is released under the **MIT License**.
