

.PHONY : fsub_b1-01
fsub_b1-01 :
	@cd /home/anusha/new/RV32H/fsub/work/fsub_b1-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fsub/test/env -mabi=ilp32  /home/anusha/new/RV32H/fsub/test/fsub_b1-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fsub_b1-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fsub_b1-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fsub.cgf -x32 -f32 -ix False   -l fsub_b1 ;

.PHONY : fsub_b10-01
fsub_b10-01 :
	@cd /home/anusha/new/RV32H/fsub/work/fsub_b10-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fsub/test/env -mabi=ilp32  /home/anusha/new/RV32H/fsub/test/fsub_b10-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fsub_b10-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fsub_b10-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fsub.cgf -x32 -f32 -ix False   -l fsub_b10 ;

.PHONY : fsub_b11-01
fsub_b11-01 :
	@cd /home/anusha/new/RV32H/fsub/work/fsub_b11-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fsub/test/env -mabi=ilp32  /home/anusha/new/RV32H/fsub/test/fsub_b11-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fsub_b11-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fsub_b11-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fsub.cgf -x32 -f32 -ix False   -l fsub_b11 ;

.PHONY : fsub_b12-01
fsub_b12-01 :
	@cd /home/anusha/new/RV32H/fsub/work/fsub_b12-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fsub/test/env -mabi=ilp32  /home/anusha/new/RV32H/fsub/test/fsub_b12-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fsub_b12-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fsub_b12-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fsub.cgf -x32 -f32 -ix False   -l fsub_b12 ;

.PHONY : fsub_b13-01
fsub_b13-01 :
	@cd /home/anusha/new/RV32H/fsub/work/fsub_b13-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fsub/test/env -mabi=ilp32  /home/anusha/new/RV32H/fsub/test/fsub_b13-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fsub_b13-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fsub_b13-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fsub.cgf -x32 -f32 -ix False   -l fsub_b13 ;

.PHONY : fsub_b2-01
fsub_b2-01 :
	@cd /home/anusha/new/RV32H/fsub/work/fsub_b2-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fsub/test/env -mabi=ilp32  /home/anusha/new/RV32H/fsub/test/fsub_b2-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fsub_b2-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fsub_b2-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fsub.cgf -x32 -f32 -ix False   -l fsub_b2 ;

.PHONY : fsub_b3-01
fsub_b3-01 :
	@cd /home/anusha/new/RV32H/fsub/work/fsub_b3-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fsub/test/env -mabi=ilp32  /home/anusha/new/RV32H/fsub/test/fsub_b3-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fsub_b3-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fsub_b3-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fsub.cgf -x32 -f32 -ix False   -l fsub_b3 ;

.PHONY : fsub_b4-01
fsub_b4-01 :
	@cd /home/anusha/new/RV32H/fsub/work/fsub_b4-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fsub/test/env -mabi=ilp32  /home/anusha/new/RV32H/fsub/test/fsub_b4-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fsub_b4-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fsub_b4-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fsub.cgf -x32 -f32 -ix False   -l fsub_b4 ;

.PHONY : fsub_b5-01
fsub_b5-01 :
	@cd /home/anusha/new/RV32H/fsub/work/fsub_b5-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fsub/test/env -mabi=ilp32  /home/anusha/new/RV32H/fsub/test/fsub_b5-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fsub_b5-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fsub_b5-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fsub.cgf -x32 -f32 -ix False   -l fsub_b5 ;

.PHONY : fsub_b7-01
fsub_b7-01 :
	@cd /home/anusha/new/RV32H/fsub/work/fsub_b7-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fsub/test/env -mabi=ilp32  /home/anusha/new/RV32H/fsub/test/fsub_b7-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fsub_b7-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fsub_b7-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fsub.cgf -x32 -f32 -ix False   -l fsub_b7 ;

.PHONY : fsub_b8-01
fsub_b8-01 :
	@cd /home/anusha/new/RV32H/fsub/work/fsub_b8-01.S;riscv64-unknown-elf-gcc -march=rv32if_zicsr_zfh          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles -T /home/anusha/new/riscof/sail_cSim/env/link.ld                -I /home/anusha/new/riscof/sail_cSim/env/                -I /home/anusha/new/RV32H/fsub/test/env -mabi=ilp32  /home/anusha/new/RV32H/fsub/test/fsub_b8-01.S -o ref.elf -DTEST_CASE_1=True -DXLEN=32 -DFLEN=32;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --test-signature=Reference-sail_c_simulator.signature ref.elf > fsub_b8-01.log 2>&1;riscv_isac --verbose debug coverage -d                         -t fsub_b8-01.log --parser-name c_sail -o coverage.rpt                          --sig-label begin_signature  end_signature                         --test-label rvtest_code_begin rvtest_code_end                         -e ref.elf -c /home/anusha/new/riscv-ctg/sample_cgfs/dataset.cgf -c /home/anusha/new/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fsub.cgf -x32 -f32 -ix False   -l fsub_b8 ;