/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [10:0] _02_;
  reg [17:0] _03_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire [29:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [28:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = !(celloutsig_1_0z[24] ? celloutsig_1_10z[7] : celloutsig_1_12z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z[13] | celloutsig_0_5z);
  assign celloutsig_1_6z = ~(celloutsig_1_2z | _00_);
  assign celloutsig_1_15z = _01_ | ~(celloutsig_1_1z);
  assign celloutsig_1_10z = in_data[161:151] + { celloutsig_1_4z, _02_[9:6], _00_, _01_, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _03_ <= 18'h00000;
    else _03_ <= { in_data[21:6], celloutsig_0_0z, celloutsig_0_4z };
  reg [5:0] _10_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 6'h00;
    else _10_ <= { celloutsig_1_0z[10:6], celloutsig_1_4z };
  assign { _02_[9:6], _00_, _01_ } = _10_;
  assign celloutsig_0_2z = { in_data[44:18], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[28:0] };
  assign celloutsig_1_2z = celloutsig_1_0z[16:7] >= { celloutsig_1_0z[11:3], celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[109:97], celloutsig_1_1z } >= { in_data[116:105], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_8z = celloutsig_1_0z[15:9] >= celloutsig_1_0z[28:22];
  assign celloutsig_1_12z = { _02_[9:6], _00_, celloutsig_1_9z, celloutsig_1_11z } >= { in_data[145:127], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_16z = { celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_1z } >= { celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_0_0z = in_data[30:22] > in_data[9:1];
  assign celloutsig_0_11z = { _03_[11:7], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_8z } > { in_data[21:20], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_1_3z = ! { in_data[111:102], celloutsig_1_1z };
  assign celloutsig_1_19z = ! { celloutsig_1_17z[5:2], celloutsig_1_6z };
  assign celloutsig_0_5z = { in_data[36:35], celloutsig_0_0z } < celloutsig_0_2z[15:13];
  assign celloutsig_0_1z = in_data[79] & ~(in_data[62]);
  assign celloutsig_1_1z = in_data[177] & ~(in_data[148]);
  assign celloutsig_1_9z = in_data[118] & ~(celloutsig_1_6z);
  assign celloutsig_1_18z = celloutsig_1_14z & ~(in_data[135]);
  assign celloutsig_0_4z = ~^ { in_data[39:38], celloutsig_0_3z };
  assign celloutsig_0_8z = ~^ { in_data[74:73], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_4z = ~^ celloutsig_1_0z[12:5];
  assign celloutsig_0_3z = ^ { celloutsig_0_2z[17:6], celloutsig_0_0z };
  assign celloutsig_0_10z = { _03_[13], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z } >> { celloutsig_0_2z[6:5], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z } >> { _02_[7:6], _00_, _01_, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[162:134] >> in_data[162:134];
  assign celloutsig_1_17z = { celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_16z } >> celloutsig_1_10z[7:1];
  assign celloutsig_0_9z = ~((celloutsig_0_5z & celloutsig_0_5z) | celloutsig_0_6z);
  assign { _02_[10], _02_[5:0] } = { celloutsig_1_4z, _00_, _01_, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z };
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
