--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk50Mhz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SCK         |   10.521(R)|clk50Mhz_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50Mhz       |    3.473|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<3>          |Led<5>         |    9.600|
sw<3>          |Led<6>         |   11.777|
sw<3>          |Led<7>         |   11.800|
sw<4>          |Led<5>         |    9.506|
sw<4>          |Led<6>         |   12.489|
sw<4>          |Led<7>         |   12.457|
sw<5>          |Led<0>         |    8.747|
sw<5>          |Led<1>         |    8.117|
sw<5>          |Led<2>         |    7.510|
sw<5>          |Led<3>         |    7.779|
sw<5>          |Led<4>         |    8.810|
sw<5>          |Led<5>         |    9.470|
sw<5>          |Led<6>         |   11.330|
sw<5>          |Led<7>         |   11.076|
sw<6>          |Led<0>         |    9.322|
sw<6>          |Led<1>         |    8.692|
sw<6>          |Led<2>         |    8.085|
sw<6>          |Led<3>         |    8.354|
sw<6>          |Led<4>         |    9.385|
sw<6>          |Led<5>         |    7.948|
sw<6>          |Led<6>         |   11.868|
sw<6>          |Led<7>         |   11.646|
sw<7>          |Led<0>         |    9.546|
sw<7>          |Led<1>         |    8.916|
sw<7>          |Led<2>         |    8.634|
sw<7>          |Led<3>         |    8.578|
sw<7>          |Led<4>         |    9.609|
sw<7>          |Led<5>         |    8.165|
sw<7>          |Led<6>         |   11.105|
sw<7>          |Led<7>         |   11.784|
---------------+---------------+---------+


Analysis completed Sat Mar 12 18:00:19 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 94 MB



