
*** Running vivado
    with args -log zcu102_axis2sgdma_dm_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zcu102_axis2sgdma_dm_1_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zcu102_axis2sgdma_dm_1_0.tcl -notrace
Command: synth_design -top zcu102_axis2sgdma_dm_1_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1820.227 ; gain = 0.000 ; free physical = 59052 ; free virtual = 61002
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zcu102_axis2sgdma_dm_1_0' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis2sgdma_dm_1_0/synth/zcu102_axis2sgdma_dm_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_ic2sgdma' [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/448f/hdl/axis_ic2sgdma.v:3]
	Parameter DATA_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter STATUS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter idle bound to: 1'b0 
	Parameter running bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'axis_ic2sgdma' (1#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ipshared/448f/hdl/axis_ic2sgdma.v:3]
INFO: [Synth 8-6155] done synthesizing module 'zcu102_axis2sgdma_dm_1_0' (2#1) [/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zcu102/ip/zcu102_axis2sgdma_dm_1_0/synth/zcu102_axis2sgdma_dm_1_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1820.234 ; gain = 0.008 ; free physical = 59081 ; free virtual = 61033
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1820.234 ; gain = 0.008 ; free physical = 59082 ; free virtual = 61035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1820.234 ; gain = 0.008 ; free physical = 59082 ; free virtual = 61035
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2460.652 ; gain = 0.008 ; free physical = 57084 ; free virtual = 59179
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 2460.652 ; gain = 640.426 ; free physical = 57228 ; free virtual = 59323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 2460.652 ; gain = 640.426 ; free physical = 57228 ; free virtual = 59323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 2460.652 ; gain = 640.426 ; free physical = 57233 ; free virtual = 59329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 2460.660 ; gain = 640.434 ; free physical = 57215 ; free virtual = 59312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_ic2sgdma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design zcu102_axis2sgdma_dm_1_0 has port status_tkeep[3] driven by constant 1
INFO: [Synth 8-3917] design zcu102_axis2sgdma_dm_1_0 has port status_tkeep[2] driven by constant 1
INFO: [Synth 8-3917] design zcu102_axis2sgdma_dm_1_0 has port status_tkeep[1] driven by constant 1
INFO: [Synth 8-3917] design zcu102_axis2sgdma_dm_1_0 has port status_tkeep[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[0]' (FDRE) to 'inst/tdata_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[1]' (FDRE) to 'inst/tdata_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[2]' (FDRE) to 'inst/tdata_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[3]' (FDRE) to 'inst/tdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[4]' (FDRE) to 'inst/tdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[5]' (FDRE) to 'inst/tdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[6]' (FDRE) to 'inst/tdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[7]' (FDRE) to 'inst/tdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[8]' (FDRE) to 'inst/tdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[9]' (FDRE) to 'inst/tdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[10]' (FDRE) to 'inst/tdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[11]' (FDRE) to 'inst/tdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[12]' (FDRE) to 'inst/tdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[13]' (FDRE) to 'inst/tdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[14]' (FDRE) to 'inst/tdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[15]' (FDRE) to 'inst/tdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[16]' (FDRE) to 'inst/tdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[17]' (FDRE) to 'inst/tdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[18]' (FDRE) to 'inst/tdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[19]' (FDRE) to 'inst/tdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[20]' (FDRE) to 'inst/tdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[21]' (FDRE) to 'inst/tdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[22]' (FDRE) to 'inst/tdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[23]' (FDRE) to 'inst/tdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[24]' (FDRE) to 'inst/tdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[25]' (FDRE) to 'inst/tdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[26]' (FDRE) to 'inst/tdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[27]' (FDRE) to 'inst/tdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[28]' (FDSE) to 'inst/tdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/tdata_reg[29]' (FDRE) to 'inst/tdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/tdata_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/tdata_reg[31]) is unused and will be removed from module zcu102_axis2sgdma_dm_1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 2460.660 ; gain = 640.434 ; free physical = 57188 ; free virtual = 59287
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:02:18 . Memory (MB): peak = 2711.332 ; gain = 891.105 ; free physical = 54181 ; free virtual = 56361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:02:18 . Memory (MB): peak = 2711.332 ; gain = 891.105 ; free physical = 54180 ; free virtual = 56361
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:02:18 . Memory (MB): peak = 2739.355 ; gain = 919.129 ; free physical = 54174 ; free virtual = 56355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:02:18 . Memory (MB): peak = 2739.359 ; gain = 919.133 ; free physical = 54133 ; free virtual = 56314
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:02:18 . Memory (MB): peak = 2739.359 ; gain = 919.133 ; free physical = 54133 ; free virtual = 56314
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:02:18 . Memory (MB): peak = 2739.359 ; gain = 919.133 ; free physical = 54133 ; free virtual = 56314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:02:18 . Memory (MB): peak = 2739.359 ; gain = 919.133 ; free physical = 54133 ; free virtual = 56314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:02:18 . Memory (MB): peak = 2739.359 ; gain = 919.133 ; free physical = 54134 ; free virtual = 56314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:02:18 . Memory (MB): peak = 2739.359 ; gain = 919.133 ; free physical = 54134 ; free virtual = 56314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     1|
|4     |LUT4 |     3|
|5     |LUT5 |     2|
|6     |LUT6 |     3|
|7     |FDRE |     6|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    20|
|2     |  inst   |axis_ic2sgdma |    20|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:02:18 . Memory (MB): peak = 2739.359 ; gain = 919.133 ; free physical = 54134 ; free virtual = 56315
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:37 . Memory (MB): peak = 2739.359 ; gain = 278.715 ; free physical = 54190 ; free virtual = 56370
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:02:19 . Memory (MB): peak = 2739.363 ; gain = 919.133 ; free physical = 54205 ; free virtual = 56386
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:02:21 . Memory (MB): peak = 2761.359 ; gain = 972.176 ; free physical = 54647 ; free virtual = 56828
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/optical-flow/_sds/p0/vivado/prj/prj.runs/zcu102_axis2sgdma_dm_1_0_synth_1/zcu102_axis2sgdma_dm_1_0.dcp' has been generated.
