// Seed: 1900721982
module module_0 (
    input wand id_0,
    output tri1 id_1,
    input wire id_2,
    input tri id_3,
    input wand id_4,
    output supply0 id_5
);
endmodule
module module_1 #(
    parameter id_17 = 32'd21
) (
    input  wand  id_0,
    output wand  id_1,
    input  uwire id_2,
    output wand  id_3,
    output tri0  id_4,
    output wire  id_5,
    input  tri   id_6,
    input  uwire id_7,
    input  uwire id_8,
    input  wire  id_9,
    input  uwire id_10,
    output uwire id_11,
    output uwire id_12
);
  wire id_14;
  logic [7:0] id_15;
  assign id_5 = 1 + 1;
  parameter id_16 = 1;
  wire _id_17;
  ;
  assign id_3 = 1'b0;
  wire [id_17 : ""] id_18;
  assign id_15[-1] = id_2;
  assign id_18 = id_8;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2,
      id_0,
      id_9,
      id_5
  );
  assign id_17 = id_0;
  assign id_3  = -1;
  wire id_19;
  id_20 :
  assert property (@(1) 1)
  else;
endmodule
