#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Aug 15 15:44:04 2023
# Process ID: 7184
# Current directory: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13628 C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.xpr
# Log file: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/vivado.log
# Journal file: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1026.539 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:module_ref:counter_trig:1.0 - counter_trig_PORT1
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_PORT1
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /FIFO_delay_port1/fifo_generator_PORT1Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_fifo_PORT1
WARNING: [BD 41-1731] Type mismatch between connected pins: /FIFO_delay_port1/s_aresetn(rst) and /FIFO_delay_port1/counter_trig_PORT1/areset(undef)
Adding component instance block -- xilinx.com:module_ref:counter_trig:1.0 - counter_trig_PORT2
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_PORT2
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /FIFO_delay_port2/fifo_generator_PORT2Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_fifo_PORT2
WARNING: [BD 41-1731] Type mismatch between connected pins: /FIFO_delay_port2/s_aresetn(rst) and /FIFO_delay_port2/counter_trig_PORT2/areset(undef)
Adding component instance block -- xilinx.com:module_ref:GPIO_change:1.0 - GPIO_change_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:signal_combine:1.0 - signal_combine_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_2
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_1
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - floating_point_0
Adding component instance block -- xilinx.com:module_ref:float_to_int_axi:1.0 - float_to_int_axi_0
Adding component instance block -- xilinx.com:module_ref:int_to_float_axi:1.0 - int_to_float_axi_0
Adding component instance block -- xilinx.com:module_ref:adder_axi:1.0 - adder_axi_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:adder_axi:1.0 - adder_axi_1
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_1
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - floating_point_0
Adding component instance block -- xilinx.com:module_ref:float_to_int_axi:1.0 - float_to_int_axi_0
Adding component instance block -- xilinx.com:module_ref:int_to_float_axi:1.0 - int_to_float_axi_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_1
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - floating_point_0
Adding component instance block -- xilinx.com:module_ref:float_to_int_axi:1.0 - float_to_int_axi_0
Adding component instance block -- xilinx.com:module_ref:int_to_float_axi:1.0 - int_to_float_axi_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_1
Adding component instance block -- xilinx.com:ip:floating_point:7.1 - floating_point_0
Adding component instance block -- xilinx.com:module_ref:float_to_int_axi:1.0 - float_to_int_axi_0
Adding component instance block -- xilinx.com:module_ref:int_to_float_axi:1.0 - int_to_float_axi_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
WARNING: [BD 41-1731] Type mismatch between connected pins: /GPIO_change_0/areset_out(undef) and /FIFO_delay_port1/s_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /GPIO_change_0/areset_out(undef) and /FIFO_delay_port2/s_aresetn(rst)
Successfully read diagram <system> from BD file <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1667.344 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.Input_Depth_axis {16384} CONFIG.Full_Threshold_Assert_Value_axis {16383} CONFIG.Empty_Threshold_Assert_Value_axis {16382}] [get_bd_cells FIFO_delay_port2/fifo_generator_PORT2]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /FIFO_delay_port2/fifo_generator_PORT2Executing the post_config_ip from bd
endgroup
startgroup
set_property -dict [list CONFIG.Input_Depth_axis {16384} CONFIG.Full_Threshold_Assert_Value_axis {16383} CONFIG.Empty_Threshold_Assert_Value_axis {16382}] [get_bd_cells FIFO_delay_port1/fifo_generator_PORT1]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /FIFO_delay_port1/fifo_generator_PORT1Executing the post_config_ip from bd
endgroup
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_fifo_generator_PORT1_0_synth_1
reset_run system_fifo_generator_PORT2_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_11/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_11/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_11/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_12/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_12/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_12/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_21/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_21/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_21/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_22/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_22/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_22/axis_constant_1> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIFO_delay_port1/fifo_generator_PORT1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIFO_delay_port2/fifo_generator_PORT2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 11.783 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_fifo_generator_PORT1_0, cache-ID = fb74cc0954787f09; cache size = 11.783 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_fifo_generator_PORT2_0, cache-ID = fb74cc0954787f09; cache size = 11.783 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 11.783 MB.
[Tue Aug 15 15:47:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Tue Aug 15 15:47:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:01:15 . Memory (MB): peak = 1667.344 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 15 16:21:47 2023...
