module top_module (
    input clk,
    input w, R, E, L,
    output Q
);
    wire  [1:0] w1;
    assign w1 = {E,L};
        
    always @(posedge clk)
        begin 
            case (w1)
                0 : Q <= Q;
                1 : Q <= R;
                2 : Q <= w;
                3 : Q <= R;
            endcase
        end

endmodule
