Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Wed Dec 11 14:10:36 2024
| Host              : finn_dev_phu running 64-bit Ubuntu 22.04.1 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx
| Design            : top_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.099       -1.073                     11               176699        0.010        0.000                      0               176699        0.500        0.000                       0                 61067  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0           -0.099       -1.073                     11               176603        0.010        0.000                      0               176603        0.500        0.000                       0                 61067  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 2.710        0.000                      0                   96        0.166        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           11  Failing Endpoints,  Worst Slack       -0.099ns,  Total Violation       -1.073ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[17]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 3.320ns (81.055%)  route 0.776ns (18.945%))
  Logic Levels:           10  (DSP_PREADD=1 DSP_PREADD_DATA=1 LUT3=1 RAMB36E2=7)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 6.242 - 4.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 0.569ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.512ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.143     2.351    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/ap_clk
    RAMB36_X3Y0          RAMB36E2                                     r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     3.494 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.530    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0_n_34
    RAMB36_X3Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.740 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.776    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1_n_34
    RAMB36_X3Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.986 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.022    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2_n_34
    RAMB36_X3Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.232 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.268    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3_n_34
    RAMB36_X3Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.478 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.514    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4_n_34
    RAMB36_X3Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.724 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.760    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5_n_34
    RAMB36_X3Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.970 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.006    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6_n_34
    RAMB36_X3Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     5.123 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           0.409     5.532    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7_n_98
    SLICE_X85Y36         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     5.568 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/m_axis_0_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.115     5.683    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/D[17]
    DSP48E2_X10Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[17]_D_DATA[17])
                                                      0.240     5.923 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     5.923    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X10Y14       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[17])
                                                      0.524     6.447 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     6.447    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD.AD<17>
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.074     6.242    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/CLK
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.183     6.425    
                         clock uncertainty           -0.106     6.319    
    DSP48E2_X10Y14       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[17])
                                                      0.029     6.348    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.348    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[18]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 3.320ns (81.055%)  route 0.776ns (18.945%))
  Logic Levels:           10  (DSP_PREADD=1 DSP_PREADD_DATA=1 LUT3=1 RAMB36E2=7)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 6.242 - 4.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 0.569ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.512ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.143     2.351    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/ap_clk
    RAMB36_X3Y0          RAMB36E2                                     r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     3.494 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.530    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0_n_34
    RAMB36_X3Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.740 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.776    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1_n_34
    RAMB36_X3Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.986 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.022    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2_n_34
    RAMB36_X3Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.232 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.268    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3_n_34
    RAMB36_X3Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.478 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.514    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4_n_34
    RAMB36_X3Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.724 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.760    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5_n_34
    RAMB36_X3Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.970 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.006    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6_n_34
    RAMB36_X3Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     5.123 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           0.409     5.532    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7_n_98
    SLICE_X85Y36         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     5.568 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/m_axis_0_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.115     5.683    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/D[17]
    DSP48E2_X10Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[17]_D_DATA[17])
                                                      0.240     5.923 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     5.923    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X10Y14       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[18])
                                                      0.524     6.447 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_INST/AD[18]
                         net (fo=1, routed)           0.000     6.447    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD.AD<18>
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.074     6.242    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/CLK
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.183     6.425    
                         clock uncertainty           -0.106     6.319    
    DSP48E2_X10Y14       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[18])
                                                      0.029     6.348    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.348    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[19]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 3.320ns (81.055%)  route 0.776ns (18.945%))
  Logic Levels:           10  (DSP_PREADD=1 DSP_PREADD_DATA=1 LUT3=1 RAMB36E2=7)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 6.242 - 4.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 0.569ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.512ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.143     2.351    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/ap_clk
    RAMB36_X3Y0          RAMB36E2                                     r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     3.494 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.530    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0_n_34
    RAMB36_X3Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.740 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.776    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1_n_34
    RAMB36_X3Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.986 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.022    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2_n_34
    RAMB36_X3Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.232 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.268    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3_n_34
    RAMB36_X3Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.478 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.514    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4_n_34
    RAMB36_X3Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.724 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.760    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5_n_34
    RAMB36_X3Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.970 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.006    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6_n_34
    RAMB36_X3Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     5.123 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           0.409     5.532    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7_n_98
    SLICE_X85Y36         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     5.568 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/m_axis_0_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.115     5.683    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/D[17]
    DSP48E2_X10Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[17]_D_DATA[17])
                                                      0.240     5.923 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     5.923    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X10Y14       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[19])
                                                      0.524     6.447 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_INST/AD[19]
                         net (fo=1, routed)           0.000     6.447    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD.AD<19>
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.074     6.242    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/CLK
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.183     6.425    
                         clock uncertainty           -0.106     6.319    
    DSP48E2_X10Y14       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[19])
                                                      0.029     6.348    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.348    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[20]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 3.320ns (81.055%)  route 0.776ns (18.945%))
  Logic Levels:           10  (DSP_PREADD=1 DSP_PREADD_DATA=1 LUT3=1 RAMB36E2=7)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 6.242 - 4.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 0.569ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.512ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.143     2.351    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/ap_clk
    RAMB36_X3Y0          RAMB36E2                                     r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     3.494 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.530    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0_n_34
    RAMB36_X3Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.740 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.776    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1_n_34
    RAMB36_X3Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.986 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.022    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2_n_34
    RAMB36_X3Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.232 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.268    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3_n_34
    RAMB36_X3Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.478 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.514    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4_n_34
    RAMB36_X3Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.724 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.760    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5_n_34
    RAMB36_X3Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.970 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.006    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6_n_34
    RAMB36_X3Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     5.123 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           0.409     5.532    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7_n_98
    SLICE_X85Y36         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     5.568 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/m_axis_0_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.115     5.683    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/D[17]
    DSP48E2_X10Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[17]_D_DATA[17])
                                                      0.240     5.923 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     5.923    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X10Y14       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[20])
                                                      0.524     6.447 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_INST/AD[20]
                         net (fo=1, routed)           0.000     6.447    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD.AD<20>
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.074     6.242    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/CLK
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.183     6.425    
                         clock uncertainty           -0.106     6.319    
    DSP48E2_X10Y14       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[20])
                                                      0.029     6.348    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.348    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[21]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 3.320ns (81.055%)  route 0.776ns (18.945%))
  Logic Levels:           10  (DSP_PREADD=1 DSP_PREADD_DATA=1 LUT3=1 RAMB36E2=7)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 6.242 - 4.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 0.569ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.512ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.143     2.351    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/ap_clk
    RAMB36_X3Y0          RAMB36E2                                     r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     3.494 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.530    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0_n_34
    RAMB36_X3Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.740 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.776    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1_n_34
    RAMB36_X3Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.986 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.022    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2_n_34
    RAMB36_X3Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.232 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.268    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3_n_34
    RAMB36_X3Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.478 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.514    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4_n_34
    RAMB36_X3Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.724 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.760    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5_n_34
    RAMB36_X3Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.970 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.006    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6_n_34
    RAMB36_X3Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     5.123 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           0.409     5.532    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7_n_98
    SLICE_X85Y36         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     5.568 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/m_axis_0_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.115     5.683    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/D[17]
    DSP48E2_X10Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[17]_D_DATA[17])
                                                      0.240     5.923 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     5.923    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X10Y14       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[21])
                                                      0.524     6.447 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_INST/AD[21]
                         net (fo=1, routed)           0.000     6.447    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD.AD<21>
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.074     6.242    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/CLK
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.183     6.425    
                         clock uncertainty           -0.106     6.319    
    DSP48E2_X10Y14       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[21])
                                                      0.029     6.348    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.348    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[22]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 3.320ns (81.055%)  route 0.776ns (18.945%))
  Logic Levels:           10  (DSP_PREADD=1 DSP_PREADD_DATA=1 LUT3=1 RAMB36E2=7)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 6.242 - 4.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 0.569ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.512ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.143     2.351    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/ap_clk
    RAMB36_X3Y0          RAMB36E2                                     r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     3.494 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.530    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0_n_34
    RAMB36_X3Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.740 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.776    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1_n_34
    RAMB36_X3Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.986 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.022    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2_n_34
    RAMB36_X3Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.232 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.268    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3_n_34
    RAMB36_X3Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.478 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.514    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4_n_34
    RAMB36_X3Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.724 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.760    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5_n_34
    RAMB36_X3Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.970 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.006    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6_n_34
    RAMB36_X3Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     5.123 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           0.409     5.532    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7_n_98
    SLICE_X85Y36         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     5.568 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/m_axis_0_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.115     5.683    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/D[17]
    DSP48E2_X10Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[17]_D_DATA[17])
                                                      0.240     5.923 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     5.923    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X10Y14       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[22])
                                                      0.524     6.447 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_INST/AD[22]
                         net (fo=1, routed)           0.000     6.447    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD.AD<22>
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.074     6.242    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/CLK
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.183     6.425    
                         clock uncertainty           -0.106     6.319    
    DSP48E2_X10Y14       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[22])
                                                      0.029     6.348    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.348    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[23]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 3.320ns (81.055%)  route 0.776ns (18.945%))
  Logic Levels:           10  (DSP_PREADD=1 DSP_PREADD_DATA=1 LUT3=1 RAMB36E2=7)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 6.242 - 4.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 0.569ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.512ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.143     2.351    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/ap_clk
    RAMB36_X3Y0          RAMB36E2                                     r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     3.494 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.530    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0_n_34
    RAMB36_X3Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.740 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.776    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1_n_34
    RAMB36_X3Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.986 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.022    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2_n_34
    RAMB36_X3Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.232 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.268    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3_n_34
    RAMB36_X3Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.478 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.514    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4_n_34
    RAMB36_X3Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.724 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.760    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5_n_34
    RAMB36_X3Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.970 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.006    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6_n_34
    RAMB36_X3Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     5.123 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           0.409     5.532    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7_n_98
    SLICE_X85Y36         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     5.568 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/m_axis_0_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.115     5.683    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/D[17]
    DSP48E2_X10Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[17]_D_DATA[17])
                                                      0.240     5.923 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     5.923    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X10Y14       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[23])
                                                      0.524     6.447 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_INST/AD[23]
                         net (fo=1, routed)           0.000     6.447    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD.AD<23>
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.074     6.242    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/CLK
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.183     6.425    
                         clock uncertainty           -0.106     6.319    
    DSP48E2_X10Y14       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[23])
                                                      0.029     6.348    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.348    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[24]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 3.320ns (81.055%)  route 0.776ns (18.945%))
  Logic Levels:           10  (DSP_PREADD=1 DSP_PREADD_DATA=1 LUT3=1 RAMB36E2=7)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 6.242 - 4.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 0.569ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.512ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.143     2.351    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/ap_clk
    RAMB36_X3Y0          RAMB36E2                                     r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     3.494 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.530    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0_n_34
    RAMB36_X3Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.740 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.776    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1_n_34
    RAMB36_X3Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.986 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.022    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2_n_34
    RAMB36_X3Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.232 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.268    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3_n_34
    RAMB36_X3Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.478 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.514    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4_n_34
    RAMB36_X3Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.724 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.760    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5_n_34
    RAMB36_X3Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.970 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.006    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6_n_34
    RAMB36_X3Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     5.123 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           0.409     5.532    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7_n_98
    SLICE_X85Y36         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     5.568 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/m_axis_0_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.115     5.683    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/D[17]
    DSP48E2_X10Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[17]_D_DATA[17])
                                                      0.240     5.923 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     5.923    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X10Y14       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[24])
                                                      0.524     6.447 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_INST/AD[24]
                         net (fo=1, routed)           0.000     6.447    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD.AD<24>
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.074     6.242    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/CLK
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.183     6.425    
                         clock uncertainty           -0.106     6.319    
    DSP48E2_X10Y14       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[24])
                                                      0.029     6.348    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.348    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[25]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 3.320ns (81.055%)  route 0.776ns (18.945%))
  Logic Levels:           10  (DSP_PREADD=1 DSP_PREADD_DATA=1 LUT3=1 RAMB36E2=7)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 6.242 - 4.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 0.569ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.512ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.143     2.351    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/ap_clk
    RAMB36_X3Y0          RAMB36E2                                     r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     3.494 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.530    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0_n_34
    RAMB36_X3Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.740 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.776    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1_n_34
    RAMB36_X3Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.986 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.022    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2_n_34
    RAMB36_X3Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.232 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.268    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3_n_34
    RAMB36_X3Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.478 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.514    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4_n_34
    RAMB36_X3Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.724 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.760    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5_n_34
    RAMB36_X3Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.970 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.006    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6_n_34
    RAMB36_X3Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     5.123 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           0.409     5.532    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7_n_98
    SLICE_X85Y36         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     5.568 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/m_axis_0_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.115     5.683    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/D[17]
    DSP48E2_X10Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[17]_D_DATA[17])
                                                      0.240     5.923 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     5.923    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X10Y14       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[25])
                                                      0.524     6.447 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_INST/AD[25]
                         net (fo=1, routed)           0.000     6.447    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD.AD<25>
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.074     6.242    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/CLK
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.183     6.425    
                         clock uncertainty           -0.106     6.319    
    DSP48E2_X10Y14       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[25])
                                                      0.029     6.348    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.348    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[26]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 3.320ns (81.055%)  route 0.776ns (18.945%))
  Logic Levels:           10  (DSP_PREADD=1 DSP_PREADD_DATA=1 LUT3=1 RAMB36E2=7)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 6.242 - 4.000 ) 
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 0.569ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.512ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.143     2.351    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/ap_clk
    RAMB36_X3Y0          RAMB36E2                                     r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     3.494 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.530    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0_n_34
    RAMB36_X3Y1          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.740 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     3.776    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1_n_34
    RAMB36_X3Y2          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     3.986 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.022    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2_n_34
    RAMB36_X3Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.232 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.268    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_3_n_34
    RAMB36_X3Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.478 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.514    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_4_n_34
    RAMB36_X3Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.724 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.760    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_5_n_34
    RAMB36_X3Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     4.970 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.006    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_6_n_34
    RAMB36_X3Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     5.123 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7/DOUTADOUT[1]
                         net (fo=1, routed)           0.409     5.532    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_7_n_98
    SLICE_X85Y36         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     5.568 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7_wstrm/inst/core/mem/m_axis_0_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.115     5.683    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/D[17]
    DSP48E2_X10Y14       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_DIN[17]_D_DATA[17])
                                                      0.240     5.923 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     5.923    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X10Y14       DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[26])
                                                      0.524     6.447 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_INST/AD[26]
                         net (fo=1, routed)           0.000     6.447    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD.AD<26>
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/AD[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.074     6.242    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/CLK
    DSP48E2_X10Y14       DSP_PREADD_DATA                              r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.183     6.425    
                         clock uncertainty           -0.106     6.319    
    DSP48E2_X10Y14       DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_AD[26])
                                                      0.029     6.348    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_7/StreamingDataflowPartition_1_MVAU_rtl_7/inst/inst/blkDsp.genblk2_2.core/genPipes[0].genSIMD[0].genDSP.genblk1.dsp/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.348    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                 -0.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_4/inst/impl/padding/B_reg[dat][458]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_45/inst/impl/srl_reg[0][458]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.868%)  route 0.124ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.772ns (routing 0.512ns, distribution 1.260ns)
  Clock Net Delay (Destination): 2.021ns (routing 0.569ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.772     1.940    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_4/inst/impl/padding/ap_clk
    SLICE_X88Y250        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_4/inst/impl/padding/B_reg[dat][458]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y250        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.998 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_4/inst/impl/padding/B_reg[dat][458]/Q
                         net (fo=2, routed)           0.124     2.122    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_45/inst/impl/srl_reg[0][511]_0[458]
    SLICE_X86Y252        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_45/inst/impl/srl_reg[0][458]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.021     2.229    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_45/inst/impl/ap_clk
    SLICE_X86Y252        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_45/inst/impl/srl_reg[0][458]/C
                         clock pessimism             -0.179     2.050    
    SLICE_X86Y252        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.112    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_45/inst/impl/srl_reg[0][458]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1/inst/inst/B_reg[dat][31][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_22/inst/impl/srl_reg[0][691]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.060ns (35.714%)  route 0.108ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.776ns (routing 0.512ns, distribution 1.264ns)
  Clock Net Delay (Destination): 2.013ns (routing 0.569ns, distribution 1.444ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.776     1.944    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1/inst/inst/ap_clk
    SLICE_X86Y297        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1/inst/inst/B_reg[dat][31][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y297        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.004 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1/inst/inst/B_reg[dat][31][9]/Q
                         net (fo=2, routed)           0.108     2.112    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_22/inst/impl/srl_reg[0][703]_0[691]
    SLICE_X85Y297        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_22/inst/impl/srl_reg[0][691]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.013     2.221    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_22/inst/impl/ap_clk
    SLICE_X85Y297        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_22/inst/impl/srl_reg[0][691]/C
                         clock pessimism             -0.179     2.042    
    SLICE_X85Y297        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.102    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_22/inst/impl/srl_reg[0][691]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1117]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.868%)  route 0.124ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.574ns (routing 0.512ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.569ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.574     1.742    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X58Y80         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.800 r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1117]/Q
                         net (fo=1, routed)           0.124     1.924    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/DIG0
    SLICE_X57Y79         RAMD32                                       r  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.841     2.049    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X57Y79         RAMD32                                       r  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMG/CLK
                         clock pessimism             -0.213     1.837    
    SLICE_X57Y79         RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     1.915    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMG
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1118]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.060ns (36.585%)  route 0.104ns (63.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.574ns (routing 0.512ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.569ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.574     1.742    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X58Y80         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.802 r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1118]/Q
                         net (fo=1, routed)           0.104     1.906    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/DIG1
    SLICE_X57Y79         RAMD32                                       r  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.841     2.049    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X57Y79         RAMD32                                       r  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMG_D1/CLK
                         clock pessimism             -0.213     1.837    
    SLICE_X57Y79         RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.060     1.897    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_14/inst/impl/core/genUp.ADat_reg[63][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_44/inst/impl/srl_reg[0][509]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.060ns (32.086%)  route 0.127ns (67.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.758ns (routing 0.512ns, distribution 1.246ns)
  Clock Net Delay (Destination): 2.012ns (routing 0.569ns, distribution 1.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.758     1.926    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_14/inst/impl/core/ap_clk
    SLICE_X77Y249        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_14/inst/impl/core/genUp.ADat_reg[63][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y249        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.986 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_14/inst/impl/core/genUp.ADat_reg[63][5]/Q
                         net (fo=3, routed)           0.127     2.113    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_44/inst/impl/D[509]
    SLICE_X80Y251        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_44/inst/impl/srl_reg[0][509]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       2.012     2.220    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_44/inst/impl/ap_clk
    SLICE_X80Y251        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_44/inst/impl/srl_reg[0][509]/C
                         clock pessimism             -0.179     2.041    
    SLICE_X80Y251        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.103    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_44/inst/impl/srl_reg[0][509]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_hls_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_hls_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.059ns (39.333%)  route 0.091ns (60.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.574ns (routing 0.512ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.569ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.574     1.742    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_hls_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X57Y121        FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_hls_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.801 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_hls_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[15]/Q
                         net (fo=1, routed)           0.091     1.892    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_hls_0/inst/gmem_m_axi_U/store_unit/fifo_wreq_n_55
    SLICE_X59Y121        FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_hls_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.773     1.981    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_hls_0/inst/gmem_m_axi_U/store_unit/ap_clk
    SLICE_X59Y121        FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_hls_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[15]/C
                         clock pessimism             -0.158     1.822    
    SLICE_X59Y121        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.882    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_hls_0/inst/gmem_m_axi_U/store_unit/tmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_3/inst/impl/padding/B_reg[dat][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_36/inst/impl/srl_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.061ns (36.527%)  route 0.106ns (63.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.725ns (routing 0.512ns, distribution 1.213ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.569ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.725     1.893    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_3/inst/impl/padding/ap_clk
    SLICE_X76Y205        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_3/inst/impl/padding/B_reg[dat][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y205        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.954 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_3/inst/impl/padding/B_reg[dat][7]/Q
                         net (fo=2, routed)           0.106     2.060    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_36/inst/impl/srl_reg[0][511]_0[7]
    SLICE_X78Y206        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_36/inst/impl/srl_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.953     2.161    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_36/inst/impl/ap_clk
    SLICE_X78Y206        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_36/inst/impl/srl_reg[0][7]/C
                         clock pessimism             -0.172     1.989    
    SLICE_X78Y206        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.051    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_36/inst/impl/srl_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_14/inst/impl/core/genUp.ADat_reg[30][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_44/inst/impl/srl_reg[0][241]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.760ns (routing 0.512ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.569ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.760     1.928    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_14/inst/impl/core/ap_clk
    SLICE_X87Y276        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_14/inst/impl/core/genUp.ADat_reg[30][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y276        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.986 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_14/inst/impl/core/genUp.ADat_reg[30][1]/Q
                         net (fo=3, routed)           0.114     2.100    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_44/inst/impl/D[241]
    SLICE_X85Y277        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_44/inst/impl/srl_reg[0][241]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.999     2.207    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_44/inst/impl/ap_clk
    SLICE_X85Y277        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_44/inst/impl/srl_reg[0][241]/C
                         clock pessimism             -0.179     2.028    
    SLICE_X85Y277        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.090    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_44/inst/impl/srl_reg[0][241]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_44/inst/impl/srlo_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_4/inst/impl/padding/A_reg[dat][235]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.058ns (32.552%)  route 0.120ns (67.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.751ns (routing 0.512ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.569ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.751     1.919    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_44/inst/impl/ap_clk
    SLICE_X83Y276        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_44/inst/impl/srlo_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y276        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.977 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_44/inst/impl/srlo_reg[235]/Q
                         net (fo=2, routed)           0.120     2.097    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_4/inst/impl/padding/Q[235]
    SLICE_X81Y276        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_4/inst/impl/padding/A_reg[dat][235]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.996     2.204    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_4/inst/impl/padding/ap_clk
    SLICE_X81Y276        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_4/inst/impl/padding/A_reg[dat][235]/C
                         clock pessimism             -0.179     2.025    
    SLICE_X81Y276        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     2.087    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_4/inst/impl/padding/A_reg[dat][235]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_53/inst/impl/srlo_reg[505]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_5/inst/impl/padding/A_reg[dat][505]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (45.960%)  route 0.068ns (54.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.702ns (routing 0.512ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.947ns (routing 0.569ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.702     1.870    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_53/inst/impl/ap_clk
    SLICE_X27Y331        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_53/inst/impl/srlo_reg[505]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y331        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.928 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_53/inst/impl/srlo_reg[505]/Q
                         net (fo=2, routed)           0.068     1.996    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_5/inst/impl/padding/Q[505]
    SLICE_X27Y332        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_5/inst/impl/padding/A_reg[dat][505]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.947     2.155    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_5/inst/impl/padding/ap_clk
    SLICE_X27Y332        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_5/inst/impl/padding/A_reg[dat][505]/C
                         clock pessimism             -0.231     1.924    
    SLICE_X27Y332        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.986    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_5/inst/impl/padding/A_reg[dat][505]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/zynq_ps/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         4.000       1.000      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         4.000       1.000      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         4.000       1.000      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X2Y59  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1_wstrm/inst/core/mem/blkStage2.Mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X2Y59  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1_wstrm/inst/core/mem/blkStage2.Mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X2Y58  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1_wstrm/inst/core/mem/blkStage2.Mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X2Y58  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1_wstrm/inst/core/mem/blkStage2.Mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X2Y55  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1_wstrm/inst/core/mem/blkStage2.Mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X2Y55  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1_wstrm/inst/core/mem/blkStage2.Mem_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X2Y56  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1_wstrm/inst/core/mem/blkStage2.Mem_reg_11/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X2Y59  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1_wstrm/inst/core/mem/blkStage2.Mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X2Y59  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1_wstrm/inst/core/mem/blkStage2.Mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X2Y59  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1_wstrm/inst/core/mem/blkStage2.Mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X2Y59  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1_wstrm/inst/core/mem/blkStage2.Mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X2Y59  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1_wstrm/inst/core/mem/blkStage2.Mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X2Y59  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1_wstrm/inst/core/mem/blkStage2.Mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X2Y59  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1_wstrm/inst/core/mem/blkStage2.Mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X2Y59  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_rtl_1/StreamingDataflowPartition_1_MVAU_rtl_1_wstrm/inst/core/mem/blkStage2.Mem_reg_0/CLKBWRCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.170ns (16.154%)  route 0.882ns (83.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 5.721 - 4.000 ) 
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.569ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.512ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.789     1.997    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y117        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.078 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.207     2.285    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X55Y117        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.374 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.675     3.049    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y97         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.553     5.721    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y97         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.211     5.932    
                         clock uncertainty           -0.106     5.826    
    SLICE_X55Y97         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     5.760    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.760    
                         arrival time                          -3.049    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.170ns (16.154%)  route 0.882ns (83.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 5.721 - 4.000 ) 
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.569ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.512ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.789     1.997    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y117        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.078 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.207     2.285    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X55Y117        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.374 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.675     3.049    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y97         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.553     5.721    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y97         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.211     5.932    
                         clock uncertainty           -0.106     5.826    
    SLICE_X55Y97         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     5.760    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.760    
                         arrival time                          -3.049    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.170ns (16.154%)  route 0.882ns (83.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 5.721 - 4.000 ) 
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.569ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.512ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.789     1.997    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y117        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.078 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.207     2.285    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X55Y117        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.374 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.675     3.049    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y97         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.553     5.721    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y97         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.211     5.932    
                         clock uncertainty           -0.106     5.826    
    SLICE_X55Y97         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     5.760    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.760    
                         arrival time                          -3.049    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.170ns (16.154%)  route 0.882ns (83.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 5.721 - 4.000 ) 
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.569ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.512ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.789     1.997    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y117        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.078 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.207     2.285    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X55Y117        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.374 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.675     3.049    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y97         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.553     5.721    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y97         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.211     5.932    
                         clock uncertainty           -0.106     5.826    
    SLICE_X55Y97         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     5.760    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.760    
                         arrival time                          -3.049    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.170ns (16.154%)  route 0.882ns (83.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 5.721 - 4.000 ) 
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.569ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.512ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.789     1.997    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y117        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.078 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.207     2.285    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X55Y117        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.374 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.675     3.049    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y97         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.553     5.721    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y97         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.211     5.932    
                         clock uncertainty           -0.106     5.826    
    SLICE_X55Y97         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     5.760    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.760    
                         arrival time                          -3.049    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.170ns (16.169%)  route 0.881ns (83.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 5.723 - 4.000 ) 
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.569ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.512ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.789     1.997    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y117        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.078 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.207     2.285    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X55Y117        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.374 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.674     3.048    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X55Y97         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.555     5.723    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X55Y97         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.211     5.934    
                         clock uncertainty           -0.106     5.828    
    SLICE_X55Y97         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     5.762    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.762    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.170ns (16.169%)  route 0.881ns (83.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 5.723 - 4.000 ) 
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.569ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.512ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.789     1.997    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y117        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.078 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.207     2.285    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X55Y117        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.374 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.674     3.048    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X55Y97         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.555     5.723    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X55Y97         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.211     5.934    
                         clock uncertainty           -0.106     5.828    
    SLICE_X55Y97         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     5.762    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          5.762    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.170ns (16.169%)  route 0.881ns (83.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 5.723 - 4.000 ) 
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.569ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.512ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.789     1.997    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y117        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.078 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.207     2.285    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X55Y117        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.374 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.674     3.048    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y97         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.555     5.723    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y97         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.211     5.934    
                         clock uncertainty           -0.106     5.828    
    SLICE_X55Y97         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     5.762    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.762    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.170ns (16.169%)  route 0.881ns (83.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 5.723 - 4.000 ) 
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.569ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.512ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.789     1.997    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y117        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.078 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.207     2.285    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X55Y117        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.374 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.674     3.048    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y97         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.555     5.723    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y97         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.211     5.934    
                         clock uncertainty           -0.106     5.828    
    SLICE_X55Y97         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     5.762    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.762    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.170ns (16.169%)  route 0.881ns (83.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 5.723 - 4.000 ) 
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.789ns (routing 0.569ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.512ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.789     1.997    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y117        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.078 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.207     2.285    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X55Y117        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.374 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.674     3.048    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y97         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.555     5.723    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y97         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.211     5.934    
                         clock uncertainty           -0.106     5.828    
    SLICE_X55Y97         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     5.762    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.762    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  2.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.061ns (37.143%)  route 0.103ns (62.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.972ns (routing 0.311ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.352ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.972     1.111    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X58Y134        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y134        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.150 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.175    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X58Y134        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.197 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.275    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X57Y134        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.105     1.277    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X57Y134        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.148     1.129    
    SLICE_X57Y134        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.109    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.061ns (37.143%)  route 0.103ns (62.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.972ns (routing 0.311ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.352ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.972     1.111    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X58Y134        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y134        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.150 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.175    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X58Y134        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.197 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.275    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X57Y134        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.105     1.277    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X57Y134        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.148     1.129    
    SLICE_X57Y134        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.109    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.061ns (37.143%)  route 0.103ns (62.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.972ns (routing 0.311ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.352ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.972     1.111    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X58Y134        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y134        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.150 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.175    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X58Y134        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.197 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.275    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X57Y134        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.105     1.277    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X57Y134        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.148     1.129    
    SLICE_X57Y134        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.109    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.061ns (37.370%)  route 0.102ns (62.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.972ns (routing 0.311ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.352ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.972     1.111    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X58Y134        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y134        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.150 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.175    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X58Y134        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.197 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.076     1.274    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X57Y134        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.104     1.276    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X57Y134        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.148     1.128    
    SLICE_X57Y134        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.108    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.061ns (38.796%)  route 0.096ns (61.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.972ns (routing 0.311ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.352ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.972     1.111    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X58Y134        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y134        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.150 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.175    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X58Y134        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.197 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     1.268    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X58Y134        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.097     1.269    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X58Y134        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.148     1.121    
    SLICE_X58Y134        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.101    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.061ns (38.796%)  route 0.096ns (61.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.972ns (routing 0.311ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.352ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.972     1.111    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X58Y134        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y134        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.150 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.175    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X58Y134        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.197 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     1.268    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X58Y134        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.097     1.269    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X58Y134        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.148     1.121    
    SLICE_X58Y134        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.101    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.089ns (41.066%)  route 0.128ns (58.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.981ns (routing 0.311ns, distribution 0.670ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.352ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.981     1.120    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y117        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.159 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.188    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X55Y117        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.238 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.098     1.336    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X55Y119        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.115     1.287    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X55Y119        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.146     1.140    
    SLICE_X55Y119        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.120    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.089ns (41.066%)  route 0.128ns (58.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.981ns (routing 0.311ns, distribution 0.670ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.352ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.981     1.120    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y117        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.159 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.188    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X55Y117        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.238 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.098     1.336    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X55Y119        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.115     1.287    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X55Y119        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.146     1.140    
    SLICE_X55Y119        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.120    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.089ns (41.066%)  route 0.128ns (58.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.981ns (routing 0.311ns, distribution 0.670ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.352ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.981     1.120    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y117        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.159 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.188    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X55Y117        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.238 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.098     1.336    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X55Y119        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.115     1.287    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X55Y119        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.146     1.140    
    SLICE_X55Y119        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     1.120    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.089ns (41.066%)  route 0.128ns (58.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.981ns (routing 0.311ns, distribution 0.670ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.352ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.981     1.120    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y117        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.159 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.188    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X55Y117        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.238 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.098     1.336    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X55Y119        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.115     1.287    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X55Y119        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.146     1.140    
    SLICE_X55Y119        FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     1.120    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.216    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_zynq_ps_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.160ns  (logic 0.152ns (13.103%)  route 1.008ns (86.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.594ns (routing 0.512ns, distribution 1.082ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.724     0.724    top_i/rst_zynq_ps_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X61Y220        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.876 r  top_i/rst_zynq_ps_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.284     1.160    top_i/rst_zynq_ps_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X61Y220        FDRE                                         r  top_i/rst_zynq_ps_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.594     1.762    top_i/rst_zynq_ps_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y220        FDRE                                         r  top_i/rst_zynq_ps_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_zynq_ps_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.061ns (11.031%)  route 0.492ns (88.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.121ns (routing 0.352ns, distribution 0.769ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.377     0.377    top_i/rst_zynq_ps_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X61Y220        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.438 r  top_i/rst_zynq_ps_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.115     0.553    top_i/rst_zynq_ps_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X61Y220        FDRE                                         r  top_i/rst_zynq_ps_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.121     1.293    top_i/rst_zynq_ps_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y220        FDRE                                         r  top_i/rst_zynq_ps_250M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.817ns  (logic 0.111ns (3.940%)  route 2.706ns (96.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.798ns (routing 0.569ns, distribution 1.229ns)
  Clock Net Delay (Destination): 1.605ns (routing 0.512ns, distribution 1.093ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.798     2.006    top_i/rst_zynq_ps_250M/U0/slowest_sync_clk
    SLICE_X61Y220        FDRE                                         r  top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y220        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.082 f  top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.319     4.401    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X62Y54         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     4.436 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.387     4.823    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X62Y54         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.605     1.773    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X62Y54         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_14/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.806ns  (logic 0.172ns (6.129%)  route 2.634ns (93.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.798ns (routing 0.569ns, distribution 1.229ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.512ns, distribution 1.380ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.798     2.006    top_i/rst_zynq_ps_250M/U0/slowest_sync_clk
    SLICE_X61Y220        FDRE                                         r  top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y220        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.082 f  top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.299     4.381    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_14/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X100Y301       LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     4.477 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_14/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.335     4.812    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_14/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X100Y310       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_14/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.892     2.060    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_14/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X100Y310       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_14/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.653ns  (logic 0.115ns (4.334%)  route 2.538ns (95.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.798ns (routing 0.569ns, distribution 1.229ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.512ns, distribution 1.056ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.798     2.006    top_i/rst_zynq_ps_250M/U0/slowest_sync_clk
    SLICE_X61Y220        FDRE                                         r  top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y220        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.082 f  top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.364     4.446    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X57Y31         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.485 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.174     4.659    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X57Y31         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.568     1.736    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X57Y31         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_12/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.638ns  (logic 0.228ns (8.642%)  route 2.410ns (91.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.798ns (routing 0.569ns, distribution 1.229ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.512ns, distribution 1.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.798     2.006    top_i/rst_zynq_ps_250M/U0/slowest_sync_clk
    SLICE_X61Y220        FDRE                                         r  top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y220        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.082 f  top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.126     4.208    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_12/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X104Y286       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     4.360 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_12/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.284     4.644    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_12/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X104Y286       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_12/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.878     2.046    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_12/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X104Y286       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_12/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.512ns  (logic 0.165ns (6.568%)  route 2.347ns (93.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.798ns (routing 0.569ns, distribution 1.229ns)
  Clock Net Delay (Destination): 1.894ns (routing 0.512ns, distribution 1.382ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.798     2.006    top_i/rst_zynq_ps_250M/U0/slowest_sync_clk
    SLICE_X61Y220        FDRE                                         r  top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y220        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.082 f  top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.299     4.381    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X100Y301       LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.470 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.048     4.518    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X100Y301       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.894     2.062    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X100Y301       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_13/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_11/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.337ns  (logic 0.224ns (9.586%)  route 2.113ns (90.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.798ns (routing 0.569ns, distribution 1.229ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.512ns, distribution 1.365ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.798     2.006    top_i/rst_zynq_ps_250M/U0/slowest_sync_clk
    SLICE_X61Y220        FDRE                                         r  top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y220        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.082 f  top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.933     4.015    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_11/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X104Y262       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.163 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_11/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.180     4.343    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_11/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X104Y262       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_11/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.877     2.045    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_11/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X104Y262       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_11/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.267ns  (logic 0.078ns (3.440%)  route 2.189ns (96.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.795ns (routing 0.569ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.512ns, distribution 1.060ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.795     2.003    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y22         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.081 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          2.189     4.271    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X57Y102        FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.572     1.740    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X57Y102        FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.267ns  (logic 0.078ns (3.440%)  route 2.189ns (96.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.795ns (routing 0.569ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.512ns, distribution 1.060ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.795     2.003    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y22         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.081 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          2.189     4.271    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X57Y102        FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.572     1.740    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X57Y102        FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.267ns  (logic 0.078ns (3.440%)  route 2.189ns (96.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.795ns (routing 0.569ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.512ns, distribution 1.060ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.795     2.003    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y22         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.081 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          2.189     4.271    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X57Y102        FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.572     1.740    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X57Y102        FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.261ns  (logic 0.078ns (3.450%)  route 2.183ns (96.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.795ns (routing 0.569ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.512ns, distribution 1.043ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.795     2.003    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y22         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.081 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          2.183     4.264    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y99         FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.555     1.723    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y99         FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.039ns (17.193%)  route 0.188ns (82.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.993ns (routing 0.311ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.352ns, distribution 0.767ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.993     1.132    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y22         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.171 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.188     1.358    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y30         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.119     1.291    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y30         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.039ns (17.193%)  route 0.188ns (82.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.993ns (routing 0.311ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.352ns, distribution 0.767ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.993     1.132    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y22         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.171 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.188     1.358    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y30         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.119     1.291    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y30         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.039ns (17.193%)  route 0.188ns (82.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.993ns (routing 0.311ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.352ns, distribution 0.767ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.993     1.132    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y22         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.171 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.188     1.358    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y30         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.119     1.291    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y30         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.039ns (13.363%)  route 0.253ns (86.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.993ns (routing 0.311ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.352ns, distribution 0.767ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.993     1.132    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y22         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.171 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.253     1.423    top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X56Y32         FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.119     1.291    top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X56Y32         FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.039ns (13.363%)  route 0.253ns (86.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.993ns (routing 0.311ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.352ns, distribution 0.767ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.993     1.132    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y22         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.171 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.253     1.423    top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X56Y32         FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.119     1.291    top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X56Y32         FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.039ns (13.363%)  route 0.253ns (86.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.993ns (routing 0.311ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.352ns, distribution 0.767ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.993     1.132    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y22         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.171 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.253     1.423    top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X56Y32         FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.119     1.291    top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X56Y32         FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_63/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_5/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.079ns (27.453%)  route 0.209ns (72.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.015ns (routing 0.311ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.352ns, distribution 0.800ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.015     1.154    top_i/rst_zynq_ps_250M/U0/slowest_sync_clk
    SLICE_X57Y241        FDRE                                         r  top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_63/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y241        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.192 f  top_i/rst_zynq_ps_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_63/Q
                         net (fo=335, routed)         0.118     1.310    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_5/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_repN_63_alias
    SLICE_X58Y242        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     1.351 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_5/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.091     1.442    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_5/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X58Y242        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_5/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.152     1.324    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_5/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X58Y242        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_5/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.039ns (10.938%)  route 0.318ns (89.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.993ns (routing 0.311ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.352ns, distribution 0.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.993     1.132    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y22         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.171 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.318     1.488    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X62Y40         FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.139     1.311    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X62Y40         FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.039ns (10.938%)  route 0.318ns (89.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.993ns (routing 0.311ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.352ns, distribution 0.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.993     1.132    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y22         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.171 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.318     1.488    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X62Y40         FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.139     1.311    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X62Y40         FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.039ns (10.938%)  route 0.318ns (89.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.993ns (routing 0.311ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.352ns, distribution 0.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       0.993     1.132    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y22         FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.171 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.318     1.488    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X62Y40         FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=61757, routed)       1.139     1.311    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X62Y40         FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





