	component tag_nios_system is
		port (
			bt_uart_RXD        : in    std_logic                     := 'X';             -- RXD
			bt_uart_TXD        : out   std_logic;                                        -- TXD
			clk_clk            : in    std_logic                     := 'X';             -- clk
			hex_export         : out   std_logic_vector(6 downto 0);                     -- export
			pll_locked_export  : out   std_logic;                                        -- export
			reset_reset_n      : in    std_logic                     := 'X';             -- reset_n
			sd_card_b_SD_cmd   : inout std_logic                     := 'X';             -- b_SD_cmd
			sd_card_b_SD_dat   : inout std_logic                     := 'X';             -- b_SD_dat
			sd_card_b_SD_dat3  : inout std_logic                     := 'X';             -- b_SD_dat3
			sd_card_o_SD_clock : out   std_logic;                                        -- o_SD_clock
			sdram_addr         : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba           : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n        : out   std_logic;                                        -- cas_n
			sdram_cke          : out   std_logic;                                        -- cke
			sdram_cs_n         : out   std_logic;                                        -- cs_n
			sdram_dq           : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm          : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n        : out   std_logic;                                        -- ras_n
			sdram_we_n         : out   std_logic;                                        -- we_n
			sdram_clk_clk      : out   std_logic;                                        -- clk
			wifi_uart_RXD      : in    std_logic                     := 'X';             -- RXD
			wifi_uart_TXD      : out   std_logic                                         -- TXD
		);
	end component tag_nios_system;

