{"vcs1":{"timestamp_begin":1681659749.618655167, "rt":0.76, "ut":0.22, "st":0.12}}
{"vcselab":{"timestamp_begin":1681659750.409632319, "rt":0.79, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681659751.224203461, "rt":0.53, "ut":0.06, "st":0.39}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681659749.322722167}
{"VCS_COMP_START_TIME": 1681659749.322722167}
{"VCS_COMP_END_TIME": 1681659752.547262741}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222604}}
