
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003511                       # Number of seconds simulated
sim_ticks                                  3510563706                       # Number of ticks simulated
final_tick                               575013486825                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 356346                       # Simulator instruction rate (inst/s)
host_op_rate                                   458314                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 291067                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928296                       # Number of bytes of host memory used
host_seconds                                 12061.00                       # Real time elapsed on the host
sim_insts                                  4297888247                       # Number of instructions simulated
sim_ops                                    5527727673                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       261504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       385920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        99328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       213504                       # Number of bytes read from this memory
system.physmem.bytes_read::total               967552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       277376                       # Number of bytes written to this memory
system.physmem.bytes_written::total            277376                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2043                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3015                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          776                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1668                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7559                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2167                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2167                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       546921                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     74490601                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       473998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    109931063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       583382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28294031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       473998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     60817583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               275611577                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       546921                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       473998                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       583382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       473998                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2078299                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          79011812                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               79011812                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          79011812                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       546921                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     74490601                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       473998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    109931063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       583382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28294031                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       473998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     60817583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              354623389                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8418619                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2875641                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2511814                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185887                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1415779                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374867                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          208103                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5902                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3388932                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15992568                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2875641                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582970                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3293838                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         911354                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        454643                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1670949                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74695                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7861859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.344120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.166889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4568021     58.10%     58.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164365      2.09%     60.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          299000      3.80%     64.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281010      3.57%     67.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456963      5.81%     73.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476778      6.06%     79.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114117      1.45%     80.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85542      1.09%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1416063     18.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7861859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.341581                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.899666                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3499254                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       440948                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3185141                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12789                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        723717                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313701                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          729                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17899253                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        723717                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3648812                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         188038                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        47495                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3047412                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       206376                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17415046                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69129                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        85848                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23133488                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79288406                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79288406                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8220438                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2043                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           548202                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2672697                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582923                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10039                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       197744                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16466196                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13851740                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18705                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5035063                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13811235                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7861859                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761891                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838905                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2789876     35.49%     35.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1453026     18.48%     53.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1260514     16.03%     70.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773288      9.84%     79.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       806461     10.26%     90.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472760      6.01%     96.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211632      2.69%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56030      0.71%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38272      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7861859                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54826     66.10%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18022     21.73%     87.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10090     12.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10868832     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109646      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2376729     17.16%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495533      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13851740                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.645370                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82938                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005988                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35666981                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21503310                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13389240                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13934678                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34150                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       787743                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143982                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        723717                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         123187                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6445                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16468201                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19916                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2672697                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582923                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3084                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97979                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110611                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208590                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13586537                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2282052                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265202                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2765233                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2049229                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            483181                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.613868                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13404954                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13389240                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8221975                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20112529                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.590432                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408799                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5096491                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186178                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7138142                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.593101                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.303005                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3341427     46.81%     46.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494356     20.93%     67.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834035     11.68%     79.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283896      3.98%     83.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272964      3.82%     87.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113550      1.59%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298233      4.18%     93.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88788      1.24%     94.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410893      5.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7138142                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410893                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23195518                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33660868                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3658                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 556760                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841862                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841862                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.187844                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.187844                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62823852                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17561740                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18420229                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8418619                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2772813                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2254442                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       190562                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1136497                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1074857                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          290774                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8193                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2774184                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15359850                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2772813                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1365631                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3374467                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1022810                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        803671                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1358212                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        81514                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7780344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.440240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.286809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4405877     56.63%     56.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          295775      3.80%     60.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          237925      3.06%     63.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          580308      7.46%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          158366      2.04%     72.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          200697      2.58%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          146303      1.88%     77.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           82154      1.06%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1672939     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7780344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.329367                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.824509                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2903526                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       787586                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3242246                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23073                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        823908                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       472284                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4147                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18361348                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9095                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        823908                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3117776                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         154177                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       315473                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3045900                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       323105                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      17708066                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3636                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        133272                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       100094                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1448                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     24779109                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     82650695                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     82650695                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15120038                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9659011                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3727                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2148                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           885072                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1658017                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       842243                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13625                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       250941                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16734344                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3600                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13262062                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27529                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5829148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17804812                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          668                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7780344                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.704560                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.882289                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2864586     36.82%     36.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1628177     20.93%     57.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1052750     13.53%     71.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       786064     10.10%     81.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       677568      8.71%     90.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       350688      4.51%     94.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       300587      3.86%     98.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        56433      0.73%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        63491      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7780344                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          77491     70.57%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16473     15.00%     85.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15841     14.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11049813     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188117      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1465      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1315178      9.92%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       707489      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13262062                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.575325                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             109806                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008280                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     34441802                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22567153                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12920742                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13371868                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        49625                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       662853                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          243                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       219910                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        823908                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          71229                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7528                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16737945                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        35639                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1658017                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       842243                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2134                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6686                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       111569                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109386                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       220955                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13048591                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1234298                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       213470                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1922300                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1840995                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            688002                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.549968                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12929487                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12920742                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8415569                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23767666                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.534782                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354076                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8857801                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10878246                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5859756                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2932                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       190658                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6956436                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.563767                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.122282                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2860434     41.12%     41.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1858957     26.72%     67.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       754378     10.84%     78.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       425348      6.11%     84.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       346613      4.98%     89.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       139505      2.01%     91.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       167463      2.41%     94.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        84170      1.21%     95.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       319568      4.59%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6956436                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8857801                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10878246                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1617494                       # Number of memory references committed
system.switch_cpus1.commit.loads               995161                       # Number of loads committed
system.switch_cpus1.commit.membars               1466                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1562982                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9801720                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       221461                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       319568                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23374870                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34300520                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4706                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 638275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8857801                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10878246                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8857801                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.950419                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.950419                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.052168                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.052168                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        58690444                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17853571                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       16939380                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2932                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8418619                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3093560                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2525767                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       207550                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1298619                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1215494                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          318001                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9152                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3198011                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16794313                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3093560                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1533495                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3638952                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1080219                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        679518                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1557097                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        80586                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8387464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.475428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.321125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4748512     56.61%     56.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          297089      3.54%     60.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          448771      5.35%     65.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          308966      3.68%     69.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          217631      2.59%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          210845      2.51%     74.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          127450      1.52%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          274014      3.27%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1754186     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8387464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367466                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.994901                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3290152                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       702187                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3473415                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        50931                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        870766                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       519129                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20102464                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        870766                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3475993                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          48117                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       388060                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3334657                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       269860                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19495699                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        111968                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        92281                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27355099                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90729920                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90729920                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16793089                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10562010                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3492                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1673                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           808824                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1786522                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       910476                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10793                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       216664                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18161691                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3341                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14494888                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29002                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6080097                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18584793                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8387464                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.728161                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.917357                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3145172     37.50%     37.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1652828     19.71%     57.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1148182     13.69%     70.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       780190      9.30%     80.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       800798      9.55%     89.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       378699      4.52%     94.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       339599      4.05%     98.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        65123      0.78%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        76873      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8387464                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          78729     70.66%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15583     13.99%     84.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17113     15.36%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12122866     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       182836      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1668      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1424290      9.83%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       763228      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14494888                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.721766                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             111425                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007687                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37517667                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24245166                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14090065                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14606313                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        45506                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       695366                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          592                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       216549                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        870766                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24824                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4682                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18165034                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65662                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1786522                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       910476                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1673                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3967                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125477                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       113908                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       239385                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14225887                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1330829                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       269001                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2074865                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2022237                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            744036                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.689812                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14096278                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14090065                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9123105                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25915818                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.673679                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352028                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9763740                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12035156                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6129898                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       209021                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7516698                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.601123                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.162446                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3010322     40.05%     40.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2092613     27.84%     67.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       791673     10.53%     78.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       442909      5.89%     84.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       369899      4.92%     89.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       165916      2.21%     91.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       158224      2.10%     93.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       109186      1.45%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       375956      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7516698                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9763740                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12035156                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1785083                       # Number of memory references committed
system.switch_cpus2.commit.loads              1091156                       # Number of loads committed
system.switch_cpus2.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1746132                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10834772                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       248924                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       375956                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25305796                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37201445                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  31155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9763740                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12035156                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9763740                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.862233                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.862233                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.159779                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.159779                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63890128                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19599931                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18483971                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3336                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8418458                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2907279                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2365959                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       195427                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1231472                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1143052                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          297782                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8672                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3210390                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15872646                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2907279                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1440834                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3333214                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1001250                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        663843                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1568540                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        77561                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8010074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.441153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.285719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4676860     58.39%     58.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          178711      2.23%     60.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          233444      2.91%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          353189      4.41%     67.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          343456      4.29%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          260209      3.25%     75.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          153623      1.92%     77.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          232610      2.90%     80.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1577972     19.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8010074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.345346                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.885458                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3317870                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       653352                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3211001                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25428                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        802421                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       491782                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      18982481                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1181                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        802421                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3494119                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         112764                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       283942                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3056088                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       260738                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18424131                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           92                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        112773                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        81957                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           12                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25674835                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     85790448                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     85790448                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15916720                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9758034                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3803                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2123                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           740935                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1708992                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       901008                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17851                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       369590                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17120034                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13765545                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25723                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5595993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17039998                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          533                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8010074                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.718529                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.888647                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2878167     35.93%     35.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1730240     21.60%     57.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1138631     14.21%     71.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       751148      9.38%     81.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       704652      8.80%     89.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       378426      4.72%     94.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       276792      3.46%     98.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        83035      1.04%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68983      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8010074                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67198     69.74%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13749     14.27%     84.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15408     15.99%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11459474     83.25%     83.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       194523      1.41%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1554      0.01%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1359489      9.88%     94.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       750505      5.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13765545                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.635162                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              96355                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007000                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35663242                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22719755                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13376990                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13861900                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47035                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       658682                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          223                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227883                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        802421                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          70524                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9439                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17123675                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       112469                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1708992                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       901008                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2087                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7157                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           92                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       118855                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       110504                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       229359                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13500123                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1278840                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       265422                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2013872                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1891395                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            735032                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.603634                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13380684                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13376990                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8592788                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24128380                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.589007                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356128                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9321691                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11456996                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5666665                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3108                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       198348                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7207653                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.589560                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.135186                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2875003     39.89%     39.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2030854     28.18%     68.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       742647     10.30%     78.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       425709      5.91%     84.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       358053      4.97%     89.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       187192      2.60%     91.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       167811      2.33%     94.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        74389      1.03%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       345995      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7207653                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9321691                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11456996                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1723422                       # Number of memory references committed
system.switch_cpus3.commit.loads              1050305                       # Number of loads committed
system.switch_cpus3.commit.membars               1554                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1643360                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10326826                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       233804                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       345995                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            23985319                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35050304                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 408384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9321691                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11456996                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9321691                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.903104                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.903104                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.107292                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.107292                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60745894                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18482525                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17529745                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3108                       # number of misc regfile writes
system.l20.replacements                          2058                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                           93194                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4106                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.697029                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                  27                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.281198                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   935.331169                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1075.387634                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.013184                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005020                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.456705                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.525092                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         2996                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2996                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             714                       # number of Writeback hits
system.l20.Writeback_hits::total                  714                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         2996                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2996                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         2996                       # number of overall hits
system.l20.overall_hits::total                   2996                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2043                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2058                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2043                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2058                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2043                       # number of overall misses
system.l20.overall_misses::total                 2058                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3344190                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    324074702                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      327418892                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3344190                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    324074702                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       327418892                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3344190                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    324074702                       # number of overall miss cycles
system.l20.overall_miss_latency::total      327418892                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5039                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5054                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          714                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              714                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5039                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5054                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5039                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5054                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.405438                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.407202                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.405438                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.407202                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.405438                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.407202                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       222946                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 158626.873226                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 159095.671526                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       222946                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 158626.873226                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 159095.671526                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       222946                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 158626.873226                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 159095.671526                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 300                       # number of writebacks
system.l20.writebacks::total                      300                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2043                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2058                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2043                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2058                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2043                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2058                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3170734                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    300757917                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    303928651                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3170734                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    300757917                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    303928651                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3170734                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    300757917                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    303928651                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.405438                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.407202                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.405438                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.407202                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.405438                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.407202                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 211382.266667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147213.860499                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 147681.560253                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 211382.266667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147213.860499                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 147681.560253                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 211382.266667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147213.860499                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 147681.560253                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3028                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          117358                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5076                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.120173                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                   5                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.017618                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   850.009461                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1184.972921                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002441                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003915                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.415044                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.578600                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3516                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3516                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             762                       # number of Writeback hits
system.l21.Writeback_hits::total                  762                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3516                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3516                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3516                       # number of overall hits
system.l21.overall_hits::total                   3516                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3015                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3028                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3015                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3028                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3015                       # number of overall misses
system.l21.overall_misses::total                 3028                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2191325                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    554100515                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      556291840                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2191325                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    554100515                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       556291840                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2191325                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    554100515                       # number of overall miss cycles
system.l21.overall_miss_latency::total      556291840                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6531                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6544                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          762                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              762                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6531                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6544                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6531                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6544                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.461644                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.462714                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.461644                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.462714                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.461644                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.462714                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 168563.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 183781.265340                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 183715.931308                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 168563.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 183781.265340                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 183715.931308                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 168563.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 183781.265340                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 183715.931308                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 453                       # number of writebacks
system.l21.writebacks::total                      453                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3015                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3028                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3015                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3028                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3015                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3028                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2042278                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    519322341                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    521364619                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2042278                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    519322341                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    521364619                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2042278                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    519322341                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    521364619                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.461644                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.462714                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.461644                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.462714                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.461644                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.462714                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157098.307692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172246.215920                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 172181.181968                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 157098.307692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 172246.215920                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 172181.181968                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 157098.307692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 172246.215920                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 172181.181968                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           792                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          182771                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2840                       # Sample count of references to valid blocks.
system.l22.avg_refs                         64.355986                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                  35                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.503120                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   381.635504                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1616.861377                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.017090                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007082                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.186345                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.789483                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         2461                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2461                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             812                       # number of Writeback hits
system.l22.Writeback_hits::total                  812                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         2461                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2461                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         2461                       # number of overall hits
system.l22.overall_hits::total                   2461                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          776                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  792                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          776                       # number of demand (read+write) misses
system.l22.demand_misses::total                   792                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          776                       # number of overall misses
system.l22.overall_misses::total                  792                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2804756                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    131431991                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      134236747                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2804756                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    131431991                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       134236747                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2804756                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    131431991                       # number of overall miss cycles
system.l22.overall_miss_latency::total      134236747                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3237                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3253                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          812                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              812                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3237                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3253                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3237                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3253                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.239728                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.243468                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.239728                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.243468                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.239728                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.243468                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 175297.250000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 169371.122423                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 169490.842172                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 175297.250000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169371.122423                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 169490.842172                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 175297.250000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169371.122423                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 169490.842172                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 440                       # number of writebacks
system.l22.writebacks::total                      440                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          776                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             792                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          776                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              792                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          776                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             792                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2621453                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    122561432                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    125182885                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2621453                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    122561432                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    125182885                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2621453                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    122561432                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    125182885                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.239728                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.243468                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.239728                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.243468                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.239728                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.243468                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 163840.812500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 157939.989691                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 158059.198232                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 163840.812500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 157939.989691                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 158059.198232                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 163840.812500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 157939.989691                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 158059.198232                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1682                       # number of replacements
system.l23.tagsinuse                      2047.994723                       # Cycle average of tags in use
system.l23.total_refs                          172570                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3730                       # Sample count of references to valid blocks.
system.l23.avg_refs                         46.265416                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           27.246474                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    11.484858                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   790.008071                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1219.255321                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.013304                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005608                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.385746                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.595340                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3193                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3193                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1792                       # number of Writeback hits
system.l23.Writeback_hits::total                 1792                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3193                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3193                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3193                       # number of overall hits
system.l23.overall_hits::total                   3193                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1669                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1682                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1669                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1682                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1669                       # number of overall misses
system.l23.overall_misses::total                 1682                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1908859                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    256082341                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      257991200                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1908859                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    256082341                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       257991200                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1908859                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    256082341                       # number of overall miss cycles
system.l23.overall_miss_latency::total      257991200                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4862                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4875                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1792                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1792                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4862                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4875                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4862                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4875                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.343274                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.345026                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.343274                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.345026                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.343274                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.345026                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 146835.307692                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 153434.596165                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 153383.590963                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 146835.307692                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 153434.596165                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 153383.590963                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 146835.307692                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 153434.596165                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 153383.590963                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 974                       # number of writebacks
system.l23.writebacks::total                      974                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1669                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1682                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1669                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1682                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1669                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1682                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1759902                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    237038452                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    238798354                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1759902                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    237038452                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    238798354                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1759902                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    237038452                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    238798354                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.343274                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.345026                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.343274                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.345026                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.343274                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.345026                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 135377.076923                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 142024.237268                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 141972.862069                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 135377.076923                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 142024.237268                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 141972.862069                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 135377.076923                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 142024.237268                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 141972.862069                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.863558                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001703043                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848160.595941                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.863558                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023820                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1670929                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1670929                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1670929                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1670929                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1670929                       # number of overall hits
system.cpu0.icache.overall_hits::total        1670929                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4939438                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4939438                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4939438                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4939438                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4939438                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4939438                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1670949                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1670949                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1670949                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1670949                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1670949                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1670949                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 246971.900000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 246971.900000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 246971.900000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 246971.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 246971.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 246971.900000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3359467                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3359467                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3359467                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3359467                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3359467                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3359467                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 223964.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 223964.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 223964.466667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 223964.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 223964.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 223964.466667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5039                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936906                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5295                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42292.144665                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.957671                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.042329                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777178                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222822                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068549                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068549                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505489                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505489                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505489                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505489                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17357                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17357                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17357                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17357                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17357                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17357                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1909172304                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1909172304                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1909172304                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1909172304                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1909172304                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1909172304                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2085906                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2085906                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2522846                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2522846                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2522846                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2522846                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008321                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008321                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006880                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006880                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006880                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006880                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109994.371378                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109994.371378                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109994.371378                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109994.371378                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109994.371378                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109994.371378                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          714                       # number of writebacks
system.cpu0.dcache.writebacks::total              714                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12318                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12318                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12318                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12318                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12318                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12318                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5039                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5039                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5039                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5039                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5039                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5039                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    347268506                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    347268506                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    347268506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    347268506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    347268506                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    347268506                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002416                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002416                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001997                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001997                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001997                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001997                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 68916.155190                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 68916.155190                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 68916.155190                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 68916.155190                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 68916.155190                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 68916.155190                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.963053                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088331607                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194216.949597                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.963053                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020774                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794813                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1358193                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1358193                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1358193                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1358193                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1358193                       # number of overall hits
system.cpu1.icache.overall_hits::total        1358193                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2798058                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2798058                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2798058                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2798058                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2798058                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2798058                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1358212                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1358212                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1358212                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1358212                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1358212                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1358212                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000014                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000014                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 147266.210526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 147266.210526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 147266.210526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 147266.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 147266.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 147266.210526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2204325                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2204325                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2204325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2204325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2204325                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2204325                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169563.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169563.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6531                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177760740                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6787                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26191.357006                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.035225                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.964775                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867325                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132675                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       937175                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         937175                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       619402                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        619402                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2013                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2013                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1466                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1466                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1556577                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1556577                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1556577                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1556577                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14519                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14519                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14519                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14519                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14519                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14519                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1460150118                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1460150118                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1460150118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1460150118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1460150118                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1460150118                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       951694                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       951694                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       619402                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       619402                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1571096                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1571096                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1571096                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1571096                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015256                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015256                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009241                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009241                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009241                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009241                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100568.229079                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100568.229079                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100568.229079                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100568.229079                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100568.229079                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100568.229079                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          762                       # number of writebacks
system.cpu1.dcache.writebacks::total              762                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7988                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7988                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7988                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7988                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7988                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7988                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6531                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6531                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6531                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6531                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6531                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6531                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    582318207                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    582318207                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    582318207                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    582318207                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    582318207                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    582318207                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006862                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006862                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004157                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004157                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004157                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004157                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89162.181442                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89162.181442                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89162.181442                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89162.181442                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89162.181442                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89162.181442                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.586303                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089498363                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2358221.564935                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.586303                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024978                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.739722                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1557076                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1557076                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1557076                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1557076                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1557076                       # number of overall hits
system.cpu2.icache.overall_hits::total        1557076                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.cpu2.icache.overall_misses::total           21                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3966510                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3966510                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3966510                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3966510                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3966510                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3966510                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1557097                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1557097                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1557097                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1557097                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1557097                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1557097                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 188881.428571                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 188881.428571                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 188881.428571                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 188881.428571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 188881.428571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 188881.428571                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2821044                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2821044                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2821044                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2821044                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2821044                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2821044                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 176315.250000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 176315.250000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 176315.250000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 176315.250000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 176315.250000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 176315.250000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3237                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161292776                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3493                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              46176.002290                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.428308                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.571692                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.833704                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.166296                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1013176                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1013176                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       690591                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        690591                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1672                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1672                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1668                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1668                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1703767                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1703767                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1703767                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1703767                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6525                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6525                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6525                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6525                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6525                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6525                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    366456337                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    366456337                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    366456337                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    366456337                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    366456337                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    366456337                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1019701                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1019701                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       690591                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       690591                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1672                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1668                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1668                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1710292                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1710292                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1710292                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1710292                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006399                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006399                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003815                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003815                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003815                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003815                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 56161.890728                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 56161.890728                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 56161.890728                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 56161.890728                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 56161.890728                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 56161.890728                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          812                       # number of writebacks
system.cpu2.dcache.writebacks::total              812                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3288                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3288                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3288                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3288                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3288                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3288                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3237                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3237                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3237                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3237                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3237                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3237                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    150537769                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    150537769                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    150537769                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    150537769                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    150537769                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    150537769                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46505.334878                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 46505.334878                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 46505.334878                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 46505.334878                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 46505.334878                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 46505.334878                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970867                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086621714                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190769.584677                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970867                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020787                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1568519                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1568519                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1568519                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1568519                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1568519                       # number of overall hits
system.cpu3.icache.overall_hits::total        1568519                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2973547                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2973547                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2973547                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2973547                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2973547                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2973547                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1568540                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1568540                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1568540                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1568540                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1568540                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1568540                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 141597.476190                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 141597.476190                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 141597.476190                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 141597.476190                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 141597.476190                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 141597.476190                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1921859                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1921859                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1921859                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1921859                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1921859                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1921859                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 147835.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 147835.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 147835.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 147835.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 147835.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 147835.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4861                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170726687                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5117                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33364.605628                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.389282                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.610718                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884333                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115667                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       972712                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         972712                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       669617                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        669617                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1625                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1625                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1554                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1554                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1642329                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1642329                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1642329                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1642329                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12401                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12401                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          306                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          306                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12707                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12707                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12707                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12707                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1045046229                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1045046229                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     45875287                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     45875287                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1090921516                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1090921516                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1090921516                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1090921516                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       985113                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       985113                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       669923                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       669923                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1554                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1554                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1655036                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1655036                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1655036                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1655036                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012588                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012588                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000457                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000457                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007678                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007678                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007678                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007678                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 84271.125635                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 84271.125635                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 149919.238562                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 149919.238562                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 85852.011962                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 85852.011962                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 85852.011962                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 85852.011962                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1792                       # number of writebacks
system.cpu3.dcache.writebacks::total             1792                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7539                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7539                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          306                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          306                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7845                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7845                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7845                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7845                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4862                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4862                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4862                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4862                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4862                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4862                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    283278726                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    283278726                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    283278726                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    283278726                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    283278726                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    283278726                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004935                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004935                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 58263.826820                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 58263.826820                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 58263.826820                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58263.826820                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 58263.826820                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58263.826820                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
