<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <meta http-equiv="x-ua-compatible" content="ie=edge">
    
    <title>abc – use ABC for technology mapping &#8212; Yosys  documentation</title>

    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="_static/material-icons.css" type="text/css" />
    <link rel="stylesheet" href="_static/notosanscjkjp.css" type="text/css" />
    <link rel="stylesheet" href="_static/roboto.css" type="text/css" />
    <link rel="stylesheet" href="_static/material-design-lite-1.3.0/material.deep_purple-purple.min.css" type="text/css" />
    <link rel="stylesheet" href="_static/sphinx_symbiflow_theme.css" type="text/css" />
    <script id="documentation_options" data-url_root="./" src="_static/documentation_options.js"></script>
    <script src="_static/jquery.js"></script>
    <script src="_static/underscore.js"></script>
    <script src="_static/doctools.js"></script>
    <script src="_static/language_data.js"></script>
    <script src="_static/sphinx_symbiflow_theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" /> 
  </head>
<body>
    <div class="mdl-layout mdl-js-layout mdl-layout--fixed-header mdl-layout--fixed-drawer"><header class="mdl-layout__header mdl-layout__header--waterfall ">
    <div class="mdl-layout__header-row">
        
        <nav class="mdl-navigation breadcrumb">
            <a class="mdl-navigation__link is-active">abc – use ABC for technology mapping</a>
        </nav>
        <div class="mdl-layout-spacer"></div>
        <nav class="mdl-navigation">
        
<form class="form-inline pull-sm-right" action="search.html" method="get">
      <div class="mdl-textfield mdl-js-textfield mdl-textfield--expandable mdl-textfield--floating-label mdl-textfield--align-right">
        <label id="quick-search-icon" class="mdl-button mdl-js-button mdl-button--icon"  for="waterfall-exp">
            <i class="material-icons">search</i>
        </label>
        <div class="mdl-textfield__expandable-holder">
          <input class="mdl-textfield__input" type="text" name="q"  id="waterfall-exp" placeholder="Search" />
          <input type="hidden" name="check_keywords" value="yes" />
          <input type="hidden" name="area" value="default" />
        </div>
      </div>
      <div class="mdl-tooltip" data-mdl-for="quick-search-icon">
      Quick search
      </div>
</form>
        
<a id="button-show-source"
    class="mdl-button mdl-js-button mdl-button--icon"
    href="_sources/command-reference-manual.rst.txt" rel="nofollow">
<i class="material-icons">code</i>
</a>
<div class="mdl-tooltip" data-mdl-for="button-show-source">
Show Source
</div>
        </nav>
    </div>
    <div class="mdl-layout__header-row header-links">
      <div class="mdl-layout-spacer"></div>
      <nav class="mdl-navigation">
          <a  class="mdl-navigation__link" href="index.html">
                  <i class="material-icons navigation-link-icon">home</i>
                  Home
              </a>
          
              <a  class="mdl-navigation__link" href="https://github.com/YosysHQ/yosys">
                  <i class="material-icons navigation-link-icon">link</i>
                  GitHub
              </a>
      
          <a  class="mdl-navigation__link" href="https://symbiflow.github.io/">
            <i class="material-icons navigation-link-icon">web</i>
            SymbiFlow Website
          </a>
          <a  class="mdl-navigation__link" href="https://symbiflow.readthedocs.io/en/latest/">
            <i class="material-icons navigation-link-icon">library_books</i>
            SymbiFlow Docs
          </a></nav>
    </div>
</header><header class="mdl-layout__drawer">
    
          <!-- Title -->
      <span class="mdl-layout-title">
          <a class="title" href="index.html">
              <span class="title-text">
                  Yosys
              </span>
          </a>
      </span>
    
<div class="globaltoc">
  <span class="mdl-layout-title toc">Table Of Contents</span>
  
  
      
      <nav class="mdl-navigation">
          <ul>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Intro.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Basics.html">Basic Principles</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Approach.html">Approach</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Overview.html">Implementation Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_CellLib.html">Internal Cell Library</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Prog.html">Programming Yosys Extensions</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Verilog.html">The Verilog and AST Frontends</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Optimize.html">Optimizations</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Techmap.html">Technology Mapping</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Eval.html">Evaluation, Conclusion, Future Work</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Auxlibs.html">Auxiliary Libraries</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Auxprogs.html">Auxiliary Programs</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_TextRtlil.html">RTLIL Text Representation</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Appnotes.html">Application Notes</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_StateOfTheArt.html">Evaluation of other OSS Verilog Synthesis Tools</a></li>
</ul>

      </nav>
  
  </div>

</header>
        <main class="mdl-layout__content" tabIndex="0">
<header class="mdl-layout__drawer">
    
          <!-- Title -->
      <span class="mdl-layout-title">
          <a class="title" href="index.html">
              <span class="title-text">
                  Yosys
              </span>
          </a>
      </span>
    
<div class="globaltoc">
  <span class="mdl-layout-title toc">Table Of Contents</span>
  
  
      
      <nav class="mdl-navigation">
          <ul>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Intro.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Basics.html">Basic Principles</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Approach.html">Approach</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Overview.html">Implementation Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_CellLib.html">Internal Cell Library</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Prog.html">Programming Yosys Extensions</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Verilog.html">The Verilog and AST Frontends</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Optimize.html">Optimizations</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Techmap.html">Technology Mapping</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Eval.html">Evaluation, Conclusion, Future Work</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Auxlibs.html">Auxiliary Libraries</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Auxprogs.html">Auxiliary Programs</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_TextRtlil.html">RTLIL Text Representation</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_Appnotes.html">Application Notes</a></li>
<li class="toctree-l1"><a class="reference internal" href="CHAPTER_StateOfTheArt.html">Evaluation of other OSS Verilog Synthesis Tools</a></li>
</ul>

      </nav>
  
  </div>

</header>

    <div class="document">
        <div class="page-content">
        
  <div class="section" id="abc-use-abc-for-technology-mapping">
<span id="cmd-abc"></span><h1>abc – use ABC for technology mapping<a class="headerlink" href="#abc-use-abc-for-technology-mapping" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>abc [options] [selection]

This pass uses the ABC tool [1] for technology mapping of yosys&#39;s internal gate
library to a target architecture.

    -exe &lt;command&gt;
        use the specified command instead of &quot;&lt;yosys-bindir&gt;/yosys-abc&quot; to execute ABC.
        This can e.g. be used to call a specific version of ABC or a wrapper.

    -script &lt;file&gt;
        use the specified ABC script file instead of the default script.

        if &lt;file&gt; starts with a plus sign (+), then the rest of the filename
        string is interpreted as the command string to be passed to ABC. The
        leading plus sign is removed and all commas (,) in the string are
        replaced with blanks before the string is passed to ABC.

        if no -script parameter is given, the following scripts are used:

        for -liberty without -constr:
          strash; ifraig; scorr; dc2; dretime; strash; &amp;get -n; &amp;dch -f;
               &amp;nf {D}; &amp;put

        for -liberty with -constr:
          strash; ifraig; scorr; dc2; dretime; strash; &amp;get -n; &amp;dch -f;
               &amp;nf {D}; &amp;put; buffer; upsize {D}; dnsize {D}; stime -p

        for -lut/-luts (only one LUT size):
          strash; ifraig; scorr; dc2; dretime; strash; dch -f; if; mfs2;
               lutpack {S}

        for -lut/-luts (different LUT sizes):
          strash; ifraig; scorr; dc2; dretime; strash; dch -f; if; mfs2

        for -sop:
          strash; ifraig; scorr; dc2; dretime; strash; dch -f;
               cover {I} {P}

        otherwise:
          strash; ifraig; scorr; dc2; dretime; strash; &amp;get -n; &amp;dch -f;
               &amp;nf {D}; &amp;put

    -fast
        use different default scripts that are slightly faster (at the cost
        of output quality):

        for -liberty without -constr:
          strash; dretime; map {D}

        for -liberty with -constr:
          strash; dretime; map {D}; buffer; upsize {D}; dnsize {D};
               stime -p

        for -lut/-luts:
          strash; dretime; if

        for -sop:
          strash; dretime; cover -I {I} -P {P}

        otherwise:
          strash; dretime; map

    -liberty &lt;file&gt;
        generate netlists for the specified cell library (using the liberty
        file format).

    -constr &lt;file&gt;
        pass this file with timing constraints to ABC. use with -liberty.

        a constr file contains two lines:
            set_driving_cell &lt;cell_name&gt;
            set_load &lt;floating_point_number&gt;

        the set_driving_cell statement defines which cell type is assumed to
        drive the primary inputs and the set_load statement sets the load in
        femtofarads for each primary output.

    -D &lt;picoseconds&gt;
        set delay target. the string {D} in the default scripts above is
        replaced by this option when used, and an empty string otherwise.
        this also replaces &#39;dretime&#39; with &#39;dretime; retime -o {D}&#39; in the
        default scripts above.

    -I &lt;num&gt;
        maximum number of SOP inputs.
        (replaces {I} in the default scripts above)

    -P &lt;num&gt;
        maximum number of SOP products.
        (replaces {P} in the default scripts above)

    -S &lt;num&gt;
        maximum number of LUT inputs shared.
        (replaces {S} in the default scripts above, default: -S 1)

    -lut &lt;width&gt;
        generate netlist using luts of (max) the specified width.

    -lut &lt;w1&gt;:&lt;w2&gt;
        generate netlist using luts of (max) the specified width &lt;w2&gt;. All
        luts with width &lt;= &lt;w1&gt; have constant cost. for luts larger than &lt;w1&gt;
        the area cost doubles with each additional input bit. the delay cost
        is still constant for all lut widths.

    -luts &lt;cost1&gt;,&lt;cost2&gt;,&lt;cost3&gt;,&lt;sizeN&gt;:&lt;cost4-N&gt;,..
        generate netlist using luts. Use the specified costs for luts with 1,
        2, 3, .. inputs.

    -sop
        map to sum-of-product cells and inverters

    -g type1,type2,...
        Map to the specified list of gate types. Supported gates types are:
           AND, NAND, OR, NOR, XOR, XNOR, ANDNOT, ORNOT, MUX,
           NMUX, AOI3, OAI3, AOI4, OAI4.
        (The NOT gate is always added to this list automatically.)

        The following aliases can be used to reference common sets of gate types:
          simple: AND OR XOR MUX
          cmos2:  NAND NOR
          cmos3:  NAND NOR AOI3 OAI3
          cmos4:  NAND NOR AOI3 OAI3 AOI4 OAI4
          cmos:   NAND NOR AOI3 OAI3 AOI4 OAI4 NMUX MUX XOR XNOR
          gates:  AND NAND OR NOR XOR XNOR ANDNOT ORNOT
          aig:    AND NAND OR NOR ANDNOT ORNOT

        The alias &#39;all&#39; represent the full set of all gate types.

        Prefix a gate type with a &#39;-&#39; to remove it from the list. For example
        the arguments &#39;AND,OR,XOR&#39; and &#39;simple,-MUX&#39; are equivalent.

        The default is &#39;all,-NMUX,-AOI3,-OAI3,-AOI4,-OAI4&#39;.

    -dff
        also pass $_DFF_?_ and $_DFFE_??_ cells through ABC. modules with many
        clock domains are automatically partitioned in clock domains and each
        domain is passed through ABC independently.

    -clk [!]&lt;clock-signal-name&gt;[,[!]&lt;enable-signal-name&gt;]
        use only the specified clock domain. this is like -dff, but only FF
        cells that belong to the specified clock domain are used.

    -keepff
        set the &quot;keep&quot; attribute on flip-flop output wires. (and thus preserve
        them, for example for equivalence checking.)

    -nocleanup
        when this option is used, the temporary files created by this pass
        are not removed. this is useful for debugging.

    -showtmp
        print the temp dir name in log. usually this is suppressed so that the
        command output is identical across runs.

    -markgroups
        set a &#39;abcgroup&#39; attribute on all objects created by ABC. The value of
        this attribute is a unique integer for each ABC process started. This
        is useful for debugging the partitioning of clock domains.

    -dress
        run the &#39;dress&#39; command after all other ABC commands. This aims to
        preserve naming by an equivalence check between the original and post-ABC
        netlists (experimental).

When neither -liberty nor -lut is used, the Yosys standard cell library is
loaded into ABC before the ABC script is executed.

Note that this is a logic optimization pass within Yosys that is calling ABC
internally. This is not going to &quot;run ABC on your design&quot;. It will instead run
ABC on logic snippets extracted from your design. You will not get any useful
output when passing an ABC script that writes a file. Instead write your full
design as BLIF file with write_blif and then load that into ABC externally if
you want to use ABC to convert your design into another format.

[1] http://www.eecs.berkeley.edu/~alanmi/abc/
</pre></div>
</div>
</div>
<div class="section" id="abc9-use-abc9-for-technology-mapping">
<span id="cmd-abc9"></span><h1>abc9 – use ABC9 for technology mapping<a class="headerlink" href="#abc9-use-abc9-for-technology-mapping" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>abc9 [options] [selection]

This script pass performs a sequence of commands to facilitate the use of the ABC
tool [1] for technology mapping of the current design to a target FPGA
architecture. Only fully-selected modules are supported.

    -run &lt;from_label&gt;:&lt;to_label&gt;
        only run the commands between the labels (see below). an empty
        from label is synonymous to &#39;begin&#39;, and empty to label is
        synonymous to the end of the command list.

    -exe &lt;command&gt;
        use the specified command instead of &quot;&lt;yosys-bindir&gt;/yosys-abc&quot; to execute ABC.
        This can e.g. be used to call a specific version of ABC or a wrapper.

    -script &lt;file&gt;
        use the specified ABC script file instead of the default script.

        if &lt;file&gt; starts with a plus sign (+), then the rest of the filename
        string is interpreted as the command string to be passed to ABC. The
        leading plus sign is removed and all commas (,) in the string are
        replaced with blanks before the string is passed to ABC.

        if no -script parameter is given, the following scripts are used:
          &amp;scorr; &amp;sweep; &amp;dc2; &amp;dch -f; &amp;ps; &amp;if {C} {W} {D} {R} -v; &amp;mfs

    -fast
        use different default scripts that are slightly faster (at the cost
        of output quality):
          &amp;if {C} {W} {D} {R} -v

    -D &lt;picoseconds&gt;
        set delay target. the string {D} in the default scripts above is
        replaced by this option when used, and an empty string otherwise
        (indicating best possible delay).

    -lut &lt;width&gt;
        generate netlist using luts of (max) the specified width.

    -lut &lt;w1&gt;:&lt;w2&gt;
        generate netlist using luts of (max) the specified width &lt;w2&gt;. All
        luts with width &lt;= &lt;w1&gt; have constant cost. for luts larger than &lt;w1&gt;
        the area cost doubles with each additional input bit. the delay cost
        is still constant for all lut widths.

    -lut &lt;file&gt;
        pass this file with lut library to ABC.

    -luts &lt;cost1&gt;,&lt;cost2&gt;,&lt;cost3&gt;,&lt;sizeN&gt;:&lt;cost4-N&gt;,..
        generate netlist using luts. Use the specified costs for luts with 1,
        2, 3, .. inputs.

    -maxlut &lt;width&gt;
        when auto-generating the lut library, discard all luts equal to or
        greater than this size (applicable when neither -lut nor -luts is
        specified).

    -dff
        also pass $_ABC9_FF_ cells through to ABC. modules with many clock
        domains are marked as such and automatically partitioned by ABC.

    -nocleanup
        when this option is used, the temporary files created by this pass
        are not removed. this is useful for debugging.

    -showtmp
        print the temp dir name in log. usually this is suppressed so that the
        command output is identical across runs.

    -box &lt;file&gt;
        pass this file with box library to ABC.

Note that this is a logic optimization pass within Yosys that is calling ABC
internally. This is not going to &quot;run ABC on your design&quot;. It will instead run
ABC on logic snippets extracted from your design. You will not get any useful
output when passing an ABC script that writes a file. Instead write your full
design as an XAIGER file with `write_xaiger&#39; and then load that into ABC
externally if you want to use ABC to convert your design into another format.

[1] http://www.eecs.berkeley.edu/~alanmi/abc/


    pre:
        abc9_ops -check
        scc -set_attr abc9_scc_id {}
        abc9_ops -mark_scc -prep_delays -prep_xaiger [-dff]    (option for -dff)
        abc9_ops -prep_lut &lt;maxlut&gt;    (skip if -lut or -luts)
        abc9_ops -prep_box [-dff]    (skip if -box)
        select -set abc9_holes A:abc9_holes
        flatten -wb @abc9_holes
        techmap @abc9_holes
        abc9_ops -prep_dff    (only if -dff)
        opt -purge @abc9_holes
        aigmap
        wbflip @abc9_holes

    map:
        foreach module in selection
            abc9_ops -write_lut &lt;abc-temp-dir&gt;/input.lut    (skip if &#39;-lut&#39; or &#39;-luts&#39;)
            abc9_ops -write_box &lt;abc-temp-dir&gt;/input.box
            write_xaiger -map &lt;abc-temp-dir&gt;/input.sym &lt;abc-temp-dir&gt;/input.xaig
            abc9_exe [options] -cwd &lt;abc-temp-dir&gt; [-lut &lt;abc-temp-dir&gt;/input.lut] -box &lt;abc-temp-dir&gt;/input.box
            read_aiger -xaiger -wideports -module_name &lt;module-name&gt;$abc9 -map &lt;abc-temp-dir&gt;/input.sym &lt;abc-temp-dir&gt;/output.aig
            abc9_ops -reintegrate
</pre></div>
</div>
</div>
<div class="section" id="abc9-exe-use-abc9-for-technology-mapping">
<span id="cmd-abc9-exe"></span><h1>abc9_exe – use ABC9 for technology mapping<a class="headerlink" href="#abc9-exe-use-abc9-for-technology-mapping" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">abc9_exe</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span>


<span class="n">This</span> <span class="k">pass</span> <span class="n">uses</span> <span class="n">the</span> <span class="n">ABC</span> <span class="n">tool</span> <span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="k">for</span> <span class="n">technology</span> <span class="n">mapping</span> <span class="n">of</span> <span class="n">the</span> <span class="n">top</span> <span class="n">module</span>
<span class="p">(</span><span class="n">according</span> <span class="n">to</span> <span class="n">the</span> <span class="p">(</span><span class="o">*</span> <span class="n">top</span> <span class="o">*</span><span class="p">)</span> <span class="n">attribute</span> <span class="ow">or</span> <span class="k">if</span> <span class="n">only</span> <span class="n">one</span> <span class="n">module</span> <span class="ow">is</span> <span class="n">currently</span> <span class="n">selected</span><span class="p">)</span>
<span class="n">to</span> <span class="n">a</span> <span class="n">target</span> <span class="n">FPGA</span> <span class="n">architecture</span><span class="o">.</span>

    <span class="o">-</span><span class="n">exe</span> <span class="o">&lt;</span><span class="n">command</span><span class="o">&gt;</span>
        <span class="n">use</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">command</span> <span class="n">instead</span> <span class="n">of</span> <span class="s2">&quot;&lt;yosys-bindir&gt;/yosys-abc&quot;</span> <span class="n">to</span> <span class="n">execute</span> <span class="n">ABC</span><span class="o">.</span>
        <span class="n">This</span> <span class="n">can</span> <span class="n">e</span><span class="o">.</span><span class="n">g</span><span class="o">.</span> <span class="n">be</span> <span class="n">used</span> <span class="n">to</span> <span class="n">call</span> <span class="n">a</span> <span class="n">specific</span> <span class="n">version</span> <span class="n">of</span> <span class="n">ABC</span> <span class="ow">or</span> <span class="n">a</span> <span class="n">wrapper</span><span class="o">.</span>

    <span class="o">-</span><span class="n">script</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">&gt;</span>
        <span class="n">use</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">ABC</span> <span class="n">script</span> <span class="n">file</span> <span class="n">instead</span> <span class="n">of</span> <span class="n">the</span> <span class="n">default</span> <span class="n">script</span><span class="o">.</span>

        <span class="k">if</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">&gt;</span> <span class="n">starts</span> <span class="k">with</span> <span class="n">a</span> <span class="n">plus</span> <span class="n">sign</span> <span class="p">(</span><span class="o">+</span><span class="p">),</span> <span class="n">then</span> <span class="n">the</span> <span class="n">rest</span> <span class="n">of</span> <span class="n">the</span> <span class="n">filename</span>
        <span class="n">string</span> <span class="ow">is</span> <span class="n">interpreted</span> <span class="k">as</span> <span class="n">the</span> <span class="n">command</span> <span class="n">string</span> <span class="n">to</span> <span class="n">be</span> <span class="n">passed</span> <span class="n">to</span> <span class="n">ABC</span><span class="o">.</span> <span class="n">The</span>
        <span class="n">leading</span> <span class="n">plus</span> <span class="n">sign</span> <span class="ow">is</span> <span class="n">removed</span> <span class="ow">and</span> <span class="nb">all</span> <span class="n">commas</span> <span class="p">(,)</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">string</span> <span class="n">are</span>
        <span class="n">replaced</span> <span class="k">with</span> <span class="n">blanks</span> <span class="n">before</span> <span class="n">the</span> <span class="n">string</span> <span class="ow">is</span> <span class="n">passed</span> <span class="n">to</span> <span class="n">ABC</span><span class="o">.</span>

        <span class="k">if</span> <span class="n">no</span> <span class="o">-</span><span class="n">script</span> <span class="n">parameter</span> <span class="ow">is</span> <span class="n">given</span><span class="p">,</span> <span class="n">the</span> <span class="n">following</span> <span class="n">scripts</span> <span class="n">are</span> <span class="n">used</span><span class="p">:</span>
          <span class="o">&amp;</span><span class="n">scorr</span><span class="p">;</span> <span class="o">&amp;</span><span class="n">sweep</span><span class="p">;</span> <span class="o">&amp;</span><span class="n">dc2</span><span class="p">;</span> <span class="o">&amp;</span><span class="n">dch</span> <span class="o">-</span><span class="n">f</span><span class="p">;</span> <span class="o">&amp;</span><span class="n">ps</span><span class="p">;</span> <span class="o">&amp;</span><span class="k">if</span> <span class="p">{</span><span class="n">C</span><span class="p">}</span> <span class="p">{</span><span class="n">W</span><span class="p">}</span> <span class="p">{</span><span class="n">D</span><span class="p">}</span> <span class="p">{</span><span class="n">R</span><span class="p">}</span> <span class="o">-</span><span class="n">v</span><span class="p">;</span> <span class="o">&amp;</span><span class="n">mfs</span>

    <span class="o">-</span><span class="n">fast</span>
        <span class="n">use</span> <span class="n">different</span> <span class="n">default</span> <span class="n">scripts</span> <span class="n">that</span> <span class="n">are</span> <span class="n">slightly</span> <span class="n">faster</span> <span class="p">(</span><span class="n">at</span> <span class="n">the</span> <span class="n">cost</span>
        <span class="n">of</span> <span class="n">output</span> <span class="n">quality</span><span class="p">):</span>
          <span class="o">&amp;</span><span class="k">if</span> <span class="p">{</span><span class="n">C</span><span class="p">}</span> <span class="p">{</span><span class="n">W</span><span class="p">}</span> <span class="p">{</span><span class="n">D</span><span class="p">}</span> <span class="p">{</span><span class="n">R</span><span class="p">}</span> <span class="o">-</span><span class="n">v</span>

    <span class="o">-</span><span class="n">D</span> <span class="o">&lt;</span><span class="n">picoseconds</span><span class="o">&gt;</span>
        <span class="nb">set</span> <span class="n">delay</span> <span class="n">target</span><span class="o">.</span> <span class="n">the</span> <span class="n">string</span> <span class="p">{</span><span class="n">D</span><span class="p">}</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">default</span> <span class="n">scripts</span> <span class="n">above</span> <span class="ow">is</span>
        <span class="n">replaced</span> <span class="n">by</span> <span class="n">this</span> <span class="n">option</span> <span class="n">when</span> <span class="n">used</span><span class="p">,</span> <span class="ow">and</span> <span class="n">an</span> <span class="n">empty</span> <span class="n">string</span> <span class="n">otherwise</span>
        <span class="p">(</span><span class="n">indicating</span> <span class="n">best</span> <span class="n">possible</span> <span class="n">delay</span><span class="p">)</span><span class="o">.</span>

    <span class="o">-</span><span class="n">lut</span> <span class="o">&lt;</span><span class="n">width</span><span class="o">&gt;</span>
        <span class="n">generate</span> <span class="n">netlist</span> <span class="n">using</span> <span class="n">luts</span> <span class="n">of</span> <span class="p">(</span><span class="nb">max</span><span class="p">)</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">width</span><span class="o">.</span>

    <span class="o">-</span><span class="n">lut</span> <span class="o">&lt;</span><span class="n">w1</span><span class="o">&gt;</span><span class="p">:</span><span class="o">&lt;</span><span class="n">w2</span><span class="o">&gt;</span>
        <span class="n">generate</span> <span class="n">netlist</span> <span class="n">using</span> <span class="n">luts</span> <span class="n">of</span> <span class="p">(</span><span class="nb">max</span><span class="p">)</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">width</span> <span class="o">&lt;</span><span class="n">w2</span><span class="o">&gt;.</span> <span class="n">All</span>
        <span class="n">luts</span> <span class="k">with</span> <span class="n">width</span> <span class="o">&lt;=</span> <span class="o">&lt;</span><span class="n">w1</span><span class="o">&gt;</span> <span class="n">have</span> <span class="n">constant</span> <span class="n">cost</span><span class="o">.</span> <span class="k">for</span> <span class="n">luts</span> <span class="n">larger</span> <span class="n">than</span> <span class="o">&lt;</span><span class="n">w1</span><span class="o">&gt;</span>
        <span class="n">the</span> <span class="n">area</span> <span class="n">cost</span> <span class="n">doubles</span> <span class="k">with</span> <span class="n">each</span> <span class="n">additional</span> <span class="nb">input</span> <span class="n">bit</span><span class="o">.</span> <span class="n">the</span> <span class="n">delay</span> <span class="n">cost</span>
        <span class="ow">is</span> <span class="n">still</span> <span class="n">constant</span> <span class="k">for</span> <span class="nb">all</span> <span class="n">lut</span> <span class="n">widths</span><span class="o">.</span>

    <span class="o">-</span><span class="n">lut</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">&gt;</span>
        <span class="k">pass</span> <span class="n">this</span> <span class="n">file</span> <span class="k">with</span> <span class="n">lut</span> <span class="n">library</span> <span class="n">to</span> <span class="n">ABC</span><span class="o">.</span>

    <span class="o">-</span><span class="n">luts</span> <span class="o">&lt;</span><span class="n">cost1</span><span class="o">&gt;</span><span class="p">,</span><span class="o">&lt;</span><span class="n">cost2</span><span class="o">&gt;</span><span class="p">,</span><span class="o">&lt;</span><span class="n">cost3</span><span class="o">&gt;</span><span class="p">,</span><span class="o">&lt;</span><span class="n">sizeN</span><span class="o">&gt;</span><span class="p">:</span><span class="o">&lt;</span><span class="n">cost4</span><span class="o">-</span><span class="n">N</span><span class="o">&gt;</span><span class="p">,</span><span class="o">..</span>
        <span class="n">generate</span> <span class="n">netlist</span> <span class="n">using</span> <span class="n">luts</span><span class="o">.</span> <span class="n">Use</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">costs</span> <span class="k">for</span> <span class="n">luts</span> <span class="k">with</span> <span class="mi">1</span><span class="p">,</span>
        <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="o">..</span> <span class="n">inputs</span><span class="o">.</span>

    <span class="o">-</span><span class="n">showtmp</span>
        <span class="nb">print</span> <span class="n">the</span> <span class="n">temp</span> <span class="nb">dir</span> <span class="n">name</span> <span class="ow">in</span> <span class="n">log</span><span class="o">.</span> <span class="n">usually</span> <span class="n">this</span> <span class="ow">is</span> <span class="n">suppressed</span> <span class="n">so</span> <span class="n">that</span> <span class="n">the</span>
        <span class="n">command</span> <span class="n">output</span> <span class="ow">is</span> <span class="n">identical</span> <span class="n">across</span> <span class="n">runs</span><span class="o">.</span>

    <span class="o">-</span><span class="n">box</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">&gt;</span>
        <span class="k">pass</span> <span class="n">this</span> <span class="n">file</span> <span class="k">with</span> <span class="n">box</span> <span class="n">library</span> <span class="n">to</span> <span class="n">ABC</span><span class="o">.</span>

    <span class="o">-</span><span class="n">cwd</span> <span class="o">&lt;</span><span class="nb">dir</span><span class="o">&gt;</span>
        <span class="n">use</span> <span class="n">this</span> <span class="k">as</span> <span class="n">the</span> <span class="n">current</span> <span class="n">working</span> <span class="n">directory</span><span class="p">,</span> <span class="n">inside</span> <span class="n">which</span> <span class="n">the</span> <span class="s1">&#39;input.xaig&#39;</span>
        <span class="n">file</span> <span class="ow">is</span> <span class="n">expected</span><span class="o">.</span> <span class="n">temporary</span> <span class="n">files</span> <span class="n">will</span> <span class="n">be</span> <span class="n">created</span> <span class="ow">in</span> <span class="n">this</span> <span class="n">directory</span><span class="p">,</span> <span class="ow">and</span>
        <span class="n">the</span> <span class="n">mapped</span> <span class="n">result</span> <span class="n">will</span> <span class="n">be</span> <span class="n">written</span> <span class="n">to</span> <span class="s1">&#39;output.aig&#39;</span><span class="o">.</span>

<span class="n">Note</span> <span class="n">that</span> <span class="n">this</span> <span class="ow">is</span> <span class="n">a</span> <span class="n">logic</span> <span class="n">optimization</span> <span class="k">pass</span> <span class="n">within</span> <span class="n">Yosys</span> <span class="n">that</span> <span class="ow">is</span> <span class="n">calling</span> <span class="n">ABC</span>
<span class="n">internally</span><span class="o">.</span> <span class="n">This</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">going</span> <span class="n">to</span> <span class="s2">&quot;run ABC on your design&quot;</span><span class="o">.</span> <span class="n">It</span> <span class="n">will</span> <span class="n">instead</span> <span class="n">run</span>
<span class="n">ABC</span> <span class="n">on</span> <span class="n">logic</span> <span class="n">snippets</span> <span class="n">extracted</span> <span class="kn">from</span> <span class="nn">your</span> <span class="n">design</span><span class="o">.</span> <span class="n">You</span> <span class="n">will</span> <span class="ow">not</span> <span class="n">get</span> <span class="nb">any</span> <span class="n">useful</span>
<span class="n">output</span> <span class="n">when</span> <span class="n">passing</span> <span class="n">an</span> <span class="n">ABC</span> <span class="n">script</span> <span class="n">that</span> <span class="n">writes</span> <span class="n">a</span> <span class="n">file</span><span class="o">.</span> <span class="n">Instead</span> <span class="n">write</span> <span class="n">your</span> <span class="n">full</span>
<span class="n">design</span> <span class="k">as</span> <span class="n">BLIF</span> <span class="n">file</span> <span class="k">with</span> <span class="n">write_blif</span> <span class="ow">and</span> <span class="n">then</span> <span class="n">load</span> <span class="n">that</span> <span class="n">into</span> <span class="n">ABC</span> <span class="n">externally</span> <span class="k">if</span>
<span class="n">you</span> <span class="n">want</span> <span class="n">to</span> <span class="n">use</span> <span class="n">ABC</span> <span class="n">to</span> <span class="n">convert</span> <span class="n">your</span> <span class="n">design</span> <span class="n">into</span> <span class="n">another</span> <span class="nb">format</span><span class="o">.</span>

<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="n">http</span><span class="p">:</span><span class="o">//</span><span class="n">www</span><span class="o">.</span><span class="n">eecs</span><span class="o">.</span><span class="n">berkeley</span><span class="o">.</span><span class="n">edu</span><span class="o">/~</span><span class="n">alanmi</span><span class="o">/</span><span class="n">abc</span><span class="o">/</span>
</pre></div>
</div>
</div>
<div class="section" id="abc9-ops-helper-functions-for-abc9">
<span id="cmd-abc9-ops"></span><h1>abc9_ops – helper functions for ABC9<a class="headerlink" href="#abc9-ops-helper-functions-for-abc9" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>abc9_ops [options] [selection]

This pass contains a set of supporting operations for use during ABC technology
mapping, and is expected to be called in conjunction with other operations from
the `abc9&#39; script pass. Only fully-selected modules are supported.

    -check
        check that the design is valid, e.g. (* abc9_box_id *) values are unique,
        (* abc9_carry *) is only given for one input/output port, etc.

    -prep_delays
        insert `$__ABC9_DELAY&#39; blackbox cells into the design to account for
        certain required times.

    -mark_scc
        for an arbitrarily chosen cell in each unique SCC of each selected module
        (tagged with an (* abc9_scc_id = &lt;int&gt; *) attribute), temporarily mark all
        wires driven by this cell&#39;s outputs with a (* keep *) attribute in order
        to break the SCC. this temporary attribute will be removed on -reintegrate.

    -prep_xaiger
        prepare the design for XAIGER output. this includes computing the
        topological ordering of ABC9 boxes, as well as preparing the
        &#39;&lt;module-name&gt;$holes&#39; module that contains the logic behaviour of ABC9
        whiteboxes.

    -dff
        consider flop cells (those instantiating modules marked with (* abc9_flop *))
        during -prep_{delays,xaiger,box}.

    -prep_dff
        compute the clock domain and initial value of each flop in the design.
        process the &#39;$holes&#39; module to support clock-enable functionality.

    -prep_lut &lt;maxlut&gt;
        pre-compute the lut library by analysing all modules marked with
        (* abc9_lut=&lt;area&gt; *).

    -write_lut &lt;dst&gt;
        write the pre-computed lut library to &lt;dst&gt;.

    -prep_box
        pre-compute the box library by analysing all modules marked with
        (* abc9_box *).

    -write_box &lt;dst&gt;
        write the pre-computed box library to &lt;dst&gt;.

    -reintegrate
        for each selected module, re-intergrate the module &#39;&lt;module-name&gt;$abc9&#39;
        by first recovering ABC9 boxes, and then stitching in the remaining primary
        inputs and outputs.
</pre></div>
</div>
</div>
<div class="section" id="add-add-objects-to-the-design">
<span id="cmd-add"></span><h1>add – add objects to the design<a class="headerlink" href="#add-add-objects-to-the-design" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>add &lt;command&gt; [selection]

This command adds objects to the design. It operates on all fully selected
modules. So e.g. &#39;add -wire foo&#39; will add a wire foo to all selected modules.


    add {-wire|-input|-inout|-output} &lt;name&gt; &lt;width&gt; [selection]

Add a wire (input, inout, output port) with the given name and width. The
command will fail if the object exists already and has different properties
than the object to be created.


    add -global_input &lt;name&gt; &lt;width&gt; [selection]

Like &#39;add -input&#39;, but also connect the signal between instances of the
selected modules.


    add {-assert|-assume|-live|-fair|-cover} &lt;name1&gt; [-if &lt;name2&gt;]

Add an $assert, $assume, etc. cell connected to a wire named name1, with its
enable signal optionally connected to a wire named name2 (default: 1&#39;b1).


    add -mod &lt;name[s]&gt;

Add module[s] with the specified name[s].
</pre></div>
</div>
</div>
<div class="section" id="aigmap-map-logic-to-and-inverter-graph-circuit">
<span id="cmd-aigmap"></span><h1>aigmap – map logic to and-inverter-graph circuit<a class="headerlink" href="#aigmap-map-logic-to-and-inverter-graph-circuit" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>aigmap [options] [selection]

Replace all logic cells with circuits made of only $_AND_ and
$_NOT_ cells.

    -nand
        Enable creation of $_NAND_ cells

    -select
        Overwrite replaced cells in the current selection with new $_AND_,
        $_NOT_, and $_NAND_, cells
</pre></div>
</div>
</div>
<div class="section" id="alumacc-extract-alu-and-macc-cells">
<span id="cmd-alumacc"></span><h1>alumacc – extract ALU and MACC cells<a class="headerlink" href="#alumacc-extract-alu-and-macc-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>alumacc [selection]

This pass translates arithmetic operations like $add, $mul, $lt, etc. to $alu
and $macc cells.
</pre></div>
</div>
</div>
<div class="section" id="anlogic-eqn-anlogic-calculate-equations-for-luts">
<span id="cmd-anlogic-eqn"></span><h1>anlogic_eqn – Anlogic: Calculate equations for luts<a class="headerlink" href="#anlogic-eqn-anlogic-calculate-equations-for-luts" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">anlogic_eqn</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Calculate</span> <span class="n">equations</span> <span class="k">for</span> <span class="n">luts</span> <span class="n">since</span> <span class="n">bitstream</span> <span class="n">generator</span> <span class="n">depends</span> <span class="n">on</span> <span class="n">it</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="anlogic-fixcarry-anlogic-fix-carry-chain">
<span id="cmd-anlogic-fixcarry"></span><h1>anlogic_fixcarry – Anlogic: fix carry chain<a class="headerlink" href="#anlogic-fixcarry-anlogic-fix-carry-chain" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">anlogic_fixcarry</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Add</span> <span class="n">Anlogic</span> <span class="n">adders</span> <span class="n">to</span> <span class="n">fix</span> <span class="n">carry</span> <span class="n">chain</span> <span class="k">if</span> <span class="n">needed</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="assertpmux-adds-asserts-for-parallel-muxes">
<span id="cmd-assertpmux"></span><h1>assertpmux – adds asserts for parallel muxes<a class="headerlink" href="#assertpmux-adds-asserts-for-parallel-muxes" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>assertpmux [options] [selection]

This command adds asserts to the design that assert that all parallel muxes
($pmux cells) have a maximum of one of their inputs enable at any time.

    -noinit
        do not enforce the pmux condition during the init state

    -always
        usually the $pmux condition is only checked when the $pmux output
        is used by the mux tree it drives. this option will deactivate this
        additional constraint and check the $pmux condition always.
</pre></div>
</div>
</div>
<div class="section" id="async2sync-convert-async-ff-inputs-to-sync-circuits">
<span id="cmd-async2sync"></span><h1>async2sync – convert async FF inputs to sync circuits<a class="headerlink" href="#async2sync-convert-async-ff-inputs-to-sync-circuits" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>async2sync [options] [selection]

This command replaces async FF inputs with sync circuits emulating the same
behavior for when the async signals are actually synchronized to the clock.

This pass assumes negative hold time for the async FF inputs. For example when
a reset deasserts with the clock edge, then the FF output will still drive the
reset value in the next cycle regardless of the data-in value at the time of
the clock edge.

Currently only $adff, $dffsr, and $dlatch cells are supported by this pass.
</pre></div>
</div>
</div>
<div class="section" id="attrmap-renaming-attributes">
<span id="cmd-attrmap"></span><h1>attrmap – renaming attributes<a class="headerlink" href="#attrmap-renaming-attributes" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">attrmap</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">renames</span> <span class="n">attributes</span> <span class="ow">and</span><span class="o">/</span><span class="ow">or</span> <span class="n">maps</span> <span class="n">key</span><span class="o">/</span><span class="n">value</span> <span class="n">pairs</span> <span class="n">to</span>
<span class="n">other</span> <span class="n">key</span><span class="o">/</span><span class="n">value</span> <span class="n">pairs</span><span class="o">.</span>

    <span class="o">-</span><span class="n">tocase</span> <span class="o">&lt;</span><span class="n">name</span><span class="o">&gt;</span>
        <span class="n">Match</span> <span class="n">attribute</span> <span class="n">names</span> <span class="n">case</span><span class="o">-</span><span class="n">insensitively</span> <span class="ow">and</span> <span class="nb">set</span> <span class="n">it</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span>
        <span class="n">name</span><span class="o">.</span>

    <span class="o">-</span><span class="n">rename</span> <span class="o">&lt;</span><span class="n">old_name</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">new_name</span><span class="o">&gt;</span>
        <span class="n">Rename</span> <span class="n">attributes</span> <span class="k">as</span> <span class="n">specified</span>

    <span class="o">-</span><span class="nb">map</span> <span class="o">&lt;</span><span class="n">old_name</span><span class="o">&gt;=&lt;</span><span class="n">old_value</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">new_name</span><span class="o">&gt;=&lt;</span><span class="n">new_value</span><span class="o">&gt;</span>
        <span class="n">Map</span> <span class="n">key</span><span class="o">/</span><span class="n">value</span> <span class="n">pairs</span> <span class="k">as</span> <span class="n">indicated</span><span class="o">.</span>

    <span class="o">-</span><span class="n">imap</span> <span class="o">&lt;</span><span class="n">old_name</span><span class="o">&gt;=&lt;</span><span class="n">old_value</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">new_name</span><span class="o">&gt;=&lt;</span><span class="n">new_value</span><span class="o">&gt;</span>
        <span class="n">Like</span> <span class="o">-</span><span class="nb">map</span><span class="p">,</span> <span class="n">but</span> <span class="n">use</span> <span class="n">case</span><span class="o">-</span><span class="n">insensitive</span> <span class="n">match</span> <span class="k">for</span> <span class="o">&lt;</span><span class="n">old_value</span><span class="o">&gt;</span> <span class="n">when</span>
        <span class="n">it</span> <span class="ow">is</span> <span class="n">a</span> <span class="n">string</span> <span class="n">value</span><span class="o">.</span>

    <span class="o">-</span><span class="n">remove</span> <span class="o">&lt;</span><span class="n">name</span><span class="o">&gt;=&lt;</span><span class="n">value</span><span class="o">&gt;</span>
        <span class="n">Remove</span> <span class="n">attributes</span> <span class="n">matching</span> <span class="n">this</span> <span class="n">pattern</span><span class="o">.</span>

    <span class="o">-</span><span class="n">modattr</span>
        <span class="n">Operate</span> <span class="n">on</span> <span class="n">module</span> <span class="n">attributes</span> <span class="n">instead</span> <span class="n">of</span> <span class="n">attributes</span> <span class="n">on</span> <span class="n">wires</span> <span class="ow">and</span> <span class="n">cells</span><span class="o">.</span>

<span class="n">For</span> <span class="n">example</span><span class="p">,</span> <span class="n">mapping</span> <span class="n">Xilinx</span><span class="o">-</span><span class="n">style</span> <span class="s2">&quot;keep&quot;</span> <span class="n">attributes</span> <span class="n">to</span> <span class="n">Yosys</span><span class="o">-</span><span class="n">style</span><span class="p">:</span>

    <span class="n">attrmap</span> <span class="o">-</span><span class="n">tocase</span> <span class="n">keep</span> <span class="o">-</span><span class="n">imap</span> <span class="n">keep</span><span class="o">=</span><span class="s2">&quot;true&quot;</span> <span class="n">keep</span><span class="o">=</span><span class="mi">1</span> \
            <span class="o">-</span><span class="n">imap</span> <span class="n">keep</span><span class="o">=</span><span class="s2">&quot;false&quot;</span> <span class="n">keep</span><span class="o">=</span><span class="mi">0</span> <span class="o">-</span><span class="n">remove</span> <span class="n">keep</span><span class="o">=</span><span class="mi">0</span>
</pre></div>
</div>
</div>
<div class="section" id="attrmvcp-move-or-copy-attributes-from-wires-to-driving-cells">
<span id="cmd-attrmvcp"></span><h1>attrmvcp – move or copy attributes from wires to driving cells<a class="headerlink" href="#attrmvcp-move-or-copy-attributes-from-wires-to-driving-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">attrmvcp</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Move</span> <span class="ow">or</span> <span class="n">copy</span> <span class="n">attributes</span> <span class="n">on</span> <span class="n">wires</span> <span class="n">to</span> <span class="n">the</span> <span class="n">cells</span> <span class="n">driving</span> <span class="n">them</span><span class="o">.</span>

    <span class="o">-</span><span class="n">copy</span>
        <span class="n">By</span> <span class="n">default</span><span class="p">,</span> <span class="n">attributes</span> <span class="n">are</span> <span class="n">moved</span><span class="o">.</span> <span class="n">This</span> <span class="n">will</span> <span class="n">only</span> <span class="n">add</span>
        <span class="n">the</span> <span class="n">attribute</span> <span class="n">to</span> <span class="n">the</span> <span class="n">cell</span><span class="p">,</span> <span class="n">without</span> <span class="n">removing</span> <span class="n">it</span> <span class="kn">from</span>
        <span class="nn">the</span> <span class="n">wire</span><span class="o">.</span>

    <span class="o">-</span><span class="n">purge</span>
        <span class="n">If</span> <span class="n">no</span> <span class="n">selected</span> <span class="n">cell</span> <span class="n">consumes</span> <span class="n">the</span> <span class="n">attribute</span><span class="p">,</span> <span class="n">then</span> <span class="n">it</span> <span class="ow">is</span>
        <span class="n">left</span> <span class="n">on</span> <span class="n">the</span> <span class="n">wire</span> <span class="n">by</span> <span class="n">default</span><span class="o">.</span> <span class="n">This</span> <span class="n">option</span> <span class="n">will</span> <span class="n">cause</span> <span class="n">the</span>
        <span class="n">attribute</span> <span class="n">to</span> <span class="n">be</span> <span class="n">removed</span> <span class="kn">from</span> <span class="nn">the</span> <span class="n">wire</span><span class="p">,</span> <span class="n">even</span> <span class="k">if</span> <span class="n">no</span> <span class="n">selected</span>
        <span class="n">cell</span> <span class="n">takes</span> <span class="n">it</span><span class="o">.</span>

    <span class="o">-</span><span class="n">driven</span>
        <span class="n">By</span> <span class="n">default</span><span class="p">,</span> <span class="n">attriburtes</span> <span class="n">are</span> <span class="n">moved</span> <span class="n">to</span> <span class="n">the</span> <span class="n">cell</span> <span class="n">driving</span> <span class="n">the</span>
        <span class="n">wire</span><span class="o">.</span> <span class="n">With</span> <span class="n">this</span> <span class="n">option</span> <span class="nb">set</span> <span class="n">it</span> <span class="n">will</span> <span class="n">be</span> <span class="n">moved</span> <span class="n">to</span> <span class="n">the</span> <span class="n">cell</span>
        <span class="n">driven</span> <span class="n">by</span> <span class="n">the</span> <span class="n">wire</span> <span class="n">instead</span><span class="o">.</span>

    <span class="o">-</span><span class="n">attr</span> <span class="o">&lt;</span><span class="n">attrname</span><span class="o">&gt;</span>
        <span class="n">Move</span> <span class="ow">or</span> <span class="n">copy</span> <span class="n">this</span> <span class="n">attribute</span><span class="o">.</span> <span class="n">This</span> <span class="n">option</span> <span class="n">can</span> <span class="n">be</span> <span class="n">used</span>
        <span class="n">multiple</span> <span class="n">times</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="autoname-automatically-assign-names-to-objects">
<span id="cmd-autoname"></span><h1>autoname – automatically assign names to objects<a class="headerlink" href="#autoname-automatically-assign-names-to-objects" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>autoname [selection]

Assign auto-generated public names to objects with private names (the ones
with $-prefix).
</pre></div>
</div>
</div>
<div class="section" id="blackbox-convert-modules-into-blackbox-modules">
<span id="cmd-blackbox"></span><h1>blackbox – convert modules into blackbox modules<a class="headerlink" href="#blackbox-convert-modules-into-blackbox-modules" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">blackbox</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Convert</span> <span class="n">modules</span> <span class="n">into</span> <span class="n">blackbox</span> <span class="n">modules</span> <span class="p">(</span><span class="n">remove</span> <span class="n">contents</span> <span class="ow">and</span> <span class="nb">set</span> <span class="n">the</span> <span class="n">blackbox</span>
<span class="n">module</span> <span class="n">attribute</span><span class="p">)</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="bugpoint-minimize-testcases">
<span id="cmd-bugpoint"></span><h1>bugpoint – minimize testcases<a class="headerlink" href="#bugpoint-minimize-testcases" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>bugpoint [options]

This command minimizes testcases that crash Yosys. It removes an arbitrary part
of the design and recursively invokes Yosys with a given script, repeating these
steps while it can find a smaller design that still causes a crash. Once this
command finishes, it replaces the current design with the smallest testcase it
was able to produce.

It is possible to specify the kinds of design part that will be removed. If none
are specified, all parts of design will be removed.

    -yosys &lt;filename&gt;
        use this Yosys binary. if not specified, `yosys` is used.

    -script &lt;filename&gt;
        use this script to crash Yosys. required.

    -grep &lt;string&gt;
        only consider crashes that place this string in the log file.

    -fast
        run `proc_clean; clean -purge` after each minimization step. converges
        faster, but produces larger testcases, and may fail to produce any
        testcase at all if the crash is related to dangling wires.

    -clean
        run `proc_clean; clean -purge` before checking testcase and after
        finishing. produces smaller and more useful testcases, but may fail to
        produce any testcase at all if the crash is related to dangling wires.

    -modules
        try to remove modules.

    -ports
        try to remove module ports.

    -cells
        try to remove cells.

    -connections
        try to reconnect ports to &#39;x.

    -assigns
        try to remove process assigns from cases.

    -updates
        try to remove process updates from syncs.

    -runner &quot;&lt;prefix&gt;&quot;
        child process wrapping command, e.g., &quot;timeout 30&quot;, or valgrind.
</pre></div>
</div>
</div>
<div class="section" id="cd-a-shortcut-for-select-module-name">
<span id="cmd-cd"></span><h1>cd – a shortcut for ’select -module &lt;name&gt;’<a class="headerlink" href="#cd-a-shortcut-for-select-module-name" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">cd</span> <span class="o">&lt;</span><span class="n">modname</span><span class="o">&gt;</span>

<span class="n">This</span> <span class="ow">is</span> <span class="n">just</span> <span class="n">a</span> <span class="n">shortcut</span> <span class="k">for</span> <span class="s1">&#39;select -module &lt;modname&gt;&#39;</span><span class="o">.</span>


    <span class="n">cd</span> <span class="o">&lt;</span><span class="n">cellname</span><span class="o">&gt;</span>

<span class="n">When</span> <span class="n">no</span> <span class="n">module</span> <span class="k">with</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">name</span> <span class="ow">is</span> <span class="n">found</span><span class="p">,</span> <span class="n">but</span> <span class="n">there</span> <span class="ow">is</span> <span class="n">a</span> <span class="n">cell</span>
<span class="k">with</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">name</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">current</span> <span class="n">module</span><span class="p">,</span> <span class="n">then</span> <span class="n">this</span> <span class="ow">is</span> <span class="n">equivalent</span>
<span class="n">to</span> <span class="s1">&#39;cd &lt;celltype&gt;&#39;</span><span class="o">.</span>

    <span class="n">cd</span> <span class="o">..</span>

<span class="n">Remove</span> <span class="n">trailing</span> <span class="n">substrings</span> <span class="n">that</span> <span class="n">start</span> <span class="k">with</span> <span class="s1">&#39;.&#39;</span> <span class="ow">in</span> <span class="n">current</span> <span class="n">module</span> <span class="n">name</span> <span class="n">until</span>
<span class="n">the</span> <span class="n">name</span> <span class="n">of</span> <span class="n">a</span> <span class="n">module</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span> <span class="ow">is</span> <span class="n">generated</span><span class="p">,</span> <span class="n">then</span> <span class="n">switch</span> <span class="n">to</span> <span class="n">that</span>
<span class="n">module</span><span class="o">.</span> <span class="n">Otherwise</span> <span class="n">clear</span> <span class="n">the</span> <span class="n">current</span> <span class="n">selection</span><span class="o">.</span>

    <span class="n">cd</span>

<span class="n">This</span> <span class="ow">is</span> <span class="n">just</span> <span class="n">a</span> <span class="n">shortcut</span> <span class="k">for</span> <span class="s1">&#39;select -clear&#39;</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="check-check-for-obvious-problems-in-the-design">
<span id="cmd-check"></span><h1>check – check for obvious problems in the design<a class="headerlink" href="#check-check-for-obvious-problems-in-the-design" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>check [options] [selection]

This pass identifies the following problems in the current design:

 - combinatorial loops

 - two or more conflicting drivers for one wire

 - used wires that do not have a driver

Options:

  -noinit
    Also check for wires which have the &#39;init&#39; attribute set.

  -initdrv
    Also check for wires that have the &#39;init&#39; attribute set and are not
    driven by an FF cell type.

  -mapped
    Also check for internal cells that have not been mapped to cells of the
    target architecture.

  -allow-tbuf
    Modify the -mapped behavior to still allow $_TBUF_ cells.

  -assert
    Produce a runtime error if any problems are found in the current design.
</pre></div>
</div>
</div>
<div class="section" id="chformal-change-formal-constraints-of-the-design">
<span id="cmd-chformal"></span><h1>chformal – change formal constraints of the design<a class="headerlink" href="#chformal-change-formal-constraints-of-the-design" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>chformal [types] [mode] [options] [selection]

Make changes to the formal constraints of the design. The [types] options
the type of constraint to operate on. If none of the following options are given,
the command will operate on all constraint types:

    -assert       $assert cells, representing assert(...) constraints
    -assume       $assume cells, representing assume(...) constraints
    -live         $live cells, representing assert(s_eventually ...)
    -fair         $fair cells, representing assume(s_eventually ...)
    -cover        $cover cells, representing cover() statements

Exactly one of the following modes must be specified:

    -remove
        remove the cells and thus constraints from the design

    -early
        bypass FFs that only delay the activation of a constraint

    -delay &lt;N&gt;
        delay activation of the constraint by &lt;N&gt; clock cycles

    -skip &lt;N&gt;
        ignore activation of the constraint in the first &lt;N&gt; clock cycles

    -assert2assume
    -assume2assert
    -live2fair
    -fair2live
        change the roles of cells as indicated. these options can be combined
</pre></div>
</div>
</div>
<div class="section" id="chparam-re-evaluate-modules-with-new-parameters">
<span id="cmd-chparam"></span><h1>chparam – re-evaluate modules with new parameters<a class="headerlink" href="#chparam-re-evaluate-modules-with-new-parameters" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">chparam</span> <span class="p">[</span> <span class="o">-</span><span class="nb">set</span> <span class="n">name</span> <span class="n">value</span> <span class="p">]</span><span class="o">...</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Re</span><span class="o">-</span><span class="n">evaluate</span> <span class="n">the</span> <span class="n">selected</span> <span class="n">modules</span> <span class="k">with</span> <span class="n">new</span> <span class="n">parameters</span><span class="o">.</span> <span class="n">String</span> <span class="n">values</span> <span class="n">must</span> <span class="n">be</span>
<span class="n">passed</span> <span class="ow">in</span> <span class="n">double</span> <span class="n">quotes</span> <span class="p">(</span><span class="s2">&quot;).</span>


    <span class="n">chparam</span> <span class="o">-</span><span class="nb">list</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">List</span> <span class="n">the</span> <span class="n">available</span> <span class="n">parameters</span> <span class="n">of</span> <span class="n">the</span> <span class="n">selected</span> <span class="n">modules</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="chtype-change-type-of-cells-in-the-design">
<span id="cmd-chtype"></span><h1>chtype – change type of cells in the design<a class="headerlink" href="#chtype-change-type-of-cells-in-the-design" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">chtype</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Change</span> <span class="n">the</span> <span class="n">types</span> <span class="n">of</span> <span class="n">cells</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">design</span><span class="o">.</span>

    <span class="o">-</span><span class="nb">set</span> <span class="o">&lt;</span><span class="nb">type</span><span class="o">&gt;</span>
        <span class="nb">set</span> <span class="n">the</span> <span class="n">cell</span> <span class="nb">type</span> <span class="n">to</span> <span class="n">the</span> <span class="n">given</span> <span class="nb">type</span>

    <span class="o">-</span><span class="nb">map</span> <span class="o">&lt;</span><span class="n">old_type</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">new_type</span><span class="o">&gt;</span>
        <span class="n">change</span> <span class="n">cells</span> <span class="n">types</span> <span class="n">that</span> <span class="n">match</span> <span class="o">&lt;</span><span class="n">old_type</span><span class="o">&gt;</span> <span class="n">to</span> <span class="o">&lt;</span><span class="n">new_type</span><span class="o">&gt;</span>
</pre></div>
</div>
</div>
<div class="section" id="clean-remove-unused-cells-and-wires">
<span id="cmd-clean"></span><h1>clean – remove unused cells and wires<a class="headerlink" href="#clean-remove-unused-cells-and-wires" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">clean</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="ow">is</span> <span class="n">identical</span> <span class="n">to</span> <span class="s1">&#39;opt_clean&#39;</span><span class="p">,</span> <span class="n">but</span> <span class="n">less</span> <span class="n">verbose</span><span class="o">.</span>

<span class="n">When</span> <span class="n">commands</span> <span class="n">are</span> <span class="n">separated</span> <span class="n">using</span> <span class="n">the</span> <span class="s1">&#39;;;&#39;</span> <span class="n">token</span><span class="p">,</span> <span class="n">this</span> <span class="n">command</span> <span class="n">will</span> <span class="n">be</span> <span class="n">executed</span>
<span class="n">between</span> <span class="n">the</span> <span class="n">commands</span><span class="o">.</span>

<span class="n">When</span> <span class="n">commands</span> <span class="n">are</span> <span class="n">separated</span> <span class="n">using</span> <span class="n">the</span> <span class="s1">&#39;;;;&#39;</span> <span class="n">token</span><span class="p">,</span> <span class="n">this</span> <span class="n">command</span> <span class="n">will</span> <span class="n">be</span> <span class="n">executed</span>
<span class="ow">in</span> <span class="o">-</span><span class="n">purge</span> <span class="n">mode</span> <span class="n">between</span> <span class="n">the</span> <span class="n">commands</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="clk2fflogic-convert-clocked-ffs-to-generic-ff-cells">
<span id="cmd-clk2fflogic"></span><h1>clk2fflogic – convert clocked FFs to generic $ff cells<a class="headerlink" href="#clk2fflogic-convert-clocked-ffs-to-generic-ff-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>clk2fflogic [options] [selection]

This command replaces clocked flip-flops with generic $ff cells that use the
implicit global clock. This is useful for formal verification of designs with
multiple clocks.
</pre></div>
</div>
</div>
<div class="section" id="clkbufmap-insert-global-buffers-on-clock-networks">
<span id="cmd-clkbufmap"></span><h1>clkbufmap – insert global buffers on clock networks<a class="headerlink" href="#clkbufmap-insert-global-buffers-on-clock-networks" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">clkbufmap</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Inserts</span> <span class="k">global</span> <span class="n">buffers</span> <span class="n">between</span> <span class="n">nets</span> <span class="n">connected</span> <span class="n">to</span> <span class="n">clock</span> <span class="n">inputs</span> <span class="ow">and</span> <span class="n">their</span> <span class="n">drivers</span><span class="o">.</span>

<span class="n">In</span> <span class="n">the</span> <span class="n">absence</span> <span class="n">of</span> <span class="nb">any</span> <span class="n">selection</span><span class="p">,</span> <span class="nb">all</span> <span class="n">wires</span> <span class="n">without</span> <span class="n">the</span> <span class="s1">&#39;clkbuf_inhibit&#39;</span>
<span class="n">attribute</span> <span class="n">will</span> <span class="n">be</span> <span class="n">considered</span> <span class="k">for</span> <span class="k">global</span> <span class="n">buffer</span> <span class="n">insertion</span><span class="o">.</span>
<span class="n">Alternatively</span><span class="p">,</span> <span class="n">to</span> <span class="n">consider</span> <span class="nb">all</span> <span class="n">wires</span> <span class="n">without</span> <span class="n">the</span> <span class="s1">&#39;buffer_type&#39;</span> <span class="n">attribute</span> <span class="nb">set</span> <span class="n">to</span>
<span class="s1">&#39;none&#39;</span> <span class="ow">or</span> <span class="s1">&#39;bufr&#39;</span> <span class="n">one</span> <span class="n">would</span> <span class="n">specify</span><span class="p">:</span>
  <span class="s1">&#39;w:* a:buffer_type=none a:buffer_type=bufr </span><span class="si">%u</span><span class="s1"> </span><span class="si">%d</span><span class="s1">&#39;</span>
<span class="k">as</span> <span class="n">the</span> <span class="n">selection</span><span class="o">.</span>

    <span class="o">-</span><span class="n">buf</span> <span class="o">&lt;</span><span class="n">celltype</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">portname_out</span><span class="o">&gt;</span><span class="p">:</span><span class="o">&lt;</span><span class="n">portname_in</span><span class="o">&gt;</span>
        <span class="n">Specifies</span> <span class="n">the</span> <span class="n">cell</span> <span class="nb">type</span> <span class="n">to</span> <span class="n">use</span> <span class="k">for</span> <span class="n">the</span> <span class="k">global</span> <span class="n">buffers</span>
        <span class="ow">and</span> <span class="n">its</span> <span class="n">port</span> <span class="n">names</span><span class="o">.</span>  <span class="n">The</span> <span class="n">first</span> <span class="n">port</span> <span class="n">will</span> <span class="n">be</span> <span class="n">connected</span> <span class="n">to</span>
        <span class="n">the</span> <span class="n">clock</span> <span class="n">network</span> <span class="n">sinks</span><span class="p">,</span> <span class="ow">and</span> <span class="n">the</span> <span class="n">second</span> <span class="n">will</span> <span class="n">be</span> <span class="n">connected</span>
        <span class="n">to</span> <span class="n">the</span> <span class="n">actual</span> <span class="n">clock</span> <span class="n">source</span><span class="o">.</span>  <span class="n">This</span> <span class="n">option</span> <span class="ow">is</span> <span class="n">required</span><span class="o">.</span>

    <span class="o">-</span><span class="n">inpad</span> <span class="o">&lt;</span><span class="n">celltype</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">portname_out</span><span class="o">&gt;</span><span class="p">:</span><span class="o">&lt;</span><span class="n">portname_in</span><span class="o">&gt;</span>
        <span class="n">If</span> <span class="n">specified</span><span class="p">,</span> <span class="n">a</span> <span class="n">PAD</span> <span class="n">cell</span> <span class="n">of</span> <span class="n">the</span> <span class="n">given</span> <span class="nb">type</span> <span class="ow">is</span> <span class="n">inserted</span> <span class="n">on</span>
        <span class="n">clock</span> <span class="n">nets</span> <span class="n">that</span> <span class="n">are</span> <span class="n">also</span> <span class="n">top</span> <span class="n">module</span><span class="s1">&#39;s inputs (in addition</span>
        <span class="n">to</span> <span class="n">the</span> <span class="k">global</span> <span class="n">buffer</span><span class="p">)</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="connect-create-or-remove-connections">
<span id="cmd-connect"></span><h1>connect – create or remove connections<a class="headerlink" href="#connect-create-or-remove-connections" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">connect</span> <span class="p">[</span><span class="o">-</span><span class="n">nomap</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">nounset</span><span class="p">]</span> <span class="o">-</span><span class="nb">set</span> <span class="o">&lt;</span><span class="n">lhs</span><span class="o">-</span><span class="n">expr</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">rhs</span><span class="o">-</span><span class="n">expr</span><span class="o">&gt;</span>

<span class="n">Create</span> <span class="n">a</span> <span class="n">connection</span><span class="o">.</span> <span class="n">This</span> <span class="ow">is</span> <span class="n">equivalent</span> <span class="n">to</span> <span class="n">adding</span> <span class="n">the</span> <span class="n">statement</span> <span class="s1">&#39;assign</span>
<span class="o">&lt;</span><span class="n">lhs</span><span class="o">-</span><span class="n">expr</span><span class="o">&gt;</span> <span class="o">=</span> <span class="o">&lt;</span><span class="n">rhs</span><span class="o">-</span><span class="n">expr</span><span class="o">&gt;</span><span class="p">;</span><span class="s1">&#39; to the Verilog input. Per default, all existing</span>
<span class="n">drivers</span> <span class="k">for</span> <span class="o">&lt;</span><span class="n">lhs</span><span class="o">-</span><span class="n">expr</span><span class="o">&gt;</span> <span class="n">are</span> <span class="n">unconnected</span><span class="o">.</span> <span class="n">This</span> <span class="n">can</span> <span class="n">be</span> <span class="n">overwritten</span> <span class="n">by</span> <span class="n">using</span>
<span class="n">the</span> <span class="o">-</span><span class="n">nounset</span> <span class="n">option</span><span class="o">.</span>


    <span class="n">connect</span> <span class="p">[</span><span class="o">-</span><span class="n">nomap</span><span class="p">]</span> <span class="o">-</span><span class="n">unset</span> <span class="o">&lt;</span><span class="n">expr</span><span class="o">&gt;</span>

<span class="n">Unconnect</span> <span class="nb">all</span> <span class="n">existing</span> <span class="n">drivers</span> <span class="k">for</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">expression</span><span class="o">.</span>


    <span class="n">connect</span> <span class="p">[</span><span class="o">-</span><span class="n">nomap</span><span class="p">]</span> <span class="o">-</span><span class="n">port</span> <span class="o">&lt;</span><span class="n">cell</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">port</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">expr</span><span class="o">&gt;</span>

<span class="n">Connect</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">cell</span> <span class="n">port</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">cell</span> <span class="n">port</span><span class="o">.</span>


<span class="n">Per</span> <span class="n">default</span> <span class="n">signal</span> <span class="n">alias</span> <span class="n">names</span> <span class="n">are</span> <span class="n">resolved</span> <span class="ow">and</span> <span class="nb">all</span> <span class="n">signal</span> <span class="n">names</span> <span class="n">are</span> <span class="n">mapped</span>
<span class="n">the</span> <span class="n">the</span> <span class="n">signal</span> <span class="n">name</span> <span class="n">of</span> <span class="n">the</span> <span class="n">primary</span> <span class="n">driver</span><span class="o">.</span> <span class="n">Using</span> <span class="n">the</span> <span class="o">-</span><span class="n">nomap</span> <span class="n">option</span> <span class="n">deactivates</span>
<span class="n">this</span> <span class="n">behavior</span><span class="o">.</span>

<span class="n">The</span> <span class="n">connect</span> <span class="n">command</span> <span class="n">operates</span> <span class="ow">in</span> <span class="n">one</span> <span class="n">module</span> <span class="n">only</span><span class="o">.</span> <span class="n">Either</span> <span class="n">only</span> <span class="n">one</span> <span class="n">module</span> <span class="n">must</span>
<span class="n">be</span> <span class="n">selected</span> <span class="ow">or</span> <span class="n">an</span> <span class="n">active</span> <span class="n">module</span> <span class="n">must</span> <span class="n">be</span> <span class="nb">set</span> <span class="n">using</span> <span class="n">the</span> <span class="s1">&#39;cd&#39;</span> <span class="n">command</span><span class="o">.</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">does</span> <span class="ow">not</span> <span class="n">operate</span> <span class="n">on</span> <span class="n">module</span> <span class="k">with</span> <span class="n">processes</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="connect-rpc-connect-to-rpc-frontend">
<span id="cmd-connect-rpc"></span><h1>connect_rpc – connect to RPC frontend<a class="headerlink" href="#connect-rpc-connect-to-rpc-frontend" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>connect_rpc -exec &lt;command&gt; [args...]
    connect_rpc -path &lt;path&gt;

Load modules using an out-of-process frontend.

    -exec &lt;command&gt; [args...]
        run &lt;command&gt; with arguments [args...]. send requests on stdin, read
        responses from stdout.

    -path &lt;path&gt;
        connect to Unix domain socket at &lt;path&gt;. (Unix)
        connect to bidirectional byte-type named pipe at &lt;path&gt;. (Windows)

A simple JSON-based, newline-delimited protocol is used for communicating with
the frontend. Yosys requests data from the frontend by sending exactly 1 line
of JSON. Frontend responds with data or error message by replying with exactly
1 line of JSON as well.

    -&gt; {&quot;method&quot;: &quot;modules&quot;}
    &lt;- {&quot;modules&quot;: [&quot;&lt;module-name&gt;&quot;, ...]}
    &lt;- {&quot;error&quot;: &quot;&lt;error-message&gt;&quot;}
        request for the list of modules that can be derived by this frontend.
        the &#39;hierarchy&#39; command will call back into this frontend if a cell
        with type &lt;module-name&gt; is instantiated in the design.

    -&gt; {&quot;method&quot;: &quot;derive&quot;, &quot;module&quot;: &quot;&lt;module-name&quot;&gt;, &quot;parameters&quot;: {
        &quot;&lt;param-name&gt;&quot;: {&quot;type&quot;: &quot;[unsigned|signed|string|real]&quot;,
                           &quot;value&quot;: &quot;&lt;param-value&gt;&quot;}, ...}}
    &lt;- {&quot;frontend&quot;: &quot;[ilang|verilog|...]&quot;,&quot;source&quot;: &quot;&lt;source&gt;&quot;}}
    &lt;- {&quot;error&quot;: &quot;&lt;error-message&gt;&quot;}
        request for the module &lt;module-name&gt; to be derived for a specific set of
        parameters. &lt;param-name&gt; starts with \ for named parameters, and with $
        for unnamed parameters, which are numbered starting at 1.&lt;param-value&gt;
        for integer parameters is always specified as a binary string of unlimited
        precision. the &lt;source&gt; returned by the frontend is hygienically parsed
        by a built-in Yosys &lt;frontend&gt;, allowing the RPC frontend to return any
        convenient representation of the module. the derived module is cached,
        so the response should be the same whenever the same set of parameters
        is provided.
</pre></div>
</div>
</div>
<div class="section" id="connwrappers-match-width-of-input-output-port-pairs">
<span id="cmd-connwrappers"></span><h1>connwrappers – match width of input-output port pairs<a class="headerlink" href="#connwrappers-match-width-of-input-output-port-pairs" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">connwrappers</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Wrappers</span> <span class="n">are</span> <span class="n">used</span> <span class="ow">in</span> <span class="n">coarse</span><span class="o">-</span><span class="n">grain</span> <span class="n">synthesis</span> <span class="n">to</span> <span class="n">wrap</span> <span class="n">cells</span> <span class="k">with</span> <span class="n">smaller</span> <span class="n">ports</span>
<span class="ow">in</span> <span class="n">wrapper</span> <span class="n">cells</span> <span class="k">with</span> <span class="n">a</span> <span class="p">(</span><span class="n">larger</span><span class="p">)</span> <span class="n">constant</span> <span class="n">port</span> <span class="n">size</span><span class="o">.</span> <span class="n">I</span><span class="o">.</span><span class="n">e</span><span class="o">.</span> <span class="n">the</span> <span class="n">upper</span> <span class="n">bits</span>
<span class="n">of</span> <span class="n">the</span> <span class="n">wrapper</span> <span class="n">output</span> <span class="n">are</span> <span class="n">signed</span><span class="o">/</span><span class="n">unsigned</span> <span class="n">bit</span> <span class="n">extended</span><span class="o">.</span> <span class="n">This</span> <span class="n">command</span> <span class="n">uses</span> <span class="n">this</span>
<span class="n">knowledge</span> <span class="n">to</span> <span class="n">rewire</span> <span class="n">the</span> <span class="n">inputs</span> <span class="n">of</span> <span class="n">the</span> <span class="n">driven</span> <span class="n">cells</span> <span class="n">to</span> <span class="n">match</span> <span class="n">the</span> <span class="n">output</span> <span class="n">of</span>
<span class="n">the</span> <span class="n">driving</span> <span class="n">cell</span><span class="o">.</span>

    <span class="o">-</span><span class="n">signed</span> <span class="o">&lt;</span><span class="n">cell_type</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">port_name</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">width_param</span><span class="o">&gt;</span>
    <span class="o">-</span><span class="n">unsigned</span> <span class="o">&lt;</span><span class="n">cell_type</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">port_name</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">width_param</span><span class="o">&gt;</span>
        <span class="n">consider</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">signed</span><span class="o">/</span><span class="n">unsigned</span> <span class="n">wrapper</span> <span class="n">output</span>

    <span class="o">-</span><span class="n">port</span> <span class="o">&lt;</span><span class="n">cell_type</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">port_name</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">width_param</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">sign_param</span><span class="o">&gt;</span>
        <span class="n">use</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">parameter</span> <span class="n">to</span> <span class="n">decide</span> <span class="k">if</span> <span class="n">signed</span> <span class="ow">or</span> <span class="n">unsigned</span>

<span class="n">The</span> <span class="n">options</span> <span class="o">-</span><span class="n">signed</span><span class="p">,</span> <span class="o">-</span><span class="n">unsigned</span><span class="p">,</span> <span class="ow">and</span> <span class="o">-</span><span class="n">port</span> <span class="n">can</span> <span class="n">be</span> <span class="n">specified</span> <span class="n">multiple</span> <span class="n">times</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="coolrunner2-fixup-insert-necessary-buffer-cells-for-coolrunner-ii-architecture">
<span id="cmd-coolrunner2-fixup"></span><h1>coolrunner2_fixup – insert necessary buffer cells for CoolRunner-II architecture<a class="headerlink" href="#coolrunner2-fixup-insert-necessary-buffer-cells-for-coolrunner-ii-architecture" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">coolrunner2_fixup</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Insert</span> <span class="n">necessary</span> <span class="n">buffer</span> <span class="n">cells</span> <span class="k">for</span> <span class="n">CoolRunner</span><span class="o">-</span><span class="n">II</span> <span class="n">architecture</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="coolrunner2-sop-break-sop-cells-into-andterm-orterm-cells">
<span id="cmd-coolrunner2-sop"></span><h1>coolrunner2_sop – break $sop cells into ANDTERM/ORTERM cells<a class="headerlink" href="#coolrunner2-sop-break-sop-cells-into-andterm-orterm-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>coolrunner2_sop [options] [selection]

Break $sop cells into ANDTERM/ORTERM cells.
</pre></div>
</div>
</div>
<div class="section" id="copy-copy-modules-in-the-design">
<span id="cmd-copy"></span><h1>copy – copy modules in the design<a class="headerlink" href="#copy-copy-modules-in-the-design" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">copy</span> <span class="n">old_name</span> <span class="n">new_name</span>

<span class="n">Copy</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">module</span><span class="o">.</span> <span class="n">Note</span> <span class="n">that</span> <span class="n">selection</span> <span class="n">patterns</span> <span class="n">are</span> <span class="ow">not</span> <span class="n">supported</span>
<span class="n">by</span> <span class="n">this</span> <span class="n">command</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="cover-print-code-coverage-counters">
<span id="cmd-cover"></span><h1>cover – print code coverage counters<a class="headerlink" href="#cover-print-code-coverage-counters" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">cover</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">pattern</span><span class="p">]</span>

<span class="n">Print</span> <span class="n">the</span> <span class="n">code</span> <span class="n">coverage</span> <span class="n">counters</span> <span class="n">collected</span> <span class="n">using</span> <span class="n">the</span> <span class="n">cover</span><span class="p">()</span> <span class="n">macro</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">Yosys</span>
<span class="n">C</span><span class="o">++</span> <span class="n">code</span><span class="o">.</span> <span class="n">This</span> <span class="ow">is</span> <span class="n">useful</span> <span class="n">to</span> <span class="n">figure</span> <span class="n">out</span> <span class="n">what</span> <span class="n">parts</span> <span class="n">of</span> <span class="n">Yosys</span> <span class="n">are</span> <span class="n">utilized</span> <span class="n">by</span> <span class="n">a</span>
<span class="n">test</span> <span class="n">bench</span><span class="o">.</span>

    <span class="o">-</span><span class="n">q</span>
        <span class="n">Do</span> <span class="ow">not</span> <span class="nb">print</span> <span class="n">output</span> <span class="n">to</span> <span class="n">the</span> <span class="n">normal</span> <span class="n">destination</span> <span class="p">(</span><span class="n">console</span> <span class="ow">and</span><span class="o">/</span><span class="ow">or</span> <span class="n">log</span> <span class="n">file</span><span class="p">)</span>

    <span class="o">-</span><span class="n">o</span> <span class="n">file</span>
        <span class="n">Write</span> <span class="n">output</span> <span class="n">to</span> <span class="n">this</span> <span class="n">file</span><span class="p">,</span> <span class="n">truncate</span> <span class="k">if</span> <span class="n">exists</span><span class="o">.</span>

    <span class="o">-</span><span class="n">a</span> <span class="n">file</span>
        <span class="n">Write</span> <span class="n">output</span> <span class="n">to</span> <span class="n">this</span> <span class="n">file</span><span class="p">,</span> <span class="n">append</span> <span class="k">if</span> <span class="n">exists</span><span class="o">.</span>

    <span class="o">-</span><span class="n">d</span> <span class="nb">dir</span>
        <span class="n">Write</span> <span class="n">output</span> <span class="n">to</span> <span class="n">a</span> <span class="n">newly</span> <span class="n">created</span> <span class="n">file</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">directory</span><span class="o">.</span>

<span class="n">When</span> <span class="n">one</span> <span class="ow">or</span> <span class="n">more</span> <span class="n">pattern</span> <span class="p">(</span><span class="n">shell</span> <span class="n">wildcards</span><span class="p">)</span> <span class="n">are</span> <span class="n">specified</span><span class="p">,</span> <span class="n">then</span> <span class="n">only</span> <span class="n">counters</span>
<span class="n">matching</span> <span class="n">at</span> <span class="n">least</span> <span class="n">one</span> <span class="n">pattern</span> <span class="n">are</span> <span class="n">printed</span><span class="o">.</span>


<span class="n">It</span> <span class="ow">is</span> <span class="n">also</span> <span class="n">possible</span> <span class="n">to</span> <span class="n">instruct</span> <span class="n">Yosys</span> <span class="n">to</span> <span class="nb">print</span> <span class="n">the</span> <span class="n">coverage</span> <span class="n">counters</span> <span class="n">on</span> <span class="n">program</span>
<span class="n">exit</span> <span class="n">to</span> <span class="n">a</span> <span class="n">file</span> <span class="n">using</span> <span class="n">environment</span> <span class="n">variables</span><span class="p">:</span>

    <span class="n">YOSYS_COVER_DIR</span><span class="o">=</span><span class="s2">&quot;{dir-name}&quot;</span> <span class="n">yosys</span> <span class="p">{</span><span class="n">args</span><span class="p">}</span>

        <span class="n">This</span> <span class="n">will</span> <span class="n">create</span> <span class="n">a</span> <span class="n">file</span> <span class="p">(</span><span class="k">with</span> <span class="n">an</span> <span class="n">auto</span><span class="o">-</span><span class="n">generated</span> <span class="n">name</span><span class="p">)</span> <span class="ow">in</span> <span class="n">this</span>
        <span class="n">directory</span> <span class="ow">and</span> <span class="n">write</span> <span class="n">the</span> <span class="n">coverage</span> <span class="n">counters</span> <span class="n">to</span> <span class="n">it</span><span class="o">.</span>

    <span class="n">YOSYS_COVER_FILE</span><span class="o">=</span><span class="s2">&quot;{file-name}&quot;</span> <span class="n">yosys</span> <span class="p">{</span><span class="n">args</span><span class="p">}</span>

        <span class="n">This</span> <span class="n">will</span> <span class="n">append</span> <span class="n">the</span> <span class="n">coverage</span> <span class="n">counters</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">file</span><span class="o">.</span>


<span class="n">Hint</span><span class="p">:</span> <span class="n">Use</span> <span class="n">the</span> <span class="n">following</span> <span class="n">AWK</span> <span class="n">command</span> <span class="n">to</span> <span class="n">consolidate</span> <span class="n">Yosys</span> <span class="n">coverage</span> <span class="n">files</span><span class="p">:</span>

    <span class="n">gawk</span> <span class="s1">&#39;{ p[$3] = $1; c[$3] += $2; } END { for (i in p)</span>
      <span class="n">printf</span> <span class="s2">&quot;</span><span class="si">%-60s</span><span class="s2"> </span><span class="si">%10d</span><span class="s2"> </span><span class="si">%s</span><span class="se">\n</span><span class="s2">&quot;</span><span class="p">,</span> <span class="n">p</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">c</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">i</span><span class="p">;</span> <span class="p">}</span><span class="s1">&#39; </span><span class="si">{files}</span><span class="s1"> | sort -k3</span>


<span class="n">Coverage</span> <span class="n">counters</span> <span class="n">are</span> <span class="n">only</span> <span class="n">available</span> <span class="ow">in</span> <span class="n">Yosys</span> <span class="k">for</span> <span class="n">Linux</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="cutpoint-adds-formal-cut-points-to-the-design">
<span id="cmd-cutpoint"></span><h1>cutpoint – adds formal cut points to the design<a class="headerlink" href="#cutpoint-adds-formal-cut-points-to-the-design" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>cutpoint [options] [selection]

This command adds formal cut points to the design.

    -undef
        set cupoint nets to undef (x). the default behavior is to create a
        $anyseq cell and drive the cutpoint net from that
</pre></div>
</div>
</div>
<div class="section" id="debug-run-command-with-debug-log-messages-enabled">
<span id="cmd-debug"></span><h1>debug – run command with debug log messages enabled<a class="headerlink" href="#debug-run-command-with-debug-log-messages-enabled" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">debug</span> <span class="n">cmd</span>

<span class="n">Execute</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">command</span> <span class="k">with</span> <span class="n">debug</span> <span class="n">log</span> <span class="n">messages</span> <span class="n">enabled</span>
</pre></div>
</div>
</div>
<div class="section" id="delete-delete-objects-in-the-design">
<span id="cmd-delete"></span><h1>delete – delete objects in the design<a class="headerlink" href="#delete-delete-objects-in-the-design" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">delete</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Deletes</span> <span class="n">the</span> <span class="n">selected</span> <span class="n">objects</span><span class="o">.</span> <span class="n">This</span> <span class="n">will</span> <span class="n">also</span> <span class="n">remove</span> <span class="n">entire</span> <span class="n">modules</span><span class="p">,</span> <span class="k">if</span> <span class="n">the</span>
<span class="n">whole</span> <span class="n">module</span> <span class="ow">is</span> <span class="n">selected</span><span class="o">.</span>


    <span class="n">delete</span> <span class="p">{</span><span class="o">-</span><span class="nb">input</span><span class="o">|-</span><span class="n">output</span><span class="o">|-</span><span class="n">port</span><span class="p">}</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Does</span> <span class="ow">not</span> <span class="n">delete</span> <span class="nb">any</span> <span class="nb">object</span> <span class="n">but</span> <span class="n">removes</span> <span class="n">the</span> <span class="nb">input</span> <span class="ow">and</span><span class="o">/</span><span class="ow">or</span> <span class="n">output</span> <span class="n">flag</span> <span class="n">on</span> <span class="n">the</span>
<span class="n">selected</span> <span class="n">wires</span><span class="p">,</span> <span class="n">thus</span> <span class="s1">&#39;deleting&#39;</span> <span class="n">module</span> <span class="n">ports</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="deminout-demote-inout-ports-to-input-or-output">
<span id="cmd-deminout"></span><h1>deminout – demote inout ports to input or output<a class="headerlink" href="#deminout-demote-inout-ports-to-input-or-output" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">deminout</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="s2">&quot;Demote&quot;</span> <span class="n">inout</span> <span class="n">ports</span> <span class="n">to</span> <span class="nb">input</span> <span class="ow">or</span> <span class="n">output</span> <span class="n">ports</span><span class="p">,</span> <span class="k">if</span> <span class="n">possible</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="design-save-restore-and-reset-current-design">
<span id="cmd-design"></span><h1>design – save, restore and reset current design<a class="headerlink" href="#design-save-restore-and-reset-current-design" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">design</span> <span class="o">-</span><span class="n">reset</span>

<span class="n">Clear</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span><span class="o">.</span>


    <span class="n">design</span> <span class="o">-</span><span class="n">save</span> <span class="o">&lt;</span><span class="n">name</span><span class="o">&gt;</span>

<span class="n">Save</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span> <span class="n">under</span> <span class="n">the</span> <span class="n">given</span> <span class="n">name</span><span class="o">.</span>


    <span class="n">design</span> <span class="o">-</span><span class="n">stash</span> <span class="o">&lt;</span><span class="n">name</span><span class="o">&gt;</span>

<span class="n">Save</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span> <span class="n">under</span> <span class="n">the</span> <span class="n">given</span> <span class="n">name</span> <span class="ow">and</span> <span class="n">then</span> <span class="n">clear</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span><span class="o">.</span>


    <span class="n">design</span> <span class="o">-</span><span class="n">push</span>

<span class="n">Push</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span> <span class="n">to</span> <span class="n">the</span> <span class="n">stack</span> <span class="ow">and</span> <span class="n">then</span> <span class="n">clear</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span><span class="o">.</span>


    <span class="n">design</span> <span class="o">-</span><span class="n">push</span><span class="o">-</span><span class="n">copy</span>

<span class="n">Push</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span> <span class="n">to</span> <span class="n">the</span> <span class="n">stack</span> <span class="n">without</span> <span class="n">clearing</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span><span class="o">.</span>


    <span class="n">design</span> <span class="o">-</span><span class="n">pop</span>

<span class="n">Reset</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span> <span class="ow">and</span> <span class="n">pop</span> <span class="n">the</span> <span class="n">last</span> <span class="n">design</span> <span class="kn">from</span> <span class="nn">the</span> <span class="n">stack</span><span class="o">.</span>


    <span class="n">design</span> <span class="o">-</span><span class="n">load</span> <span class="o">&lt;</span><span class="n">name</span><span class="o">&gt;</span>

<span class="n">Reset</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span> <span class="ow">and</span> <span class="n">load</span> <span class="n">the</span> <span class="n">design</span> <span class="n">previously</span> <span class="n">saved</span> <span class="n">under</span> <span class="n">the</span> <span class="n">given</span>
<span class="n">name</span><span class="o">.</span>


    <span class="n">design</span> <span class="o">-</span><span class="n">copy</span><span class="o">-</span><span class="kn">from</span> <span class="o">&lt;</span><span class="n">name</span><span class="o">&gt;</span> <span class="p">[</span><span class="o">-</span><span class="k">as</span> <span class="o">&lt;</span><span class="n">new_mod_name</span><span class="o">&gt;</span><span class="p">]</span> <span class="o">&lt;</span><span class="n">selection</span><span class="o">&gt;</span>

<span class="n">Copy</span> <span class="n">modules</span> <span class="kn">from</span> <span class="nn">the</span> <span class="n">specified</span> <span class="n">design</span> <span class="n">into</span> <span class="n">the</span> <span class="n">current</span> <span class="n">one</span><span class="o">.</span> <span class="n">The</span> <span class="n">selection</span> <span class="ow">is</span>
<span class="n">evaluated</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">other</span> <span class="n">design</span><span class="o">.</span>


    <span class="n">design</span> <span class="o">-</span><span class="n">copy</span><span class="o">-</span><span class="n">to</span> <span class="o">&lt;</span><span class="n">name</span><span class="o">&gt;</span> <span class="p">[</span><span class="o">-</span><span class="k">as</span> <span class="o">&lt;</span><span class="n">new_mod_name</span><span class="o">&gt;</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Copy</span> <span class="n">modules</span> <span class="kn">from</span> <span class="nn">the</span> <span class="n">current</span> <span class="n">design</span> <span class="n">into</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">one</span><span class="o">.</span>


    <span class="n">design</span> <span class="o">-</span><span class="kn">import</span> <span class="o">&lt;</span><span class="n">name</span><span class="o">&gt;</span> <span class="p">[</span><span class="o">-</span><span class="k">as</span> <span class="o">&lt;</span><span class="n">new_top_name</span><span class="o">&gt;</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Import</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">design</span> <span class="n">into</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span><span class="o">.</span> <span class="n">The</span> <span class="n">source</span> <span class="n">design</span> <span class="n">must</span>
<span class="n">either</span> <span class="n">have</span> <span class="n">a</span> <span class="n">selected</span> <span class="n">top</span> <span class="n">module</span> <span class="ow">or</span> <span class="n">the</span> <span class="n">selection</span> <span class="n">must</span> <span class="n">contain</span> <span class="n">exactly</span> <span class="n">one</span>
<span class="n">module</span> <span class="n">that</span> <span class="ow">is</span> <span class="n">then</span> <span class="n">used</span> <span class="k">as</span> <span class="n">top</span> <span class="n">module</span> <span class="k">for</span> <span class="n">this</span> <span class="n">command</span><span class="o">.</span>


    <span class="n">design</span> <span class="o">-</span><span class="n">reset</span><span class="o">-</span><span class="n">vlog</span>

<span class="n">The</span> <span class="n">Verilog</span> <span class="n">front</span><span class="o">-</span><span class="n">end</span> <span class="n">remembers</span> <span class="n">defined</span> <span class="n">macros</span> <span class="ow">and</span> <span class="n">top</span><span class="o">-</span><span class="n">level</span> <span class="n">declarations</span>
<span class="n">between</span> <span class="n">calls</span> <span class="n">to</span> <span class="s1">&#39;read_verilog&#39;</span><span class="o">.</span> <span class="n">This</span> <span class="n">command</span> <span class="n">resets</span> <span class="n">this</span> <span class="n">memory</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="determine-init-determine-the-init-value-of-cells">
<span id="cmd-determine-init"></span><h1>determine_init – Determine the init value of cells<a class="headerlink" href="#determine-init-determine-the-init-value-of-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">determine_init</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Determine</span> <span class="n">the</span> <span class="n">init</span> <span class="n">value</span> <span class="n">of</span> <span class="n">cells</span> <span class="n">that</span> <span class="n">doesn</span><span class="s1">&#39;t allow unknown init value.</span>
</pre></div>
</div>
</div>
<div class="section" id="dff2dffe-transform-dff-cells-to-dffe-cells">
<span id="cmd-dff2dffe"></span><h1>dff2dffe – transform $dff cells to $dffe cells<a class="headerlink" href="#dff2dffe-transform-dff-cells-to-dffe-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>dff2dffe [options] [selection]

This pass transforms $dff cells driven by a tree of multiplexers with one or
more feedback paths to $dffe cells. It also works on gate-level cells such as
$_DFF_P_, $_DFF_N_ and $_MUX_.

    -unmap
        operate in the opposite direction: replace $dffe cells with combinations
        of $dff and $mux cells. the options below are ignored in unmap mode.

    -unmap-mince N
        Same as -unmap but only unmap $dffe where the clock enable port
        signal is used by less $dffe than the specified number

    -direct &lt;internal_gate_type&gt; &lt;external_gate_type&gt;
        map directly to external gate type. &lt;internal_gate_type&gt; can
        be any internal gate-level FF cell (except $_DFFE_??_). the
        &lt;external_gate_type&gt; is the cell type name for a cell with an
        identical interface to the &lt;internal_gate_type&gt;, except it
        also has an high-active enable port &#39;E&#39;.
          Usually &lt;external_gate_type&gt; is an intermediate cell type
        that is then translated to the final type using &#39;techmap&#39;.

    -direct-match &lt;pattern&gt;
        like -direct for all DFF cell types matching the expression.
        this will use $__DFFE_* as &lt;external_gate_type&gt; matching the
        internal gate type $_DFF_*_, and $__DFFSE_* for those matching
        $_DFFS_*_, except for $_DFF_[NP]_, which is converted to
        $_DFFE_[NP]_.
</pre></div>
</div>
</div>
<div class="section" id="dff2dffs-process-sync-set-reset-with-sr-over-ce-priority">
<span id="cmd-dff2dffs"></span><h1>dff2dffs – process sync set/reset with SR over CE priority<a class="headerlink" href="#dff2dffs-process-sync-set-reset-with-sr-over-ce-priority" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>dff2dffs [options] [selection]

Merge synchronous set/reset $_MUX_ cells to create $__DFFS_[NP][NP][01], to be run before
dff2dffe for SR over CE priority.

    -match-init
        Disallow merging synchronous set/reset that has polarity opposite of the
        output wire&#39;s init attribute (if any).
</pre></div>
</div>
</div>
<div class="section" id="dffinit-set-init-param-on-ff-cells">
<span id="cmd-dffinit"></span><h1>dffinit – set INIT param on FF cells<a class="headerlink" href="#dffinit-set-init-param-on-ff-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">dffinit</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">sets</span> <span class="n">an</span> <span class="n">FF</span> <span class="n">cell</span> <span class="n">parameter</span> <span class="n">to</span> <span class="n">the</span> <span class="n">the</span> <span class="n">initial</span> <span class="n">value</span> <span class="n">of</span> <span class="n">the</span> <span class="n">net</span> <span class="n">it</span>
<span class="n">drives</span><span class="o">.</span> <span class="p">(</span><span class="n">This</span> <span class="ow">is</span> <span class="n">primarily</span> <span class="n">used</span> <span class="ow">in</span> <span class="n">FPGA</span> <span class="n">flows</span><span class="o">.</span><span class="p">)</span>

    <span class="o">-</span><span class="n">ff</span> <span class="o">&lt;</span><span class="n">cell_name</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">output_port</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">init_param</span><span class="o">&gt;</span>
        <span class="n">operate</span> <span class="n">on</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">cell</span> <span class="nb">type</span><span class="o">.</span> <span class="n">this</span> <span class="n">option</span> <span class="n">can</span> <span class="n">be</span> <span class="n">used</span>
        <span class="n">multiple</span> <span class="n">times</span><span class="o">.</span>

    <span class="o">-</span><span class="n">highlow</span>
        <span class="n">use</span> <span class="n">the</span> <span class="n">string</span> <span class="n">values</span> <span class="s2">&quot;high&quot;</span> <span class="ow">and</span> <span class="s2">&quot;low&quot;</span> <span class="n">to</span> <span class="n">represent</span> <span class="n">a</span> <span class="n">single</span><span class="o">-</span><span class="n">bit</span>
        <span class="n">initial</span> <span class="n">value</span> <span class="n">of</span> <span class="mi">1</span> <span class="ow">or</span> <span class="mf">0.</span> <span class="p">(</span><span class="n">multi</span><span class="o">-</span><span class="n">bit</span> <span class="n">values</span> <span class="n">are</span> <span class="ow">not</span> <span class="n">supported</span> <span class="ow">in</span> <span class="n">this</span>
        <span class="n">mode</span><span class="o">.</span><span class="p">)</span>

    <span class="o">-</span><span class="n">strinit</span> <span class="o">&lt;</span><span class="n">string</span> <span class="k">for</span> <span class="n">high</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">string</span> <span class="k">for</span> <span class="n">low</span><span class="o">&gt;</span>
        <span class="n">use</span> <span class="n">string</span> <span class="n">values</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">command</span> <span class="n">line</span> <span class="n">to</span> <span class="n">represent</span> <span class="n">a</span> <span class="n">single</span><span class="o">-</span><span class="n">bit</span>
        <span class="n">initial</span> <span class="n">value</span> <span class="n">of</span> <span class="mi">1</span> <span class="ow">or</span> <span class="mf">0.</span> <span class="p">(</span><span class="n">multi</span><span class="o">-</span><span class="n">bit</span> <span class="n">values</span> <span class="n">are</span> <span class="ow">not</span> <span class="n">supported</span> <span class="ow">in</span> <span class="n">this</span>
        <span class="n">mode</span><span class="o">.</span><span class="p">)</span>

    <span class="o">-</span><span class="n">noreinit</span>
        <span class="n">fail</span> <span class="k">if</span> <span class="n">the</span> <span class="n">FF</span> <span class="n">cell</span> <span class="n">has</span> <span class="n">already</span> <span class="n">a</span> <span class="n">defined</span> <span class="n">initial</span> <span class="n">value</span> <span class="nb">set</span> <span class="ow">in</span> <span class="n">other</span>
        <span class="n">passes</span> <span class="ow">and</span> <span class="n">the</span> <span class="n">initial</span> <span class="n">value</span> <span class="n">of</span> <span class="n">the</span> <span class="n">net</span> <span class="n">it</span> <span class="n">drives</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">equal</span> <span class="n">to</span>
        <span class="n">the</span> <span class="n">already</span> <span class="n">defined</span> <span class="n">initial</span> <span class="n">value</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="dfflibmap-technology-mapping-of-flip-flops">
<span id="cmd-dfflibmap"></span><h1>dfflibmap – technology mapping of flip-flops<a class="headerlink" href="#dfflibmap-technology-mapping-of-flip-flops" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">dfflibmap</span> <span class="p">[</span><span class="o">-</span><span class="n">prepare</span><span class="p">]</span> <span class="o">-</span><span class="n">liberty</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">&gt;</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Map</span> <span class="n">internal</span> <span class="n">flip</span><span class="o">-</span><span class="n">flop</span> <span class="n">cells</span> <span class="n">to</span> <span class="n">the</span> <span class="n">flip</span><span class="o">-</span><span class="n">flop</span> <span class="n">cells</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">technology</span>
<span class="n">library</span> <span class="n">specified</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">given</span> <span class="n">liberty</span> <span class="n">file</span><span class="o">.</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">may</span> <span class="n">add</span> <span class="n">inverters</span> <span class="k">as</span> <span class="n">needed</span><span class="o">.</span> <span class="n">Therefore</span> <span class="n">it</span> <span class="ow">is</span> <span class="n">recommended</span> <span class="n">to</span>
<span class="n">first</span> <span class="n">run</span> <span class="n">this</span> <span class="k">pass</span> <span class="ow">and</span> <span class="n">then</span> <span class="nb">map</span> <span class="n">the</span> <span class="n">logic</span> <span class="n">paths</span> <span class="n">to</span> <span class="n">the</span> <span class="n">target</span> <span class="n">technology</span><span class="o">.</span>

<span class="n">When</span> <span class="n">called</span> <span class="k">with</span> <span class="o">-</span><span class="n">prepare</span><span class="p">,</span> <span class="n">this</span> <span class="n">command</span> <span class="n">will</span> <span class="n">convert</span> <span class="n">the</span> <span class="n">internal</span> <span class="n">FF</span> <span class="n">cells</span>
<span class="n">to</span> <span class="n">the</span> <span class="n">internal</span> <span class="n">cell</span> <span class="n">types</span> <span class="n">that</span> <span class="n">best</span> <span class="n">match</span> <span class="n">the</span> <span class="n">cells</span> <span class="n">found</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">given</span>
<span class="n">liberty</span> <span class="n">file</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="dump-print-parts-of-the-design-in-ilang-format">
<span id="cmd-dump"></span><h1>dump – print parts of the design in ilang format<a class="headerlink" href="#dump-print-parts-of-the-design-in-ilang-format" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">dump</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Write</span> <span class="n">the</span> <span class="n">selected</span> <span class="n">parts</span> <span class="n">of</span> <span class="n">the</span> <span class="n">design</span> <span class="n">to</span> <span class="n">the</span> <span class="n">console</span> <span class="ow">or</span> <span class="n">specified</span> <span class="n">file</span> <span class="ow">in</span>
<span class="n">ilang</span> <span class="nb">format</span><span class="o">.</span>

    <span class="o">-</span><span class="n">m</span>
        <span class="n">also</span> <span class="n">dump</span> <span class="n">the</span> <span class="n">module</span> <span class="n">headers</span><span class="p">,</span> <span class="n">even</span> <span class="k">if</span> <span class="n">only</span> <span class="n">parts</span> <span class="n">of</span> <span class="n">a</span> <span class="n">single</span>
        <span class="n">module</span> <span class="ow">is</span> <span class="n">selected</span>

    <span class="o">-</span><span class="n">n</span>
        <span class="n">only</span> <span class="n">dump</span> <span class="n">the</span> <span class="n">module</span> <span class="n">headers</span> <span class="k">if</span> <span class="n">the</span> <span class="n">entire</span> <span class="n">module</span> <span class="ow">is</span> <span class="n">selected</span>

    <span class="o">-</span><span class="n">o</span> <span class="o">&lt;</span><span class="n">filename</span><span class="o">&gt;</span>
        <span class="n">write</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">file</span><span class="o">.</span>

    <span class="o">-</span><span class="n">a</span> <span class="o">&lt;</span><span class="n">filename</span><span class="o">&gt;</span>
        <span class="n">like</span> <span class="o">-</span><span class="n">outfile</span> <span class="n">but</span> <span class="n">append</span> <span class="n">instead</span> <span class="n">of</span> <span class="n">overwrite</span>
</pre></div>
</div>
</div>
<div class="section" id="echo-turning-echoing-back-of-commands-on-and-off">
<span id="cmd-echo"></span><h1>echo – turning echoing back of commands on and off<a class="headerlink" href="#echo-turning-echoing-back-of-commands-on-and-off" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">echo</span> <span class="n">on</span>

<span class="n">Print</span> <span class="nb">all</span> <span class="n">commands</span> <span class="n">to</span> <span class="n">log</span> <span class="n">before</span> <span class="n">executing</span> <span class="n">them</span><span class="o">.</span>


    <span class="n">echo</span> <span class="n">off</span>

<span class="n">Do</span> <span class="ow">not</span> <span class="nb">print</span> <span class="nb">all</span> <span class="n">commands</span> <span class="n">to</span> <span class="n">log</span> <span class="n">before</span> <span class="n">executing</span> <span class="n">them</span><span class="o">.</span> <span class="p">(</span><span class="n">default</span><span class="p">)</span>
</pre></div>
</div>
</div>
<div class="section" id="ecp5-ffinit-ecp5-handle-ff-init-values">
<span id="cmd-ecp5-ffinit"></span><h1>ecp5_ffinit – ECP5: handle FF init values<a class="headerlink" href="#ecp5-ffinit-ecp5-handle-ff-init-values" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">ecp5_ffinit</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Remove</span> <span class="n">init</span> <span class="n">values</span> <span class="k">for</span> <span class="n">FF</span> <span class="n">output</span> <span class="n">signals</span> <span class="n">when</span> <span class="n">equal</span> <span class="n">to</span> <span class="n">reset</span> <span class="n">value</span><span class="o">.</span>
<span class="n">If</span> <span class="n">reset</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">used</span><span class="p">,</span> <span class="nb">set</span> <span class="n">the</span> <span class="n">reset</span> <span class="n">value</span> <span class="n">to</span> <span class="n">the</span> <span class="n">init</span> <span class="n">value</span><span class="p">,</span> <span class="n">otherwise</span>
<span class="n">unmap</span> <span class="n">out</span> <span class="n">the</span> <span class="n">reset</span> <span class="p">(</span><span class="k">if</span> <span class="ow">not</span> <span class="n">an</span> <span class="k">async</span> <span class="n">reset</span><span class="p">)</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="ecp5-gsr-ecp5-handle-gsr">
<span id="cmd-ecp5-gsr"></span><h1>ecp5_gsr – ECP5: handle GSR<a class="headerlink" href="#ecp5-gsr-ecp5-handle-gsr" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">ecp5_gsr</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Trim</span> <span class="n">active</span> <span class="n">low</span> <span class="k">async</span> <span class="n">resets</span> <span class="n">connected</span> <span class="n">to</span> <span class="n">GSR</span> <span class="ow">and</span> <span class="n">resolve</span> <span class="n">GSR</span> <span class="n">parameter</span><span class="p">,</span>
<span class="k">if</span> <span class="n">a</span> <span class="n">GSR</span> <span class="ow">or</span> <span class="n">SGSR</span> <span class="n">primitive</span> <span class="ow">is</span> <span class="n">used</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">design</span><span class="o">.</span>

<span class="n">If</span> <span class="nb">any</span> <span class="n">cell</span> <span class="n">has</span> <span class="n">the</span> <span class="n">GSR</span> <span class="n">parameter</span> <span class="nb">set</span> <span class="n">to</span> <span class="s2">&quot;AUTO&quot;</span><span class="p">,</span> <span class="n">this</span> <span class="n">will</span> <span class="n">be</span> <span class="n">resolved</span>
<span class="n">to</span> <span class="s2">&quot;ENABLED&quot;</span> <span class="k">if</span> <span class="n">a</span> <span class="n">GSR</span> <span class="n">primitive</span> <span class="ow">is</span> <span class="n">present</span> <span class="ow">and</span> <span class="n">the</span> <span class="p">(</span><span class="o">*</span> <span class="n">nogsr</span> <span class="o">*</span><span class="p">)</span> <span class="n">attribute</span>
<span class="ow">is</span> <span class="ow">not</span> <span class="nb">set</span><span class="p">,</span> <span class="n">otherwise</span> <span class="n">it</span> <span class="n">will</span> <span class="n">be</span> <span class="n">resolved</span> <span class="n">to</span> <span class="s2">&quot;DISABLED&quot;</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="edgetypes-list-all-types-of-edges-in-selection">
<span id="cmd-edgetypes"></span><h1>edgetypes – list all types of edges in selection<a class="headerlink" href="#edgetypes-list-all-types-of-edges-in-selection" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">edgetypes</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">lists</span> <span class="nb">all</span> <span class="n">unique</span> <span class="n">types</span> <span class="n">of</span> <span class="s1">&#39;edges&#39;</span> <span class="n">found</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">selection</span><span class="o">.</span> <span class="n">An</span> <span class="s1">&#39;edge&#39;</span>
<span class="ow">is</span> <span class="n">a</span> <span class="mi">4</span><span class="o">-</span><span class="nb">tuple</span> <span class="n">of</span> <span class="n">source</span> <span class="ow">and</span> <span class="n">sink</span> <span class="n">cell</span> <span class="nb">type</span> <span class="ow">and</span> <span class="n">port</span> <span class="n">name</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="efinix-fixcarry-efinix-fix-carry-chain">
<span id="cmd-efinix-fixcarry"></span><h1>efinix_fixcarry – Efinix: fix carry chain<a class="headerlink" href="#efinix-fixcarry-efinix-fix-carry-chain" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">efinix_fixcarry</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Add</span> <span class="n">Efinix</span> <span class="n">adders</span> <span class="n">to</span> <span class="n">fix</span> <span class="n">carry</span> <span class="n">chain</span> <span class="k">if</span> <span class="n">needed</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="efinix-gbuf-efinix-insert-global-clock-buffers">
<span id="cmd-efinix-gbuf"></span><h1>efinix_gbuf – Efinix: insert global clock buffers<a class="headerlink" href="#efinix-gbuf-efinix-insert-global-clock-buffers" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">efinix_gbuf</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Add</span> <span class="n">Efinix</span> <span class="k">global</span> <span class="n">clock</span> <span class="n">buffers</span> <span class="n">to</span> <span class="n">top</span> <span class="n">module</span> <span class="k">as</span> <span class="n">needed</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="equiv-add-add-a-equiv-cell">
<span id="cmd-equiv-add"></span><h1>equiv_add – add a $equiv cell<a class="headerlink" href="#equiv-add-add-a-equiv-cell" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>equiv_add [-try] gold_sig gate_sig

This command adds an $equiv cell for the specified signals.


    equiv_add [-try] -cell gold_cell gate_cell

This command adds $equiv cells for the ports of the specified cells.
</pre></div>
</div>
</div>
<div class="section" id="equiv-induct-proving-equiv-cells-using-temporal-induction">
<span id="cmd-equiv-induct"></span><h1>equiv_induct – proving $equiv cells using temporal induction<a class="headerlink" href="#equiv-induct-proving-equiv-cells-using-temporal-induction" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>equiv_induct [options] [selection]

Uses a version of temporal induction to prove $equiv cells.

Only selected $equiv cells are proven and only selected cells are used to
perform the proof.

    -undef
        enable modelling of undef states

    -seq &lt;N&gt;
        the max. number of time steps to be considered (default = 4)

This command is very effective in proving complex sequential circuits, when
the internal state of the circuit quickly propagates to $equiv cells.

However, this command uses a weak definition of &#39;equivalence&#39;: This command
proves that the two circuits will not diverge after they produce equal
outputs (observable points via $equiv) for at least &lt;N&gt; cycles (the &lt;N&gt;
specified via -seq).

Combined with simulation this is very powerful because simulation can give
you confidence that the circuits start out synced for at least &lt;N&gt; cycles
after reset.
</pre></div>
</div>
</div>
<div class="section" id="equiv-make-prepare-a-circuit-for-equivalence-checking">
<span id="cmd-equiv-make"></span><h1>equiv_make – prepare a circuit for equivalence checking<a class="headerlink" href="#equiv-make-prepare-a-circuit-for-equivalence-checking" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>equiv_make [options] gold_module gate_module equiv_module

This creates a module annotated with $equiv cells from two presumably
equivalent modules. Use commands such as &#39;equiv_simple&#39; and &#39;equiv_status&#39;
to work with the created equivalent checking module.

    -inames
        Also match cells and wires with $... names.

    -blacklist &lt;file&gt;
        Do not match cells or signals that match the names in the file.

    -encfile &lt;file&gt;
        Match FSM encodings using the description from the file.
        See &#39;help fsm_recode&#39; for details.

Note: The circuit created by this command is not a miter (with something like
a trigger output), but instead uses $equiv cells to encode the equivalence
checking problem. Use &#39;miter -equiv&#39; if you want to create a miter circuit.
</pre></div>
</div>
</div>
<div class="section" id="equiv-mark-mark-equivalence-checking-regions">
<span id="cmd-equiv-mark"></span><h1>equiv_mark – mark equivalence checking regions<a class="headerlink" href="#equiv-mark-mark-equivalence-checking-regions" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">equiv_mark</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">marks</span> <span class="n">the</span> <span class="n">regions</span> <span class="ow">in</span> <span class="n">an</span> <span class="n">equivalence</span> <span class="n">checking</span> <span class="n">module</span><span class="o">.</span> <span class="n">Region</span> <span class="mi">0</span> <span class="ow">is</span>
<span class="n">the</span> <span class="n">proven</span> <span class="n">part</span> <span class="n">of</span> <span class="n">the</span> <span class="n">circuit</span><span class="o">.</span> <span class="n">Regions</span> <span class="k">with</span> <span class="n">higher</span> <span class="n">numbers</span> <span class="n">are</span> <span class="n">connected</span>
<span class="n">unproven</span> <span class="n">subcricuits</span><span class="o">.</span> <span class="n">The</span> <span class="n">integer</span> <span class="n">attribute</span> <span class="s1">&#39;equiv_region&#39;</span> <span class="ow">is</span> <span class="nb">set</span> <span class="n">on</span> <span class="nb">all</span>
<span class="n">wires</span> <span class="ow">and</span> <span class="n">cells</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="equiv-miter-extract-miter-from-equiv-circuit">
<span id="cmd-equiv-miter"></span><h1>equiv_miter – extract miter from equiv circuit<a class="headerlink" href="#equiv-miter-extract-miter-from-equiv-circuit" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>equiv_miter [options] miter_module [selection]

This creates a miter module for further analysis of the selected $equiv cells.

    -trigger
        Create a trigger output

    -cmp
        Create cmp_* outputs for individual unproven $equiv cells

    -assert
        Create a $assert cell for each unproven $equiv cell

    -undef
        Create compare logic that handles undefs correctly
</pre></div>
</div>
</div>
<div class="section" id="equiv-opt-prove-equivalence-for-optimized-circuit">
<span id="cmd-equiv-opt"></span><h1>equiv_opt – prove equivalence for optimized circuit<a class="headerlink" href="#equiv-opt-prove-equivalence-for-optimized-circuit" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">equiv_opt</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">command</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">uses</span> <span class="n">temporal</span> <span class="n">induction</span> <span class="n">to</span> <span class="n">check</span> <span class="n">circuit</span> <span class="n">equivalence</span> <span class="n">before</span> <span class="ow">and</span>
<span class="n">after</span> <span class="n">an</span> <span class="n">optimization</span> <span class="k">pass</span><span class="o">.</span>

    <span class="o">-</span><span class="n">run</span> <span class="o">&lt;</span><span class="n">from_label</span><span class="o">&gt;</span><span class="p">:</span><span class="o">&lt;</span><span class="n">to_label</span><span class="o">&gt;</span>
        <span class="n">only</span> <span class="n">run</span> <span class="n">the</span> <span class="n">commands</span> <span class="n">between</span> <span class="n">the</span> <span class="n">labels</span> <span class="p">(</span><span class="n">see</span> <span class="n">below</span><span class="p">)</span><span class="o">.</span> <span class="n">an</span> <span class="n">empty</span>
        <span class="kn">from</span> <span class="nn">label</span> <span class="ow">is</span> <span class="n">synonymous</span> <span class="n">to</span> <span class="n">the</span> <span class="n">start</span> <span class="n">of</span> <span class="n">the</span> <span class="n">command</span> <span class="nb">list</span><span class="p">,</span> <span class="ow">and</span> <span class="n">empty</span> <span class="n">to</span>
        <span class="n">label</span> <span class="ow">is</span> <span class="n">synonymous</span> <span class="n">to</span> <span class="n">the</span> <span class="n">end</span> <span class="n">of</span> <span class="n">the</span> <span class="n">command</span> <span class="nb">list</span><span class="o">.</span>

    <span class="o">-</span><span class="nb">map</span> <span class="o">&lt;</span><span class="n">filename</span><span class="o">&gt;</span>
        <span class="n">expand</span> <span class="n">the</span> <span class="n">modules</span> <span class="ow">in</span> <span class="n">this</span> <span class="n">file</span> <span class="n">before</span> <span class="n">proving</span> <span class="n">equivalence</span><span class="o">.</span> <span class="n">this</span> <span class="ow">is</span>
        <span class="n">useful</span> <span class="k">for</span> <span class="n">handling</span> <span class="n">architecture</span><span class="o">-</span><span class="n">specific</span> <span class="n">primitives</span><span class="o">.</span>

    <span class="o">-</span><span class="n">blacklist</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">&gt;</span>
        <span class="n">Do</span> <span class="ow">not</span> <span class="n">match</span> <span class="n">cells</span> <span class="ow">or</span> <span class="n">signals</span> <span class="n">that</span> <span class="n">match</span> <span class="n">the</span> <span class="n">names</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">file</span>
        <span class="p">(</span><span class="n">passed</span> <span class="n">to</span> <span class="n">equiv_make</span><span class="p">)</span><span class="o">.</span>

    <span class="o">-</span><span class="k">assert</span>
        <span class="n">produce</span> <span class="n">an</span> <span class="n">error</span> <span class="k">if</span> <span class="n">the</span> <span class="n">circuits</span> <span class="n">are</span> <span class="ow">not</span> <span class="n">equivalent</span><span class="o">.</span>

    <span class="o">-</span><span class="n">multiclock</span>
        <span class="n">run</span> <span class="n">clk2fflogic</span> <span class="n">before</span> <span class="n">equivalence</span> <span class="n">checking</span><span class="o">.</span>

    <span class="o">-</span><span class="n">async2sync</span>
        <span class="n">run</span> <span class="n">async2sync</span> <span class="n">before</span> <span class="n">equivalence</span> <span class="n">checking</span><span class="o">.</span>

    <span class="o">-</span><span class="n">undef</span>
        <span class="n">enable</span> <span class="n">modelling</span> <span class="n">of</span> <span class="n">undef</span> <span class="n">states</span> <span class="n">during</span> <span class="n">equiv_induct</span><span class="o">.</span>

<span class="n">The</span> <span class="n">following</span> <span class="n">commands</span> <span class="n">are</span> <span class="n">executed</span> <span class="n">by</span> <span class="n">this</span> <span class="n">verification</span> <span class="n">command</span><span class="p">:</span>

    <span class="n">run_pass</span><span class="p">:</span>
        <span class="n">hierarchy</span> <span class="o">-</span><span class="n">auto</span><span class="o">-</span><span class="n">top</span>
        <span class="n">design</span> <span class="o">-</span><span class="n">save</span> <span class="n">preopt</span>
        <span class="p">[</span><span class="n">command</span><span class="p">]</span>
        <span class="n">design</span> <span class="o">-</span><span class="n">stash</span> <span class="n">postopt</span>

    <span class="n">prepare</span><span class="p">:</span>
        <span class="n">design</span> <span class="o">-</span><span class="n">copy</span><span class="o">-</span><span class="kn">from</span> <span class="nn">preopt</span>  <span class="o">-</span><span class="k">as</span> <span class="n">gold</span> <span class="n">A</span><span class="p">:</span><span class="n">top</span>
        <span class="n">design</span> <span class="o">-</span><span class="n">copy</span><span class="o">-</span><span class="kn">from</span> <span class="nn">postopt</span> <span class="o">-</span><span class="k">as</span> <span class="n">gate</span> <span class="n">A</span><span class="p">:</span><span class="n">top</span>

    <span class="n">techmap</span><span class="p">:</span>    <span class="p">(</span><span class="n">only</span> <span class="k">with</span> <span class="o">-</span><span class="nb">map</span><span class="p">)</span>
        <span class="n">techmap</span> <span class="o">-</span><span class="n">wb</span> <span class="o">-</span><span class="n">D</span> <span class="n">EQUIV</span> <span class="o">-</span><span class="n">autoproc</span> <span class="o">-</span><span class="nb">map</span> <span class="o">&lt;</span><span class="n">filename</span><span class="o">&gt;</span> <span class="o">...</span>

    <span class="n">prove</span><span class="p">:</span>
        <span class="n">clk2fflogic</span>    <span class="p">(</span><span class="n">only</span> <span class="k">with</span> <span class="o">-</span><span class="n">multiclock</span><span class="p">)</span>
        <span class="n">async2sync</span>     <span class="p">(</span><span class="n">only</span> <span class="k">with</span> <span class="o">-</span><span class="n">async2sync</span><span class="p">)</span>
        <span class="n">equiv_make</span> <span class="o">-</span><span class="n">blacklist</span> <span class="o">&lt;</span><span class="n">filename</span><span class="o">&gt;</span> <span class="o">...</span> <span class="n">gold</span> <span class="n">gate</span> <span class="n">equiv</span>
        <span class="n">equiv_induct</span> <span class="p">[</span><span class="o">-</span><span class="n">undef</span><span class="p">]</span> <span class="n">equiv</span>
        <span class="n">equiv_status</span> <span class="p">[</span><span class="o">-</span><span class="k">assert</span><span class="p">]</span> <span class="n">equiv</span>

    <span class="n">restore</span><span class="p">:</span>
        <span class="n">design</span> <span class="o">-</span><span class="n">load</span> <span class="n">preopt</span>
</pre></div>
</div>
</div>
<div class="section" id="equiv-purge-purge-equivalence-checking-module">
<span id="cmd-equiv-purge"></span><h1>equiv_purge – purge equivalence checking module<a class="headerlink" href="#equiv-purge-purge-equivalence-checking-module" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">equiv_purge</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">removes</span> <span class="n">the</span> <span class="n">proven</span> <span class="n">part</span> <span class="n">of</span> <span class="n">an</span> <span class="n">equivalence</span> <span class="n">checking</span> <span class="n">module</span><span class="p">,</span> <span class="n">leaving</span>
<span class="n">only</span> <span class="n">the</span> <span class="n">unproven</span> <span class="n">segments</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">design</span><span class="o">.</span> <span class="n">This</span> <span class="n">will</span> <span class="n">also</span> <span class="n">remove</span> <span class="ow">and</span> <span class="n">add</span> <span class="n">module</span>
<span class="n">ports</span> <span class="k">as</span> <span class="n">needed</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="equiv-remove-remove-equiv-cells">
<span id="cmd-equiv-remove"></span><h1>equiv_remove – remove $equiv cells<a class="headerlink" href="#equiv-remove-remove-equiv-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>equiv_remove [options] [selection]

This command removes the selected $equiv cells. If neither -gold nor -gate is
used then only proven cells are removed.

    -gold
        keep gold circuit

    -gate
        keep gate circuit
</pre></div>
</div>
</div>
<div class="section" id="equiv-simple-try-proving-simple-equiv-instances">
<span id="cmd-equiv-simple"></span><h1>equiv_simple – try proving simple $equiv instances<a class="headerlink" href="#equiv-simple-try-proving-simple-equiv-instances" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>equiv_simple [options] [selection]

This command tries to prove $equiv cells using a simple direct SAT approach.

    -v
        verbose output

    -undef
        enable modelling of undef states

    -short
        create shorter input cones that stop at shared nodes. This yields
        simpler SAT problems but sometimes fails to prove equivalence.

    -nogroup
        disabling grouping of $equiv cells by output wire

    -seq &lt;N&gt;
        the max. number of time steps to be considered (default = 1)
</pre></div>
</div>
</div>
<div class="section" id="equiv-status-print-status-of-equivalent-checking-module">
<span id="cmd-equiv-status"></span><h1>equiv_status – print status of equivalent checking module<a class="headerlink" href="#equiv-status-print-status-of-equivalent-checking-module" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>equiv_status [options] [selection]

This command prints status information for all selected $equiv cells.

    -assert
        produce an error if any unproven $equiv cell is found
</pre></div>
</div>
</div>
<div class="section" id="equiv-struct-structural-equivalence-checking">
<span id="cmd-equiv-struct"></span><h1>equiv_struct – structural equivalence checking<a class="headerlink" href="#equiv-struct-structural-equivalence-checking" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>equiv_struct [options] [selection]

This command adds additional $equiv cells based on the assumption that the
gold and gate circuit are structurally equivalent. Note that this can introduce
bad $equiv cells in cases where the netlists are not structurally equivalent,
for example when analyzing circuits with cells with commutative inputs. This
command will also de-duplicate gates.

    -fwd
        by default this command performans forward sweeps until nothing can
        be merged by forwards sweeps, then backward sweeps until forward
        sweeps are effective again. with this option set only forward sweeps
        are performed.

    -fwonly &lt;cell_type&gt;
        add the specified cell type to the list of cell types that are only
        merged in forward sweeps and never in backward sweeps. $equiv is in
        this list automatically.

    -icells
        by default, the internal RTL and gate cell types are ignored. add
        this option to also process those cell types with this command.

    -maxiter &lt;N&gt;
        maximum number of iterations to run before aborting
</pre></div>
</div>
</div>
<div class="section" id="eval-evaluate-the-circuit-given-an-input">
<span id="cmd-eval"></span><h1>eval – evaluate the circuit given an input<a class="headerlink" href="#eval-evaluate-the-circuit-given-an-input" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="nb">eval</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">evaluates</span> <span class="n">the</span> <span class="n">value</span> <span class="n">of</span> <span class="n">a</span> <span class="n">signal</span> <span class="n">given</span> <span class="n">the</span> <span class="n">value</span> <span class="n">of</span> <span class="nb">all</span> <span class="n">required</span>
<span class="n">inputs</span><span class="o">.</span>

    <span class="o">-</span><span class="nb">set</span> <span class="o">&lt;</span><span class="n">signal</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">value</span><span class="o">&gt;</span>
        <span class="nb">set</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">signal</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">value</span><span class="o">.</span>

    <span class="o">-</span><span class="nb">set</span><span class="o">-</span><span class="n">undef</span>
        <span class="nb">set</span> <span class="nb">all</span> <span class="n">unspecified</span> <span class="n">source</span> <span class="n">signals</span> <span class="n">to</span> <span class="n">undef</span> <span class="p">(</span><span class="n">x</span><span class="p">)</span>

    <span class="o">-</span><span class="n">table</span> <span class="o">&lt;</span><span class="n">signal</span><span class="o">&gt;</span>
        <span class="n">create</span> <span class="n">a</span> <span class="n">truth</span> <span class="n">table</span> <span class="n">using</span> <span class="n">the</span> <span class="n">specified</span> <span class="nb">input</span> <span class="n">signals</span>

    <span class="o">-</span><span class="n">show</span> <span class="o">&lt;</span><span class="n">signal</span><span class="o">&gt;</span>
        <span class="n">show</span> <span class="n">the</span> <span class="n">value</span> <span class="k">for</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">signal</span><span class="o">.</span> <span class="k">if</span> <span class="n">no</span> <span class="o">-</span><span class="n">show</span> <span class="n">option</span> <span class="ow">is</span> <span class="n">passed</span>
        <span class="n">then</span> <span class="nb">all</span> <span class="n">output</span> <span class="n">ports</span> <span class="n">of</span> <span class="n">the</span> <span class="n">current</span> <span class="n">module</span> <span class="n">are</span> <span class="n">used</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="exec-execute-commands-in-the-operating-system-shell">
<span id="cmd-exec"></span><h1>exec – execute commands in the operating system shell<a class="headerlink" href="#exec-execute-commands-in-the-operating-system-shell" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">exec</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="o">--</span> <span class="p">[</span><span class="n">command</span><span class="p">]</span>

<span class="n">Execute</span> <span class="n">a</span> <span class="n">command</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">operating</span> <span class="n">system</span> <span class="n">shell</span><span class="o">.</span>  <span class="n">All</span> <span class="n">supplied</span> <span class="n">arguments</span> <span class="n">are</span>
<span class="n">concatenated</span> <span class="ow">and</span> <span class="n">passed</span> <span class="k">as</span> <span class="n">a</span> <span class="n">command</span> <span class="n">to</span> <span class="n">popen</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span><span class="o">.</span>  <span class="n">Whitespace</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">guaranteed</span>
<span class="n">to</span> <span class="n">be</span> <span class="n">preserved</span><span class="p">,</span> <span class="n">even</span> <span class="k">if</span> <span class="n">quoted</span><span class="o">.</span>  <span class="n">stdin</span> <span class="ow">and</span> <span class="n">stderr</span> <span class="n">are</span> <span class="ow">not</span> <span class="n">connected</span><span class="p">,</span> <span class="k">while</span> <span class="n">stdout</span> <span class="ow">is</span>
<span class="n">logged</span> <span class="n">unless</span> <span class="n">the</span> <span class="s2">&quot;-q&quot;</span> <span class="n">option</span> <span class="ow">is</span> <span class="n">specified</span><span class="o">.</span>


    <span class="o">-</span><span class="n">q</span>
        <span class="n">Suppress</span> <span class="n">stdout</span> <span class="ow">and</span> <span class="n">stderr</span> <span class="kn">from</span> <span class="nn">subprocess</span>

    <span class="o">-</span><span class="n">expect</span><span class="o">-</span><span class="k">return</span> <span class="o">&lt;</span><span class="nb">int</span><span class="o">&gt;</span>
        <span class="n">Generate</span> <span class="n">an</span> <span class="n">error</span> <span class="k">if</span> <span class="n">popen</span><span class="p">()</span> <span class="n">does</span> <span class="ow">not</span> <span class="k">return</span> <span class="n">specified</span> <span class="n">value</span><span class="o">.</span>
        <span class="n">May</span> <span class="n">only</span> <span class="n">be</span> <span class="n">specified</span> <span class="n">once</span><span class="p">;</span> <span class="n">the</span> <span class="n">final</span> <span class="n">specified</span> <span class="n">value</span> <span class="ow">is</span> <span class="n">controlling</span>
        <span class="k">if</span> <span class="n">specified</span> <span class="n">multiple</span> <span class="n">times</span><span class="o">.</span>

    <span class="o">-</span><span class="n">expect</span><span class="o">-</span><span class="n">stdout</span> <span class="o">&lt;</span><span class="n">regex</span><span class="o">&gt;</span>
        <span class="n">Generate</span> <span class="n">an</span> <span class="n">error</span> <span class="k">if</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">regex</span> <span class="n">does</span> <span class="ow">not</span> <span class="n">match</span> <span class="nb">any</span> <span class="n">line</span>
        <span class="ow">in</span> <span class="n">subprocess</span><span class="s1">&#39;s stdout.  May be specified multiple times.</span>

    <span class="o">-</span><span class="ow">not</span><span class="o">-</span><span class="n">expect</span><span class="o">-</span><span class="n">stdout</span> <span class="o">&lt;</span><span class="n">regex</span><span class="o">&gt;</span>
        <span class="n">Generate</span> <span class="n">an</span> <span class="n">error</span> <span class="k">if</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">regex</span> <span class="n">matches</span> <span class="nb">any</span> <span class="n">line</span>
        <span class="ow">in</span> <span class="n">subprocess</span><span class="s1">&#39;s stdout.  May be specified multiple times.</span>


    <span class="n">Example</span><span class="p">:</span> <span class="n">exec</span> <span class="o">-</span><span class="n">q</span> <span class="o">-</span><span class="n">expect</span><span class="o">-</span><span class="k">return</span> <span class="mi">0</span> <span class="o">--</span> <span class="n">echo</span> <span class="s2">&quot;bananapie&quot;</span> <span class="o">|</span> <span class="n">grep</span> <span class="s2">&quot;nana&quot;</span>
</pre></div>
</div>
</div>
<div class="section" id="expose-convert-internal-signals-to-module-ports">
<span id="cmd-expose"></span><h1>expose – convert internal signals to module ports<a class="headerlink" href="#expose-convert-internal-signals-to-module-ports" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">expose</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">exposes</span> <span class="nb">all</span> <span class="n">selected</span> <span class="n">internal</span> <span class="n">signals</span> <span class="n">of</span> <span class="n">a</span> <span class="n">module</span> <span class="k">as</span> <span class="n">additional</span>
<span class="n">outputs</span><span class="o">.</span>

    <span class="o">-</span><span class="n">dff</span>
        <span class="n">only</span> <span class="n">consider</span> <span class="n">wires</span> <span class="n">that</span> <span class="n">are</span> <span class="n">directly</span> <span class="n">driven</span> <span class="n">by</span> <span class="n">register</span> <span class="n">cell</span><span class="o">.</span>

    <span class="o">-</span><span class="n">cut</span>
        <span class="n">when</span> <span class="n">exposing</span> <span class="n">a</span> <span class="n">wire</span><span class="p">,</span> <span class="n">create</span> <span class="n">an</span> <span class="nb">input</span><span class="o">/</span><span class="n">output</span> <span class="n">pair</span> <span class="ow">and</span> <span class="n">cut</span> <span class="n">the</span> <span class="n">internal</span>
        <span class="n">signal</span> <span class="n">path</span> <span class="n">at</span> <span class="n">that</span> <span class="n">wire</span><span class="o">.</span>

    <span class="o">-</span><span class="nb">input</span>
        <span class="n">when</span> <span class="n">exposing</span> <span class="n">a</span> <span class="n">wire</span><span class="p">,</span> <span class="n">create</span> <span class="n">an</span> <span class="nb">input</span> <span class="n">port</span> <span class="ow">and</span> <span class="n">disconnect</span> <span class="n">the</span> <span class="n">internal</span>
        <span class="n">driver</span><span class="o">.</span>

    <span class="o">-</span><span class="n">shared</span>
        <span class="n">only</span> <span class="n">expose</span> <span class="n">those</span> <span class="n">signals</span> <span class="n">that</span> <span class="n">are</span> <span class="n">shared</span> <span class="n">among</span> <span class="n">the</span> <span class="n">selected</span> <span class="n">modules</span><span class="o">.</span>
        <span class="n">this</span> <span class="ow">is</span> <span class="n">useful</span> <span class="k">for</span> <span class="n">preparing</span> <span class="n">modules</span> <span class="k">for</span> <span class="n">equivalence</span> <span class="n">checking</span><span class="o">.</span>

    <span class="o">-</span><span class="n">evert</span>
        <span class="n">also</span> <span class="n">turn</span> <span class="n">connections</span> <span class="n">to</span> <span class="n">instances</span> <span class="n">of</span> <span class="n">other</span> <span class="n">modules</span> <span class="n">to</span> <span class="n">additional</span>
        <span class="n">inputs</span> <span class="ow">and</span> <span class="n">outputs</span> <span class="ow">and</span> <span class="n">remove</span> <span class="n">the</span> <span class="n">module</span> <span class="n">instances</span><span class="o">.</span>

    <span class="o">-</span><span class="n">evert</span><span class="o">-</span><span class="n">dff</span>
        <span class="n">turn</span> <span class="n">flip</span><span class="o">-</span><span class="n">flops</span> <span class="n">to</span> <span class="n">sets</span> <span class="n">of</span> <span class="n">inputs</span> <span class="ow">and</span> <span class="n">outputs</span><span class="o">.</span>

    <span class="o">-</span><span class="n">sep</span> <span class="o">&lt;</span><span class="n">separator</span><span class="o">&gt;</span>
        <span class="n">when</span> <span class="n">creating</span> <span class="n">new</span> <span class="n">wire</span><span class="o">/</span><span class="n">port</span> <span class="n">names</span><span class="p">,</span> <span class="n">the</span> <span class="n">original</span> <span class="nb">object</span> <span class="n">name</span> <span class="ow">is</span> <span class="n">suffixed</span>
        <span class="k">with</span> <span class="n">this</span> <span class="n">separator</span> <span class="p">(</span><span class="n">default</span><span class="p">:</span> <span class="s1">&#39;.&#39;</span><span class="p">)</span> <span class="ow">and</span> <span class="n">the</span> <span class="n">port</span> <span class="n">name</span> <span class="ow">or</span> <span class="n">a</span> <span class="nb">type</span>
        <span class="n">designator</span> <span class="k">for</span> <span class="n">the</span> <span class="n">exposed</span> <span class="n">signal</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="extract-find-subcircuits-and-replace-them-with-cells">
<span id="cmd-extract"></span><h1>extract – find subcircuits and replace them with cells<a class="headerlink" href="#extract-find-subcircuits-and-replace-them-with-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">extract</span> <span class="o">-</span><span class="nb">map</span> <span class="o">&lt;</span><span class="n">map_file</span><span class="o">&gt;</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>
    <span class="n">extract</span> <span class="o">-</span><span class="n">mine</span> <span class="o">&lt;</span><span class="n">out_file</span><span class="o">&gt;</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">looks</span> <span class="k">for</span> <span class="n">subcircuits</span> <span class="n">that</span> <span class="n">are</span> <span class="n">isomorphic</span> <span class="n">to</span> <span class="nb">any</span> <span class="n">of</span> <span class="n">the</span> <span class="n">modules</span>
<span class="ow">in</span> <span class="n">the</span> <span class="n">given</span> <span class="nb">map</span> <span class="n">file</span> <span class="ow">and</span> <span class="n">replaces</span> <span class="n">them</span> <span class="k">with</span> <span class="n">instances</span> <span class="n">of</span> <span class="n">this</span> <span class="n">modules</span><span class="o">.</span> <span class="n">The</span>
<span class="nb">map</span> <span class="n">file</span> <span class="n">can</span> <span class="n">be</span> <span class="n">a</span> <span class="n">Verilog</span> <span class="n">source</span> <span class="n">file</span> <span class="p">(</span><span class="o">*.</span><span class="n">v</span><span class="p">)</span> <span class="ow">or</span> <span class="n">an</span> <span class="n">ilang</span> <span class="n">file</span> <span class="p">(</span><span class="o">*.</span><span class="n">il</span><span class="p">)</span><span class="o">.</span>

    <span class="o">-</span><span class="nb">map</span> <span class="o">&lt;</span><span class="n">map_file</span><span class="o">&gt;</span>
        <span class="n">use</span> <span class="n">the</span> <span class="n">modules</span> <span class="ow">in</span> <span class="n">this</span> <span class="n">file</span> <span class="k">as</span> <span class="n">reference</span><span class="o">.</span> <span class="n">This</span> <span class="n">option</span> <span class="n">can</span> <span class="n">be</span> <span class="n">used</span>
        <span class="n">multiple</span> <span class="n">times</span><span class="o">.</span>

    <span class="o">-</span><span class="nb">map</span> <span class="o">%&lt;</span><span class="n">design</span><span class="o">-</span><span class="n">name</span><span class="o">&gt;</span>
        <span class="n">use</span> <span class="n">the</span> <span class="n">modules</span> <span class="ow">in</span> <span class="n">this</span> <span class="ow">in</span><span class="o">-</span><span class="n">memory</span> <span class="n">design</span> <span class="k">as</span> <span class="n">reference</span><span class="o">.</span> <span class="n">This</span> <span class="n">option</span> <span class="n">can</span>
        <span class="n">be</span> <span class="n">used</span> <span class="n">multiple</span> <span class="n">times</span><span class="o">.</span>

    <span class="o">-</span><span class="n">verbose</span>
        <span class="nb">print</span> <span class="n">debug</span> <span class="n">output</span> <span class="k">while</span> <span class="n">analyzing</span>

    <span class="o">-</span><span class="n">constports</span>
        <span class="n">also</span> <span class="n">find</span> <span class="n">instances</span> <span class="k">with</span> <span class="n">constant</span> <span class="n">drivers</span><span class="o">.</span> <span class="n">this</span> <span class="n">may</span> <span class="n">be</span> <span class="n">much</span>
        <span class="n">slower</span> <span class="n">than</span> <span class="n">the</span> <span class="n">normal</span> <span class="n">operation</span><span class="o">.</span>

    <span class="o">-</span><span class="n">nodefaultswaps</span>
        <span class="n">normally</span> <span class="n">builtin</span> <span class="n">port</span> <span class="n">swapping</span> <span class="n">rules</span> <span class="k">for</span> <span class="n">internal</span> <span class="n">cells</span> <span class="n">are</span> <span class="n">used</span> <span class="n">per</span>
        <span class="n">default</span><span class="o">.</span> <span class="n">This</span> <span class="n">turns</span> <span class="n">that</span> <span class="n">off</span><span class="p">,</span> <span class="n">so</span> <span class="n">e</span><span class="o">.</span><span class="n">g</span><span class="o">.</span> <span class="s1">&#39;a^b&#39;</span> <span class="n">does</span> <span class="ow">not</span> <span class="n">match</span> <span class="s1">&#39;b^a&#39;</span>
        <span class="n">when</span> <span class="n">this</span> <span class="n">option</span> <span class="ow">is</span> <span class="n">used</span><span class="o">.</span>

    <span class="o">-</span><span class="n">compat</span> <span class="o">&lt;</span><span class="n">needle_type</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">haystack_type</span><span class="o">&gt;</span>
        <span class="n">Per</span> <span class="n">default</span><span class="p">,</span> <span class="n">the</span> <span class="n">cells</span> <span class="ow">in</span> <span class="n">the</span> <span class="nb">map</span> <span class="n">file</span> <span class="p">(</span><span class="n">needle</span><span class="p">)</span> <span class="n">must</span> <span class="n">have</span> <span class="n">the</span>
        <span class="nb">type</span> <span class="k">as</span> <span class="n">the</span> <span class="n">cells</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">active</span> <span class="n">design</span> <span class="p">(</span><span class="n">haystack</span><span class="p">)</span><span class="o">.</span> <span class="n">This</span> <span class="n">option</span>
        <span class="n">can</span> <span class="n">be</span> <span class="n">used</span> <span class="n">to</span> <span class="n">register</span> <span class="n">additional</span> <span class="n">pairs</span> <span class="n">of</span> <span class="n">types</span> <span class="n">that</span> <span class="n">should</span>
        <span class="n">match</span><span class="o">.</span> <span class="n">This</span> <span class="n">option</span> <span class="n">can</span> <span class="n">be</span> <span class="n">used</span> <span class="n">multiple</span> <span class="n">times</span><span class="o">.</span>

    <span class="o">-</span><span class="n">swap</span> <span class="o">&lt;</span><span class="n">needle_type</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">port1</span><span class="o">&gt;</span><span class="p">,</span><span class="o">&lt;</span><span class="n">port2</span><span class="o">&gt;</span><span class="p">[,</span><span class="o">...</span><span class="p">]</span>
        <span class="n">Register</span> <span class="n">a</span> <span class="nb">set</span> <span class="n">of</span> <span class="n">swappable</span> <span class="n">ports</span> <span class="k">for</span> <span class="n">a</span> <span class="n">needle</span> <span class="n">cell</span> <span class="nb">type</span><span class="o">.</span>
        <span class="n">This</span> <span class="n">option</span> <span class="n">can</span> <span class="n">be</span> <span class="n">used</span> <span class="n">multiple</span> <span class="n">times</span><span class="o">.</span>

    <span class="o">-</span><span class="n">perm</span> <span class="o">&lt;</span><span class="n">needle_type</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">port1</span><span class="o">&gt;</span><span class="p">,</span><span class="o">&lt;</span><span class="n">port2</span><span class="o">&gt;</span><span class="p">[,</span><span class="o">...</span><span class="p">]</span> <span class="o">&lt;</span><span class="n">portA</span><span class="o">&gt;</span><span class="p">,</span><span class="o">&lt;</span><span class="n">portB</span><span class="o">&gt;</span><span class="p">[,</span><span class="o">...</span><span class="p">]</span>
        <span class="n">Register</span> <span class="n">a</span> <span class="n">valid</span> <span class="n">permutation</span> <span class="n">of</span> <span class="n">swappable</span> <span class="n">ports</span> <span class="k">for</span> <span class="n">a</span> <span class="n">needle</span>
        <span class="n">cell</span> <span class="nb">type</span><span class="o">.</span> <span class="n">This</span> <span class="n">option</span> <span class="n">can</span> <span class="n">be</span> <span class="n">used</span> <span class="n">multiple</span> <span class="n">times</span><span class="o">.</span>

    <span class="o">-</span><span class="n">cell_attr</span> <span class="o">&lt;</span><span class="n">attribute_name</span><span class="o">&gt;</span>
        <span class="n">Attributes</span> <span class="n">on</span> <span class="n">cells</span> <span class="k">with</span> <span class="n">the</span> <span class="n">given</span> <span class="n">name</span> <span class="n">must</span> <span class="n">match</span><span class="o">.</span>

    <span class="o">-</span><span class="n">wire_attr</span> <span class="o">&lt;</span><span class="n">attribute_name</span><span class="o">&gt;</span>
        <span class="n">Attributes</span> <span class="n">on</span> <span class="n">wires</span> <span class="k">with</span> <span class="n">the</span> <span class="n">given</span> <span class="n">name</span> <span class="n">must</span> <span class="n">match</span><span class="o">.</span>

    <span class="o">-</span><span class="n">ignore_parameters</span>
        <span class="n">Do</span> <span class="ow">not</span> <span class="n">use</span> <span class="n">parameters</span> <span class="n">when</span> <span class="n">matching</span> <span class="n">cells</span><span class="o">.</span>

    <span class="o">-</span><span class="n">ignore_param</span> <span class="o">&lt;</span><span class="n">cell_type</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">parameter_name</span><span class="o">&gt;</span>
        <span class="n">Do</span> <span class="ow">not</span> <span class="n">use</span> <span class="n">this</span> <span class="n">parameter</span> <span class="n">when</span> <span class="n">matching</span> <span class="n">cells</span><span class="o">.</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">does</span> <span class="ow">not</span> <span class="n">operate</span> <span class="n">on</span> <span class="n">modules</span> <span class="k">with</span> <span class="n">unprocessed</span> <span class="n">processes</span> <span class="ow">in</span> <span class="n">it</span><span class="o">.</span>
<span class="p">(</span><span class="n">I</span><span class="o">.</span><span class="n">e</span><span class="o">.</span> <span class="n">the</span> <span class="s1">&#39;proc&#39;</span> <span class="k">pass</span> <span class="n">should</span> <span class="n">be</span> <span class="n">used</span> <span class="n">first</span> <span class="n">to</span> <span class="n">convert</span> <span class="n">processes</span> <span class="n">to</span> <span class="n">netlists</span><span class="o">.</span><span class="p">)</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">can</span> <span class="n">also</span> <span class="n">be</span> <span class="n">used</span> <span class="k">for</span> <span class="n">mining</span> <span class="k">for</span> <span class="n">frequent</span> <span class="n">subcircuits</span><span class="o">.</span> <span class="n">In</span> <span class="n">this</span> <span class="n">mode</span>
<span class="n">the</span> <span class="n">following</span> <span class="n">options</span> <span class="n">are</span> <span class="n">to</span> <span class="n">be</span> <span class="n">used</span> <span class="n">instead</span> <span class="n">of</span> <span class="n">the</span> <span class="o">-</span><span class="nb">map</span> <span class="n">option</span><span class="o">.</span>

    <span class="o">-</span><span class="n">mine</span> <span class="o">&lt;</span><span class="n">out_file</span><span class="o">&gt;</span>
        <span class="n">mine</span> <span class="k">for</span> <span class="n">frequent</span> <span class="n">subcircuits</span> <span class="ow">and</span> <span class="n">write</span> <span class="n">them</span> <span class="n">to</span> <span class="n">the</span> <span class="n">given</span> <span class="n">ilang</span> <span class="n">file</span>

    <span class="o">-</span><span class="n">mine_cells_span</span> <span class="o">&lt;</span><span class="nb">min</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="nb">max</span><span class="o">&gt;</span>
        <span class="n">only</span> <span class="n">mine</span> <span class="k">for</span> <span class="n">subcircuits</span> <span class="k">with</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">number</span> <span class="n">of</span> <span class="n">cells</span>
        <span class="n">default</span> <span class="n">value</span><span class="p">:</span> <span class="mi">3</span> <span class="mi">5</span>

    <span class="o">-</span><span class="n">mine_min_freq</span> <span class="o">&lt;</span><span class="n">num</span><span class="o">&gt;</span>
        <span class="n">only</span> <span class="n">mine</span> <span class="k">for</span> <span class="n">subcircuits</span> <span class="k">with</span> <span class="n">at</span> <span class="n">least</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">number</span> <span class="n">of</span> <span class="n">matches</span>
        <span class="n">default</span> <span class="n">value</span><span class="p">:</span> <span class="mi">10</span>

    <span class="o">-</span><span class="n">mine_limit_matches_per_module</span> <span class="o">&lt;</span><span class="n">num</span><span class="o">&gt;</span>
        <span class="n">when</span> <span class="n">calculating</span> <span class="n">the</span> <span class="n">number</span> <span class="n">of</span> <span class="n">matches</span> <span class="k">for</span> <span class="n">a</span> <span class="n">subcircuit</span><span class="p">,</span> <span class="n">don</span><span class="s1">&#39;t count</span>
        <span class="n">more</span> <span class="n">than</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">number</span> <span class="n">of</span> <span class="n">matches</span> <span class="n">per</span> <span class="n">module</span>

    <span class="o">-</span><span class="n">mine_max_fanout</span> <span class="o">&lt;</span><span class="n">num</span><span class="o">&gt;</span>
        <span class="n">don</span><span class="s1">&#39;t consider internal signals with more than &lt;num&gt; connections</span>

<span class="n">The</span> <span class="n">modules</span> <span class="ow">in</span> <span class="n">the</span> <span class="nb">map</span> <span class="n">file</span> <span class="n">may</span> <span class="n">have</span> <span class="n">the</span> <span class="n">attribute</span> <span class="s1">&#39;extract_order&#39;</span> <span class="nb">set</span> <span class="n">to</span> <span class="n">an</span>
<span class="n">integer</span> <span class="n">value</span><span class="o">.</span> <span class="n">Then</span> <span class="n">this</span> <span class="n">value</span> <span class="ow">is</span> <span class="n">used</span> <span class="n">to</span> <span class="n">determine</span> <span class="n">the</span> <span class="n">order</span> <span class="ow">in</span> <span class="n">which</span> <span class="n">the</span> <span class="k">pass</span>
<span class="n">tries</span> <span class="n">to</span> <span class="nb">map</span> <span class="n">the</span> <span class="n">modules</span> <span class="n">to</span> <span class="n">the</span> <span class="n">design</span> <span class="p">(</span><span class="n">ascending</span><span class="p">,</span> <span class="n">default</span> <span class="n">value</span> <span class="ow">is</span> <span class="mi">0</span><span class="p">)</span><span class="o">.</span>

<span class="n">See</span> <span class="s1">&#39;help techmap&#39;</span> <span class="k">for</span> <span class="n">a</span> <span class="k">pass</span> <span class="n">that</span> <span class="n">does</span> <span class="n">the</span> <span class="n">opposite</span> <span class="n">thing</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="extract-counter-extract-greenpak4-counter-cells">
<span id="cmd-extract-counter"></span><h1>extract_counter – Extract GreenPak4 counter cells<a class="headerlink" href="#extract-counter-extract-greenpak4-counter-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">extract_counter</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">converts</span> <span class="n">non</span><span class="o">-</span><span class="n">resettable</span> <span class="ow">or</span> <span class="k">async</span> <span class="n">resettable</span> <span class="n">down</span> <span class="n">counters</span> <span class="n">to</span>
<span class="n">counter</span> <span class="n">cells</span><span class="o">.</span> <span class="n">Use</span> <span class="n">a</span> <span class="n">target</span><span class="o">-</span><span class="n">specific</span> <span class="s1">&#39;techmap&#39;</span> <span class="nb">map</span> <span class="n">file</span> <span class="n">to</span> <span class="n">convert</span> <span class="n">those</span> <span class="n">cells</span>
<span class="n">to</span> <span class="n">the</span> <span class="n">actual</span> <span class="n">target</span> <span class="n">cells</span><span class="o">.</span>

    <span class="o">-</span><span class="n">maxwidth</span> <span class="n">N</span>
        <span class="n">Only</span> <span class="n">extract</span> <span class="n">counters</span> <span class="n">up</span> <span class="n">to</span> <span class="n">N</span> <span class="n">bits</span> <span class="n">wide</span> <span class="p">(</span><span class="n">default</span> <span class="mi">64</span><span class="p">)</span>

    <span class="o">-</span><span class="n">minwidth</span> <span class="n">N</span>
        <span class="n">Only</span> <span class="n">extract</span> <span class="n">counters</span> <span class="n">at</span> <span class="n">least</span> <span class="n">N</span> <span class="n">bits</span> <span class="n">wide</span> <span class="p">(</span><span class="n">default</span> <span class="mi">2</span><span class="p">)</span>

    <span class="o">-</span><span class="n">allow_arst</span> <span class="n">yes</span><span class="o">|</span><span class="n">no</span>
        <span class="n">Allow</span> <span class="n">counters</span> <span class="n">to</span> <span class="n">have</span> <span class="k">async</span> <span class="n">reset</span> <span class="p">(</span><span class="n">default</span> <span class="n">yes</span><span class="p">)</span>

    <span class="o">-</span><span class="nb">dir</span> <span class="n">up</span><span class="o">|</span><span class="n">down</span><span class="o">|</span><span class="n">both</span>
        <span class="n">Look</span> <span class="k">for</span> <span class="n">up</span><span class="o">-</span><span class="n">counters</span><span class="p">,</span> <span class="n">down</span><span class="o">-</span><span class="n">counters</span><span class="p">,</span> <span class="ow">or</span> <span class="n">both</span> <span class="p">(</span><span class="n">default</span> <span class="n">down</span><span class="p">)</span>

    <span class="o">-</span><span class="n">pout</span> <span class="n">X</span><span class="p">,</span><span class="n">Y</span><span class="p">,</span><span class="o">...</span>
        <span class="n">Only</span> <span class="n">allow</span> <span class="n">parallel</span> <span class="n">output</span> <span class="kn">from</span> <span class="nn">the</span> <span class="n">counter</span> <span class="n">to</span> <span class="n">the</span> <span class="n">listed</span> <span class="n">cell</span> <span class="n">types</span>
        <span class="p">(</span><span class="k">if</span> <span class="ow">not</span> <span class="n">specified</span><span class="p">,</span> <span class="n">parallel</span> <span class="n">outputs</span> <span class="n">are</span> <span class="ow">not</span> <span class="n">restricted</span><span class="p">)</span>
</pre></div>
</div>
</div>
<div class="section" id="extract-fa-find-and-extract-full-half-adders">
<span id="cmd-extract-fa"></span><h1>extract_fa – find and extract full/half adders<a class="headerlink" href="#extract-fa-find-and-extract-full-half-adders" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">extract_fa</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">extracts</span> <span class="n">full</span><span class="o">/</span><span class="n">half</span> <span class="n">adders</span> <span class="kn">from</span> <span class="nn">a</span> <span class="n">gate</span><span class="o">-</span><span class="n">level</span> <span class="n">design</span><span class="o">.</span>

    <span class="o">-</span><span class="n">fa</span><span class="p">,</span> <span class="o">-</span><span class="n">ha</span>
        <span class="n">Enable</span> <span class="n">cell</span> <span class="n">types</span> <span class="p">(</span><span class="n">fa</span><span class="o">=</span><span class="n">full</span> <span class="n">adder</span><span class="p">,</span> <span class="n">ha</span><span class="o">=</span><span class="n">half</span> <span class="n">adder</span><span class="p">)</span>
        <span class="n">All</span> <span class="n">types</span> <span class="n">are</span> <span class="n">enabled</span> <span class="k">if</span> <span class="n">none</span> <span class="n">of</span> <span class="n">this</span> <span class="n">options</span> <span class="ow">is</span> <span class="n">used</span>

    <span class="o">-</span><span class="n">d</span> <span class="o">&lt;</span><span class="nb">int</span><span class="o">&gt;</span>
        <span class="n">Set</span> <span class="n">maximum</span> <span class="n">depth</span> <span class="k">for</span> <span class="n">extracted</span> <span class="n">logic</span> <span class="n">cones</span> <span class="p">(</span><span class="n">default</span><span class="o">=</span><span class="mi">20</span><span class="p">)</span>

    <span class="o">-</span><span class="n">b</span> <span class="o">&lt;</span><span class="nb">int</span><span class="o">&gt;</span>
        <span class="n">Set</span> <span class="n">maximum</span> <span class="n">breadth</span> <span class="k">for</span> <span class="n">extracted</span> <span class="n">logic</span> <span class="n">cones</span> <span class="p">(</span><span class="n">default</span><span class="o">=</span><span class="mi">6</span><span class="p">)</span>

    <span class="o">-</span><span class="n">v</span>
        <span class="n">Verbose</span> <span class="n">output</span>
</pre></div>
</div>
</div>
<div class="section" id="extract-reduce-converts-gate-chains-into-reduce-cells">
<span id="cmd-extract-reduce"></span><h1>extract_reduce – converts gate chains into $reduce_cells<a class="headerlink" href="#extract-reduce-converts-gate-chains-into-reduce-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>extract_reduce [options] [selection]

converts gate chains into $reduce_* cells

This command finds chains of $_AND_, $_OR_, and $_XOR_ cells and replaces them
with their corresponding $reduce_* cells. Because this command only operates on
these cell types, it is recommended to map the design to only these cell types
using the `abc -g` command. Note that, in some cases, it may be more effective
to map the design to only $_AND_ cells, run extract_reduce, map the remaining
parts of the design to AND/OR/XOR cells, and run extract_reduce a second time.

    -allow-off-chain
        Allows matching of cells that have loads outside the chain. These cells
        will be replicated and folded into the $reduce_* cell, but the original
        cell will remain, driving its original loads.
</pre></div>
</div>
</div>
<div class="section" id="extractinv-extract-explicit-inverter-cells-for-invertible-cell-pins">
<span id="cmd-extractinv"></span><h1>extractinv – extract explicit inverter cells for invertible cell pins<a class="headerlink" href="#extractinv-extract-explicit-inverter-cells-for-invertible-cell-pins" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">extractinv</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Searches</span> <span class="n">the</span> <span class="n">design</span> <span class="k">for</span> <span class="nb">all</span> <span class="n">cells</span> <span class="k">with</span> <span class="n">invertible</span> <span class="n">pins</span> <span class="n">controlled</span> <span class="n">by</span> <span class="n">a</span> <span class="n">cell</span>
<span class="n">parameter</span> <span class="p">(</span><span class="n">eg</span><span class="o">.</span> <span class="n">IS_CLK_INVERTED</span> <span class="n">on</span> <span class="n">many</span> <span class="n">Xilinx</span> <span class="n">cells</span><span class="p">)</span> <span class="ow">and</span> <span class="n">removes</span> <span class="n">the</span> <span class="n">parameter</span><span class="o">.</span>
<span class="n">If</span> <span class="n">the</span> <span class="n">parameter</span> <span class="n">was</span> <span class="nb">set</span> <span class="n">to</span> <span class="mi">1</span><span class="p">,</span> <span class="n">inserts</span> <span class="n">an</span> <span class="n">explicit</span> <span class="n">inverter</span> <span class="n">cell</span> <span class="ow">in</span> <span class="n">front</span> <span class="n">of</span>
<span class="n">the</span> <span class="n">pin</span> <span class="n">instead</span><span class="o">.</span>  <span class="n">Normally</span> <span class="n">used</span> <span class="k">for</span> <span class="n">output</span> <span class="n">to</span> <span class="n">ISE</span><span class="p">,</span> <span class="n">which</span> <span class="n">does</span> <span class="ow">not</span> <span class="n">support</span> <span class="n">the</span>
<span class="n">inversion</span> <span class="n">parameters</span><span class="o">.</span>

<span class="n">To</span> <span class="n">mark</span> <span class="n">a</span> <span class="n">cell</span> <span class="n">port</span> <span class="k">as</span> <span class="n">invertible</span><span class="p">,</span> <span class="n">use</span> <span class="p">(</span><span class="o">*</span> <span class="n">invertible_pin</span> <span class="o">=</span> <span class="s2">&quot;param_name&quot;</span> <span class="o">*</span><span class="p">)</span>
<span class="n">on</span> <span class="n">the</span> <span class="n">wire</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">blackbox</span> <span class="n">module</span><span class="o">.</span>  <span class="n">The</span> <span class="n">parameter</span> <span class="n">value</span> <span class="n">should</span> <span class="n">have</span>
<span class="n">the</span> <span class="n">same</span> <span class="n">width</span> <span class="k">as</span> <span class="n">the</span> <span class="n">port</span><span class="p">,</span> <span class="ow">and</span> <span class="n">will</span> <span class="n">be</span> <span class="n">effectively</span> <span class="n">XORed</span> <span class="k">with</span> <span class="n">it</span><span class="o">.</span>

    <span class="o">-</span><span class="n">inv</span> <span class="o">&lt;</span><span class="n">celltype</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">portname_out</span><span class="o">&gt;</span><span class="p">:</span><span class="o">&lt;</span><span class="n">portname_in</span><span class="o">&gt;</span>
        <span class="n">Specifies</span> <span class="n">the</span> <span class="n">cell</span> <span class="nb">type</span> <span class="n">to</span> <span class="n">use</span> <span class="k">for</span> <span class="n">the</span> <span class="n">inverters</span> <span class="ow">and</span> <span class="n">its</span> <span class="n">port</span> <span class="n">names</span><span class="o">.</span>
        <span class="n">This</span> <span class="n">option</span> <span class="ow">is</span> <span class="n">required</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="flatten-flatten-design">
<span id="cmd-flatten"></span><h1>flatten – flatten design<a class="headerlink" href="#flatten-flatten-design" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">flatten</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">flattens</span> <span class="n">the</span> <span class="n">design</span> <span class="n">by</span> <span class="n">replacing</span> <span class="n">cells</span> <span class="n">by</span> <span class="n">their</span> <span class="n">implementation</span><span class="o">.</span> <span class="n">This</span>
<span class="k">pass</span> <span class="ow">is</span> <span class="n">very</span> <span class="n">similar</span> <span class="n">to</span> <span class="n">the</span> <span class="s1">&#39;techmap&#39;</span> <span class="k">pass</span><span class="o">.</span> <span class="n">The</span> <span class="n">only</span> <span class="n">difference</span> <span class="ow">is</span> <span class="n">that</span> <span class="n">this</span>
<span class="k">pass</span> <span class="ow">is</span> <span class="n">using</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span> <span class="k">as</span> <span class="n">mapping</span> <span class="n">library</span><span class="o">.</span>

<span class="n">Cells</span> <span class="ow">and</span><span class="o">/</span><span class="ow">or</span> <span class="n">modules</span> <span class="k">with</span> <span class="n">the</span> <span class="s1">&#39;keep_hierarchy&#39;</span> <span class="n">attribute</span> <span class="nb">set</span> <span class="n">will</span> <span class="ow">not</span> <span class="n">be</span>
<span class="n">flattened</span> <span class="n">by</span> <span class="n">this</span> <span class="n">command</span><span class="o">.</span>

    <span class="o">-</span><span class="n">wb</span>
        <span class="n">Ignore</span> <span class="n">the</span> <span class="s1">&#39;whitebox&#39;</span> <span class="n">attribute</span> <span class="n">on</span> <span class="n">cell</span> <span class="n">implementations</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="flowmap-pack-luts-with-flowmap">
<span id="cmd-flowmap"></span><h1>flowmap – pack LUTs with FlowMap<a class="headerlink" href="#flowmap-pack-luts-with-flowmap" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>flowmap [options] [selection]

This pass uses the FlowMap technology mapping algorithm to pack logic gates
into k-LUTs with optimal depth. It allows mapping any circuit elements that can
be evaluated with the `eval` pass, including cells with multiple output ports
and multi-bit input and output ports.

    -maxlut k
        perform technology mapping for a k-LUT architecture. if not specified,
        defaults to 3.

    -minlut n
        only produce n-input or larger LUTs. if not specified, defaults to 1.

    -cells &lt;cell&gt;[,&lt;cell&gt;,...]
        map specified cells. if not specified, maps $_NOT_, $_AND_, $_OR_,
        $_XOR_ and $_MUX_, which are the outputs of the `simplemap` pass.

    -relax
        perform depth relaxation and area minimization.

    -r-alpha n, -r-beta n, -r-gamma n
        parameters of depth relaxation heuristic potential function.
        if not specified, alpha=8, beta=2, gamma=1.

    -optarea n
        optimize for area by trading off at most n logic levels for fewer LUTs.
        n may be zero, to optimize for area without increasing depth.
        implies -relax.

    -debug
        dump intermediate graphs.

    -debug-relax
        explain decisions performed during depth relaxation.
</pre></div>
</div>
</div>
<div class="section" id="fmcombine-combine-two-instances-of-a-cell-into-one">
<span id="cmd-fmcombine"></span><h1>fmcombine – combine two instances of a cell into one<a class="headerlink" href="#fmcombine-combine-two-instances-of-a-cell-into-one" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>fmcombine [options] module_name gold_cell gate_cell

This pass takes two cells, which are instances of the same module, and replaces
them with one instance of a special &#39;combined&#39; module, that effectively
contains two copies of the original module, plus some formal properties.

This is useful for formal test benches that check what differences in behavior
a slight difference in input causes in a module.

    -initeq
        Insert assumptions that initially all FFs in both circuits have the
        same initial values.

    -anyeq
        Do not duplicate $anyseq/$anyconst cells.

    -fwd
        Insert forward hint assumptions into the combined module.

    -bwd
        Insert backward hint assumptions into the combined module.
        (Backward hints are logically equivalend to fordward hits, but
        some solvers are faster with bwd hints, or even both -bwd and -fwd.)

    -nop
        Don&#39;t insert hint assumptions into the combined module.
        (This should not provide any speedup over the original design, but
        strangely sometimes it does.)

If none of -fwd, -bwd, and -nop is given, then -fwd is used as default.
</pre></div>
</div>
</div>
<div class="section" id="fminit-set-init-values-sequences-for-formal">
<span id="cmd-fminit"></span><h1>fminit – set init values/sequences for formal<a class="headerlink" href="#fminit-set-init-values-sequences-for-formal" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">fminit</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="o">&lt;</span><span class="n">selection</span><span class="o">&gt;</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">creates</span> <span class="n">init</span> <span class="n">constraints</span> <span class="p">(</span><span class="k">for</span> <span class="n">example</span> <span class="k">for</span> <span class="n">reset</span> <span class="n">sequences</span><span class="p">)</span> <span class="ow">in</span> <span class="n">a</span> <span class="n">formal</span>
<span class="n">model</span><span class="o">.</span>

    <span class="o">-</span><span class="n">seq</span> <span class="o">&lt;</span><span class="n">signal</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">sequence</span><span class="o">&gt;</span>
        <span class="n">Set</span> <span class="n">sequence</span> <span class="n">using</span> <span class="n">comma</span><span class="o">-</span><span class="n">separated</span> <span class="nb">list</span> <span class="n">of</span> <span class="n">values</span><span class="p">,</span> <span class="n">use</span> <span class="s1">&#39;z for</span>
        <span class="n">unconstrained</span> <span class="n">bits</span><span class="o">.</span> <span class="n">The</span> <span class="n">last</span> <span class="n">value</span> <span class="ow">is</span> <span class="n">used</span> <span class="k">for</span> <span class="n">the</span> <span class="n">remainder</span> <span class="n">of</span> <span class="n">the</span>
        <span class="n">trace</span><span class="o">.</span>

    <span class="o">-</span><span class="nb">set</span> <span class="o">&lt;</span><span class="n">signal</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">value</span><span class="o">&gt;</span>
        <span class="n">Add</span> <span class="n">constant</span> <span class="n">value</span> <span class="n">constraint</span>

    <span class="o">-</span><span class="n">posedge</span> <span class="o">&lt;</span><span class="n">signal</span><span class="o">&gt;</span>
    <span class="o">-</span><span class="n">negedge</span> <span class="o">&lt;</span><span class="n">signal</span><span class="o">&gt;</span>
        <span class="n">Set</span> <span class="n">clock</span> <span class="k">for</span> <span class="n">init</span> <span class="n">sequences</span>
</pre></div>
</div>
</div>
<div class="section" id="freduce-perform-functional-reduction">
<span id="cmd-freduce"></span><h1>freduce – perform functional reduction<a class="headerlink" href="#freduce-perform-functional-reduction" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">freduce</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">performs</span> <span class="n">functional</span> <span class="n">reduction</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">circuit</span><span class="o">.</span> <span class="n">I</span><span class="o">.</span><span class="n">e</span><span class="o">.</span> <span class="k">if</span> <span class="n">two</span> <span class="n">nodes</span> <span class="n">are</span>
<span class="n">equivalent</span><span class="p">,</span> <span class="n">they</span> <span class="n">are</span> <span class="n">merged</span> <span class="n">to</span> <span class="n">one</span> <span class="n">node</span> <span class="ow">and</span> <span class="n">one</span> <span class="n">of</span> <span class="n">the</span> <span class="n">redundant</span> <span class="n">drivers</span> <span class="ow">is</span>
<span class="n">disconnected</span><span class="o">.</span> <span class="n">A</span> <span class="n">subsequent</span> <span class="n">call</span> <span class="n">to</span> <span class="s1">&#39;clean&#39;</span> <span class="n">will</span> <span class="n">remove</span> <span class="n">the</span> <span class="n">redundant</span> <span class="n">drivers</span><span class="o">.</span>

    <span class="o">-</span><span class="n">v</span><span class="p">,</span> <span class="o">-</span><span class="n">vv</span>
        <span class="n">enable</span> <span class="n">verbose</span> <span class="ow">or</span> <span class="n">very</span> <span class="n">verbose</span> <span class="n">output</span>

    <span class="o">-</span><span class="n">inv</span>
        <span class="n">enable</span> <span class="n">explicit</span> <span class="n">handling</span> <span class="n">of</span> <span class="n">inverted</span> <span class="n">signals</span>

    <span class="o">-</span><span class="n">stop</span> <span class="o">&lt;</span><span class="n">n</span><span class="o">&gt;</span>
        <span class="n">stop</span> <span class="n">after</span> <span class="o">&lt;</span><span class="n">n</span><span class="o">&gt;</span> <span class="n">reduction</span> <span class="n">operations</span><span class="o">.</span> <span class="n">this</span> <span class="ow">is</span> <span class="n">mostly</span> <span class="n">used</span> <span class="k">for</span>
        <span class="n">debugging</span> <span class="n">the</span> <span class="n">freduce</span> <span class="n">command</span> <span class="n">itself</span><span class="o">.</span>

    <span class="o">-</span><span class="n">dump</span> <span class="o">&lt;</span><span class="n">prefix</span><span class="o">&gt;</span>
        <span class="n">dump</span> <span class="n">the</span> <span class="n">design</span> <span class="n">to</span> <span class="o">&lt;</span><span class="n">prefix</span><span class="o">&gt;</span><span class="n">_</span><span class="o">&lt;</span><span class="n">module</span><span class="o">&gt;</span><span class="n">_</span><span class="o">&lt;</span><span class="n">num</span><span class="o">&gt;.</span><span class="n">il</span> <span class="n">after</span> <span class="n">each</span> <span class="n">reduction</span>
        <span class="n">operation</span><span class="o">.</span> <span class="n">this</span> <span class="ow">is</span> <span class="n">mostly</span> <span class="n">used</span> <span class="k">for</span> <span class="n">debugging</span> <span class="n">the</span> <span class="n">freduce</span> <span class="n">command</span><span class="o">.</span>

<span class="n">This</span> <span class="k">pass</span> <span class="ow">is</span> <span class="n">undef</span><span class="o">-</span><span class="n">aware</span><span class="p">,</span> <span class="n">i</span><span class="o">.</span><span class="n">e</span><span class="o">.</span> <span class="n">it</span> <span class="n">considers</span> <span class="n">don</span><span class="s1">&#39;t-care values for detecting</span>
<span class="n">equivalent</span> <span class="n">nodes</span><span class="o">.</span>

<span class="n">All</span> <span class="n">selected</span> <span class="n">wires</span> <span class="n">are</span> <span class="n">considered</span> <span class="k">for</span> <span class="n">rewiring</span><span class="o">.</span> <span class="n">The</span> <span class="n">selected</span> <span class="n">cells</span> <span class="n">cover</span> <span class="n">the</span>
<span class="n">circuit</span> <span class="n">that</span> <span class="ow">is</span> <span class="n">analyzed</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="fsm-extract-and-optimize-finite-state-machines">
<span id="cmd-fsm"></span><h1>fsm – extract and optimize finite state machines<a class="headerlink" href="#fsm-extract-and-optimize-finite-state-machines" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">fsm</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">calls</span> <span class="nb">all</span> <span class="n">the</span> <span class="n">other</span> <span class="n">fsm_</span><span class="o">*</span> <span class="n">passes</span> <span class="ow">in</span> <span class="n">a</span> <span class="n">useful</span> <span class="n">order</span><span class="o">.</span> <span class="n">This</span> <span class="n">performs</span>
<span class="n">FSM</span> <span class="n">extraction</span> <span class="ow">and</span> <span class="n">optimization</span><span class="o">.</span> <span class="n">It</span> <span class="n">also</span> <span class="n">calls</span> <span class="n">opt_clean</span> <span class="k">as</span> <span class="n">needed</span><span class="p">:</span>

    <span class="n">fsm_detect</span>          <span class="n">unless</span> <span class="n">got</span> <span class="n">option</span> <span class="o">-</span><span class="n">nodetect</span>
    <span class="n">fsm_extract</span>

    <span class="n">fsm_opt</span>
    <span class="n">opt_clean</span>
    <span class="n">fsm_opt</span>

    <span class="n">fsm_expand</span>          <span class="k">if</span> <span class="n">got</span> <span class="n">option</span> <span class="o">-</span><span class="n">expand</span>
    <span class="n">opt_clean</span>           <span class="k">if</span> <span class="n">got</span> <span class="n">option</span> <span class="o">-</span><span class="n">expand</span>
    <span class="n">fsm_opt</span>             <span class="k">if</span> <span class="n">got</span> <span class="n">option</span> <span class="o">-</span><span class="n">expand</span>

    <span class="n">fsm_recode</span>          <span class="n">unless</span> <span class="n">got</span> <span class="n">option</span> <span class="o">-</span><span class="n">norecode</span>

    <span class="n">fsm_info</span>

    <span class="n">fsm_export</span>          <span class="k">if</span> <span class="n">got</span> <span class="n">option</span> <span class="o">-</span><span class="n">export</span>
    <span class="n">fsm_map</span>             <span class="n">unless</span> <span class="n">got</span> <span class="n">option</span> <span class="o">-</span><span class="n">nomap</span>

<span class="n">Options</span><span class="p">:</span>

    <span class="o">-</span><span class="n">expand</span><span class="p">,</span> <span class="o">-</span><span class="n">norecode</span><span class="p">,</span> <span class="o">-</span><span class="n">export</span><span class="p">,</span> <span class="o">-</span><span class="n">nomap</span>
        <span class="n">enable</span> <span class="ow">or</span> <span class="n">disable</span> <span class="n">passes</span> <span class="k">as</span> <span class="n">indicated</span> <span class="n">above</span>

    <span class="o">-</span><span class="n">fullexpand</span>
        <span class="n">call</span> <span class="n">expand</span> <span class="k">with</span> <span class="o">-</span><span class="n">full</span> <span class="n">option</span>

    <span class="o">-</span><span class="n">encoding</span> <span class="nb">type</span>
    <span class="o">-</span><span class="n">fm_set_fsm_file</span> <span class="n">file</span>
    <span class="o">-</span><span class="n">encfile</span> <span class="n">file</span>
        <span class="n">passed</span> <span class="n">through</span> <span class="n">to</span> <span class="n">fsm_recode</span> <span class="k">pass</span>
</pre></div>
</div>
</div>
<div class="section" id="fsm-detect-finding-fsms-in-design">
<span id="cmd-fsm-detect"></span><h1>fsm_detect – finding FSMs in design<a class="headerlink" href="#fsm-detect-finding-fsms-in-design" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">fsm_detect</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">detects</span> <span class="n">finite</span> <span class="n">state</span> <span class="n">machines</span> <span class="n">by</span> <span class="n">identifying</span> <span class="n">the</span> <span class="n">state</span> <span class="n">signal</span><span class="o">.</span>
<span class="n">The</span> <span class="n">state</span> <span class="n">signal</span> <span class="ow">is</span> <span class="n">then</span> <span class="n">marked</span> <span class="n">by</span> <span class="n">setting</span> <span class="n">the</span> <span class="n">attribute</span> <span class="s1">&#39;fsm_encoding&#39;</span>
<span class="n">on</span> <span class="n">the</span> <span class="n">state</span> <span class="n">signal</span> <span class="n">to</span> <span class="s2">&quot;auto&quot;</span><span class="o">.</span>

<span class="n">Existing</span> <span class="s1">&#39;fsm_encoding&#39;</span> <span class="n">attributes</span> <span class="n">are</span> <span class="ow">not</span> <span class="n">changed</span> <span class="n">by</span> <span class="n">this</span> <span class="k">pass</span><span class="o">.</span>

<span class="n">Signals</span> <span class="n">can</span> <span class="n">be</span> <span class="n">protected</span> <span class="kn">from</span> <span class="nn">being</span> <span class="n">detected</span> <span class="n">by</span> <span class="n">this</span> <span class="k">pass</span> <span class="n">by</span> <span class="n">setting</span> <span class="n">the</span>
<span class="s1">&#39;fsm_encoding&#39;</span> <span class="n">attribute</span> <span class="n">to</span> <span class="s2">&quot;none&quot;</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="fsm-expand-expand-fsm-cells-by-merging-logic-into-it">
<span id="cmd-fsm-expand"></span><h1>fsm_expand – expand FSM cells by merging logic into it<a class="headerlink" href="#fsm-expand-expand-fsm-cells-by-merging-logic-into-it" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">fsm_expand</span> <span class="p">[</span><span class="o">-</span><span class="n">full</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">The</span> <span class="n">fsm_extract</span> <span class="k">pass</span> <span class="ow">is</span> <span class="n">conservative</span> <span class="n">about</span> <span class="n">the</span> <span class="n">cells</span> <span class="n">that</span> <span class="n">belong</span> <span class="n">to</span> <span class="n">a</span> <span class="n">finite</span>
<span class="n">state</span> <span class="n">machine</span><span class="o">.</span> <span class="n">This</span> <span class="k">pass</span> <span class="n">can</span> <span class="n">be</span> <span class="n">used</span> <span class="n">to</span> <span class="n">merge</span> <span class="n">additional</span> <span class="n">auxiliary</span> <span class="n">gates</span> <span class="n">into</span>
<span class="n">the</span> <span class="n">finite</span> <span class="n">state</span> <span class="n">machine</span><span class="o">.</span>

<span class="n">By</span> <span class="n">default</span><span class="p">,</span> <span class="n">fsm_expand</span> <span class="ow">is</span> <span class="n">still</span> <span class="n">a</span> <span class="n">bit</span> <span class="n">conservative</span> <span class="n">regarding</span> <span class="n">merging</span> <span class="n">larger</span>
<span class="n">word</span><span class="o">-</span><span class="n">wide</span> <span class="n">cells</span><span class="o">.</span> <span class="n">Call</span> <span class="k">with</span> <span class="o">-</span><span class="n">full</span> <span class="n">to</span> <span class="n">consider</span> <span class="nb">all</span> <span class="n">cells</span> <span class="k">for</span> <span class="n">merging</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="fsm-export-exporting-fsms-to-kiss2-files">
<span id="cmd-fsm-export"></span><h1>fsm_export – exporting FSMs to KISS2 files<a class="headerlink" href="#fsm-export-exporting-fsms-to-kiss2-files" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">fsm_export</span> <span class="p">[</span><span class="o">-</span><span class="n">noauto</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">o</span> <span class="n">filename</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">origenc</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">creates</span> <span class="n">a</span> <span class="n">KISS2</span> <span class="n">file</span> <span class="k">for</span> <span class="n">every</span> <span class="n">selected</span> <span class="n">FSM</span><span class="o">.</span> <span class="n">For</span> <span class="n">FSMs</span> <span class="k">with</span> <span class="n">the</span>
<span class="s1">&#39;fsm_export&#39;</span> <span class="n">attribute</span> <span class="nb">set</span><span class="p">,</span> <span class="n">the</span> <span class="n">attribute</span> <span class="n">value</span> <span class="ow">is</span> <span class="n">used</span> <span class="k">as</span> <span class="n">filename</span><span class="p">,</span> <span class="n">otherwise</span>
<span class="n">the</span> <span class="n">module</span> <span class="ow">and</span> <span class="n">cell</span> <span class="n">name</span> <span class="ow">is</span> <span class="n">used</span> <span class="k">as</span> <span class="n">filename</span><span class="o">.</span> <span class="n">If</span> <span class="n">the</span> <span class="n">parameter</span> <span class="s1">&#39;-o&#39;</span> <span class="ow">is</span> <span class="n">given</span><span class="p">,</span>
<span class="n">the</span> <span class="n">first</span> <span class="n">exported</span> <span class="n">FSM</span> <span class="ow">is</span> <span class="n">written</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">filename</span><span class="o">.</span> <span class="n">This</span> <span class="n">overwrites</span>
<span class="n">the</span> <span class="n">setting</span> <span class="k">as</span> <span class="n">specified</span> <span class="k">with</span> <span class="n">the</span> <span class="s1">&#39;fsm_export&#39;</span> <span class="n">attribute</span><span class="o">.</span> <span class="n">All</span> <span class="n">other</span> <span class="n">FSMs</span> <span class="n">are</span>
<span class="n">exported</span> <span class="n">to</span> <span class="n">the</span> <span class="n">default</span> <span class="n">name</span> <span class="k">as</span> <span class="n">mentioned</span> <span class="n">above</span><span class="o">.</span>

    <span class="o">-</span><span class="n">noauto</span>
        <span class="n">only</span> <span class="n">export</span> <span class="n">FSMs</span> <span class="n">that</span> <span class="n">have</span> <span class="n">the</span> <span class="s1">&#39;fsm_export&#39;</span> <span class="n">attribute</span> <span class="nb">set</span>

    <span class="o">-</span><span class="n">o</span> <span class="n">filename</span>
        <span class="n">filename</span> <span class="n">of</span> <span class="n">the</span> <span class="n">first</span> <span class="n">exported</span> <span class="n">FSM</span>

    <span class="o">-</span><span class="n">origenc</span>
        <span class="n">use</span> <span class="n">binary</span> <span class="n">state</span> <span class="n">encoding</span> <span class="k">as</span> <span class="n">state</span> <span class="n">names</span> <span class="n">instead</span> <span class="n">of</span> <span class="n">s0</span><span class="p">,</span> <span class="n">s1</span><span class="p">,</span> <span class="o">...</span>
</pre></div>
</div>
</div>
<div class="section" id="fsm-extract-extracting-fsms-in-design">
<span id="cmd-fsm-extract"></span><h1>fsm_extract – extracting FSMs in design<a class="headerlink" href="#fsm-extract-extracting-fsms-in-design" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">fsm_extract</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">operates</span> <span class="n">on</span> <span class="nb">all</span> <span class="n">signals</span> <span class="n">marked</span> <span class="k">as</span> <span class="n">FSM</span> <span class="n">state</span> <span class="n">signals</span> <span class="n">using</span> <span class="n">the</span>
<span class="s1">&#39;fsm_encoding&#39;</span> <span class="n">attribute</span><span class="o">.</span> <span class="n">It</span> <span class="n">consumes</span> <span class="n">the</span> <span class="n">logic</span> <span class="n">that</span> <span class="n">creates</span> <span class="n">the</span> <span class="n">state</span> <span class="n">signal</span>
<span class="ow">and</span> <span class="n">uses</span> <span class="n">the</span> <span class="n">state</span> <span class="n">signal</span> <span class="n">to</span> <span class="n">generate</span> <span class="n">control</span> <span class="n">signal</span> <span class="ow">and</span> <span class="n">replaces</span> <span class="n">it</span> <span class="k">with</span> <span class="n">an</span>
<span class="n">FSM</span> <span class="n">cell</span><span class="o">.</span>

<span class="n">The</span> <span class="n">generated</span> <span class="n">FSM</span> <span class="n">cell</span> <span class="n">still</span> <span class="n">generates</span> <span class="n">the</span> <span class="n">original</span> <span class="n">state</span> <span class="n">signal</span> <span class="k">with</span> <span class="n">its</span>
<span class="n">original</span> <span class="n">encoding</span><span class="o">.</span> <span class="n">The</span> <span class="s1">&#39;fsm_opt&#39;</span> <span class="k">pass</span> <span class="n">can</span> <span class="n">be</span> <span class="n">used</span> <span class="ow">in</span> <span class="n">combination</span> <span class="k">with</span> <span class="n">the</span>
<span class="s1">&#39;opt_clean&#39;</span> <span class="k">pass</span> <span class="n">to</span> <span class="n">eliminate</span> <span class="n">this</span> <span class="n">signal</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="fsm-info-print-information-on-finite-state-machines">
<span id="cmd-fsm-info"></span><h1>fsm_info – print information on finite state machines<a class="headerlink" href="#fsm-info-print-information-on-finite-state-machines" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">fsm_info</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">dumps</span> <span class="nb">all</span> <span class="n">internal</span> <span class="n">information</span> <span class="n">on</span> <span class="n">FSM</span> <span class="n">cells</span><span class="o">.</span> <span class="n">It</span> <span class="n">can</span> <span class="n">be</span> <span class="n">useful</span> <span class="k">for</span>
<span class="n">analyzing</span> <span class="n">the</span> <span class="n">synthesis</span> <span class="n">process</span> <span class="ow">and</span> <span class="ow">is</span> <span class="n">called</span> <span class="n">automatically</span> <span class="n">by</span> <span class="n">the</span> <span class="s1">&#39;fsm&#39;</span>
<span class="k">pass</span> <span class="n">so</span> <span class="n">that</span> <span class="n">this</span> <span class="n">information</span> <span class="ow">is</span> <span class="n">included</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">synthesis</span> <span class="n">log</span> <span class="n">file</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="fsm-map-mapping-fsms-to-basic-logic">
<span id="cmd-fsm-map"></span><h1>fsm_map – mapping FSMs to basic logic<a class="headerlink" href="#fsm-map-mapping-fsms-to-basic-logic" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">fsm_map</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">translates</span> <span class="n">FSM</span> <span class="n">cells</span> <span class="n">to</span> <span class="n">flip</span><span class="o">-</span><span class="n">flops</span> <span class="ow">and</span> <span class="n">logic</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="fsm-opt-optimize-finite-state-machines">
<span id="cmd-fsm-opt"></span><h1>fsm_opt – optimize finite state machines<a class="headerlink" href="#fsm-opt-optimize-finite-state-machines" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">fsm_opt</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">optimizes</span> <span class="n">FSM</span> <span class="n">cells</span><span class="o">.</span> <span class="n">It</span> <span class="n">detects</span> <span class="n">which</span> <span class="n">output</span> <span class="n">signals</span> <span class="n">are</span> <span class="n">actually</span>
<span class="ow">not</span> <span class="n">used</span> <span class="ow">and</span> <span class="n">removes</span> <span class="n">them</span> <span class="kn">from</span> <span class="nn">the</span> <span class="n">FSM</span><span class="o">.</span> <span class="n">This</span> <span class="k">pass</span> <span class="ow">is</span> <span class="n">usually</span> <span class="n">used</span> <span class="ow">in</span>
<span class="n">combination</span> <span class="k">with</span> <span class="n">the</span> <span class="s1">&#39;opt_clean&#39;</span> <span class="k">pass</span> <span class="p">(</span><span class="n">see</span> <span class="n">also</span> <span class="s1">&#39;help fsm&#39;</span><span class="p">)</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="fsm-recode-recoding-finite-state-machines">
<span id="cmd-fsm-recode"></span><h1>fsm_recode – recoding finite state machines<a class="headerlink" href="#fsm-recode-recoding-finite-state-machines" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>fsm_recode [options] [selection]

This pass reassign the state encodings for FSM cells. At the moment only
one-hot encoding and binary encoding is supported.
    -encoding &lt;type&gt;
        specify the encoding scheme used for FSMs without the
        &#39;fsm_encoding&#39; attribute or with the attribute set to `auto&#39;.

    -fm_set_fsm_file &lt;file&gt;
        generate a file containing the mapping from old to new FSM encoding
        in form of Synopsys Formality set_fsm_* commands.

    -encfile &lt;file&gt;
        write the mappings from old to new FSM encoding to a file in the
        following format:

            .fsm &lt;module_name&gt; &lt;state_signal&gt;
            .map &lt;old_bitpattern&gt; &lt;new_bitpattern&gt;
</pre></div>
</div>
</div>
<div class="section" id="greenpak4-dffinv-merge-greenpak4-inverters-and-dff-latches">
<span id="cmd-greenpak4-dffinv"></span><h1>greenpak4_dffinv – merge greenpak4 inverters and DFF/latches<a class="headerlink" href="#greenpak4-dffinv-merge-greenpak4-inverters-and-dff-latches" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">greenpak4_dffinv</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Merge</span> <span class="n">GP_INV</span> <span class="n">cells</span> <span class="k">with</span> <span class="n">GP_DFF</span><span class="o">*</span> <span class="ow">and</span> <span class="n">GP_DLATCH</span><span class="o">*</span> <span class="n">cells</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="help-display-help-messages">
<span id="cmd-help"></span><h1>help – display help messages<a class="headerlink" href="#help-display-help-messages" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">help</span>  <span class="o">................</span>  <span class="nb">list</span> <span class="nb">all</span> <span class="n">commands</span>
    <span class="n">help</span> <span class="o">&lt;</span><span class="n">command</span><span class="o">&gt;</span>  <span class="o">......</span>  <span class="nb">print</span> <span class="n">help</span> <span class="n">message</span> <span class="k">for</span> <span class="n">given</span> <span class="n">command</span>
    <span class="n">help</span> <span class="o">-</span><span class="nb">all</span>  <span class="o">...........</span>  <span class="nb">print</span> <span class="n">complete</span> <span class="n">command</span> <span class="n">reference</span>

    <span class="n">help</span> <span class="o">-</span><span class="n">cells</span> <span class="o">..........</span>  <span class="nb">list</span> <span class="nb">all</span> <span class="n">cell</span> <span class="n">types</span>
    <span class="n">help</span> <span class="o">&lt;</span><span class="n">celltype</span><span class="o">&gt;</span>  <span class="o">.....</span>  <span class="nb">print</span> <span class="n">help</span> <span class="n">message</span> <span class="k">for</span> <span class="n">given</span> <span class="n">cell</span> <span class="nb">type</span>
    <span class="n">help</span> <span class="o">&lt;</span><span class="n">celltype</span><span class="o">&gt;+</span>  <span class="o">....</span>  <span class="nb">print</span> <span class="n">verilog</span> <span class="n">code</span> <span class="k">for</span> <span class="n">given</span> <span class="n">cell</span> <span class="nb">type</span>
</pre></div>
</div>
</div>
<div class="section" id="hierarchy-check-expand-and-clean-up-design-hierarchy">
<span id="cmd-hierarchy"></span><h1>hierarchy – check, expand and clean up design hierarchy<a class="headerlink" href="#hierarchy-check-expand-and-clean-up-design-hierarchy" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">hierarchy</span> <span class="p">[</span><span class="o">-</span><span class="n">check</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">top</span> <span class="o">&lt;</span><span class="n">module</span><span class="o">&gt;</span><span class="p">]</span>
    <span class="n">hierarchy</span> <span class="o">-</span><span class="n">generate</span> <span class="o">&lt;</span><span class="n">cell</span><span class="o">-</span><span class="n">types</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">port</span><span class="o">-</span><span class="n">decls</span><span class="o">&gt;</span>

<span class="n">In</span> <span class="n">parametric</span> <span class="n">designs</span><span class="p">,</span> <span class="n">a</span> <span class="n">module</span> <span class="n">might</span> <span class="n">exists</span> <span class="ow">in</span> <span class="n">several</span> <span class="n">variations</span> <span class="k">with</span>
<span class="n">different</span> <span class="n">parameter</span> <span class="n">values</span><span class="o">.</span> <span class="n">This</span> <span class="k">pass</span> <span class="n">looks</span> <span class="n">at</span> <span class="nb">all</span> <span class="n">modules</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">current</span>
<span class="n">design</span> <span class="n">an</span> <span class="n">re</span><span class="o">-</span><span class="n">runs</span> <span class="n">the</span> <span class="n">language</span> <span class="n">frontends</span> <span class="k">for</span> <span class="n">the</span> <span class="n">parametric</span> <span class="n">modules</span> <span class="k">as</span>
<span class="n">needed</span><span class="o">.</span> <span class="n">It</span> <span class="n">also</span> <span class="n">resolves</span> <span class="n">assignments</span> <span class="n">to</span> <span class="n">wired</span> <span class="n">logic</span> <span class="n">data</span> <span class="n">types</span> <span class="p">(</span><span class="n">wand</span><span class="o">/</span><span class="n">wor</span><span class="p">),</span>
<span class="n">resolves</span> <span class="n">positional</span> <span class="n">module</span> <span class="n">parameters</span><span class="p">,</span> <span class="n">unroll</span> <span class="n">array</span> <span class="n">instances</span><span class="p">,</span> <span class="ow">and</span> <span class="n">more</span><span class="o">.</span>

    <span class="o">-</span><span class="n">check</span>
        <span class="n">also</span> <span class="n">check</span> <span class="n">the</span> <span class="n">design</span> <span class="n">hierarchy</span><span class="o">.</span> <span class="n">this</span> <span class="n">generates</span> <span class="n">an</span> <span class="n">error</span> <span class="n">when</span>
        <span class="n">an</span> <span class="n">unknown</span> <span class="n">module</span> <span class="ow">is</span> <span class="n">used</span> <span class="k">as</span> <span class="n">cell</span> <span class="nb">type</span><span class="o">.</span>

    <span class="o">-</span><span class="n">simcheck</span>
        <span class="n">like</span> <span class="o">-</span><span class="n">check</span><span class="p">,</span> <span class="n">but</span> <span class="n">also</span> <span class="n">throw</span> <span class="n">an</span> <span class="n">error</span> <span class="k">if</span> <span class="n">blackbox</span> <span class="n">modules</span> <span class="n">are</span>
        <span class="n">instantiated</span><span class="p">,</span> <span class="ow">and</span> <span class="n">throw</span> <span class="n">an</span> <span class="n">error</span> <span class="k">if</span> <span class="n">the</span> <span class="n">design</span> <span class="n">has</span> <span class="n">no</span> <span class="n">top</span> <span class="n">module</span><span class="o">.</span>

    <span class="o">-</span><span class="n">purge_lib</span>
        <span class="n">by</span> <span class="n">default</span> <span class="n">the</span> <span class="n">hierarchy</span> <span class="n">command</span> <span class="n">will</span> <span class="ow">not</span> <span class="n">remove</span> <span class="n">library</span> <span class="p">(</span><span class="n">blackbox</span><span class="p">)</span>
        <span class="n">modules</span><span class="o">.</span> <span class="n">use</span> <span class="n">this</span> <span class="n">option</span> <span class="n">to</span> <span class="n">also</span> <span class="n">remove</span> <span class="n">unused</span> <span class="n">blackbox</span> <span class="n">modules</span><span class="o">.</span>

    <span class="o">-</span><span class="n">libdir</span> <span class="o">&lt;</span><span class="n">directory</span><span class="o">&gt;</span>
        <span class="n">search</span> <span class="k">for</span> <span class="n">files</span> <span class="n">named</span> <span class="o">&lt;</span><span class="n">module_name</span><span class="o">&gt;.</span><span class="n">v</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">directory</span>
        <span class="k">for</span> <span class="n">unknown</span> <span class="n">modules</span> <span class="ow">and</span> <span class="n">automatically</span> <span class="n">run</span> <span class="n">read_verilog</span> <span class="k">for</span> <span class="n">each</span>
        <span class="n">unknown</span> <span class="n">module</span><span class="o">.</span>

    <span class="o">-</span><span class="n">keep_positionals</span>
        <span class="n">per</span> <span class="n">default</span> <span class="n">this</span> <span class="k">pass</span> <span class="n">also</span> <span class="n">converts</span> <span class="n">positional</span> <span class="n">arguments</span> <span class="ow">in</span> <span class="n">cells</span>
        <span class="n">to</span> <span class="n">arguments</span> <span class="n">using</span> <span class="n">port</span> <span class="n">names</span><span class="o">.</span> <span class="n">This</span> <span class="n">option</span> <span class="n">disables</span> <span class="n">this</span> <span class="n">behavior</span><span class="o">.</span>

    <span class="o">-</span><span class="n">keep_portwidths</span>
        <span class="n">per</span> <span class="n">default</span> <span class="n">this</span> <span class="k">pass</span> <span class="n">adjusts</span> <span class="n">the</span> <span class="n">port</span> <span class="n">width</span> <span class="n">on</span> <span class="n">cells</span> <span class="n">that</span> <span class="n">are</span>
        <span class="n">module</span> <span class="n">instances</span> <span class="n">when</span> <span class="n">the</span> <span class="n">width</span> <span class="n">does</span> <span class="ow">not</span> <span class="n">match</span> <span class="n">the</span> <span class="n">module</span> <span class="n">port</span><span class="o">.</span> <span class="n">This</span>
        <span class="n">option</span> <span class="n">disables</span> <span class="n">this</span> <span class="n">behavior</span><span class="o">.</span>

    <span class="o">-</span><span class="n">nodefaults</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="n">resolve</span> <span class="nb">input</span> <span class="n">port</span> <span class="n">default</span> <span class="n">values</span>

    <span class="o">-</span><span class="n">nokeep_asserts</span>
        <span class="n">per</span> <span class="n">default</span> <span class="n">this</span> <span class="k">pass</span> <span class="n">sets</span> <span class="n">the</span> <span class="s2">&quot;keep&quot;</span> <span class="n">attribute</span> <span class="n">on</span> <span class="nb">all</span> <span class="n">modules</span>
        <span class="n">that</span> <span class="n">directly</span> <span class="ow">or</span> <span class="n">indirectly</span> <span class="n">contain</span> <span class="n">one</span> <span class="ow">or</span> <span class="n">more</span> <span class="n">formal</span> <span class="n">properties</span><span class="o">.</span>
        <span class="n">This</span> <span class="n">option</span> <span class="n">disables</span> <span class="n">this</span> <span class="n">behavior</span><span class="o">.</span>

    <span class="o">-</span><span class="n">top</span> <span class="o">&lt;</span><span class="n">module</span><span class="o">&gt;</span>
        <span class="n">use</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">top</span> <span class="n">module</span> <span class="n">to</span> <span class="n">build</span> <span class="n">the</span> <span class="n">design</span> <span class="n">hierarchy</span><span class="o">.</span> <span class="n">Modules</span>
        <span class="n">outside</span> <span class="n">this</span> <span class="n">tree</span> <span class="p">(</span><span class="n">unused</span> <span class="n">modules</span><span class="p">)</span> <span class="n">are</span> <span class="n">removed</span><span class="o">.</span>

        <span class="n">when</span> <span class="n">the</span> <span class="o">-</span><span class="n">top</span> <span class="n">option</span> <span class="ow">is</span> <span class="n">used</span><span class="p">,</span> <span class="n">the</span> <span class="s1">&#39;top&#39;</span> <span class="n">attribute</span> <span class="n">will</span> <span class="n">be</span> <span class="nb">set</span> <span class="n">on</span> <span class="n">the</span>
        <span class="n">specified</span> <span class="n">top</span> <span class="n">module</span><span class="o">.</span> <span class="n">otherwise</span> <span class="n">a</span> <span class="n">module</span> <span class="k">with</span> <span class="n">the</span> <span class="s1">&#39;top&#39;</span> <span class="n">attribute</span> <span class="nb">set</span>
        <span class="n">will</span> <span class="n">implicitly</span> <span class="n">be</span> <span class="n">used</span> <span class="k">as</span> <span class="n">top</span> <span class="n">module</span><span class="p">,</span> <span class="k">if</span> <span class="n">such</span> <span class="n">a</span> <span class="n">module</span> <span class="n">exists</span><span class="o">.</span>

    <span class="o">-</span><span class="n">auto</span><span class="o">-</span><span class="n">top</span>
        <span class="n">automatically</span> <span class="n">determine</span> <span class="n">the</span> <span class="n">top</span> <span class="n">of</span> <span class="n">the</span> <span class="n">design</span> <span class="n">hierarchy</span> <span class="ow">and</span> <span class="n">mark</span> <span class="n">it</span><span class="o">.</span>

    <span class="o">-</span><span class="n">chparam</span> <span class="n">name</span> <span class="n">value</span>
       <span class="n">elaborate</span> <span class="n">the</span> <span class="n">top</span> <span class="n">module</span> <span class="n">using</span> <span class="n">this</span> <span class="n">parameter</span> <span class="n">value</span><span class="o">.</span> <span class="n">Modules</span> <span class="n">on</span> <span class="n">which</span>
       <span class="n">this</span> <span class="n">parameter</span> <span class="n">does</span> <span class="ow">not</span> <span class="n">exist</span> <span class="n">may</span> <span class="n">cause</span> <span class="n">a</span> <span class="n">warning</span> <span class="n">message</span> <span class="n">to</span> <span class="n">be</span> <span class="n">output</span><span class="o">.</span>
       <span class="n">This</span> <span class="n">option</span> <span class="n">can</span> <span class="n">be</span> <span class="n">specified</span> <span class="n">multiple</span> <span class="n">times</span> <span class="n">to</span> <span class="n">override</span> <span class="n">multiple</span>
       <span class="n">parameters</span><span class="o">.</span> <span class="n">String</span> <span class="n">values</span> <span class="n">must</span> <span class="n">be</span> <span class="n">passed</span> <span class="ow">in</span> <span class="n">double</span> <span class="n">quotes</span> <span class="p">(</span><span class="s2">&quot;).</span>

<span class="n">In</span> <span class="o">-</span><span class="n">generate</span> <span class="n">mode</span> <span class="n">this</span> <span class="k">pass</span> <span class="n">generates</span> <span class="n">blackbox</span> <span class="n">modules</span> <span class="k">for</span> <span class="n">the</span> <span class="n">given</span> <span class="n">cell</span>
<span class="n">types</span> <span class="p">(</span><span class="n">wildcards</span> <span class="n">supported</span><span class="p">)</span><span class="o">.</span> <span class="n">For</span> <span class="n">this</span> <span class="n">the</span> <span class="n">design</span> <span class="ow">is</span> <span class="n">searched</span> <span class="k">for</span> <span class="n">cells</span> <span class="n">that</span>
<span class="n">match</span> <span class="n">the</span> <span class="n">given</span> <span class="n">types</span> <span class="ow">and</span> <span class="n">then</span> <span class="n">the</span> <span class="n">given</span> <span class="n">port</span> <span class="n">declarations</span> <span class="n">are</span> <span class="n">used</span> <span class="n">to</span>
<span class="n">determine</span> <span class="n">the</span> <span class="n">direction</span> <span class="n">of</span> <span class="n">the</span> <span class="n">ports</span><span class="o">.</span> <span class="n">The</span> <span class="n">syntax</span> <span class="k">for</span> <span class="n">a</span> <span class="n">port</span> <span class="n">declaration</span> <span class="ow">is</span><span class="p">:</span>

    <span class="p">{</span><span class="n">i</span><span class="o">|</span><span class="n">o</span><span class="o">|</span><span class="n">io</span><span class="p">}[</span><span class="o">@&lt;</span><span class="n">num</span><span class="o">&gt;</span><span class="p">]:</span><span class="o">&lt;</span><span class="n">portname</span><span class="o">&gt;</span>

<span class="n">Input</span> <span class="n">ports</span> <span class="n">are</span> <span class="n">specified</span> <span class="k">with</span> <span class="n">the</span> <span class="s1">&#39;i&#39;</span> <span class="n">prefix</span><span class="p">,</span> <span class="n">output</span> <span class="n">ports</span> <span class="k">with</span> <span class="n">the</span> <span class="s1">&#39;o&#39;</span>
<span class="n">prefix</span> <span class="ow">and</span> <span class="n">inout</span> <span class="n">ports</span> <span class="k">with</span> <span class="n">the</span> <span class="s1">&#39;io&#39;</span> <span class="n">prefix</span><span class="o">.</span> <span class="n">The</span> <span class="n">optional</span> <span class="o">&lt;</span><span class="n">num</span><span class="o">&gt;</span> <span class="n">specifies</span>
<span class="n">the</span> <span class="n">position</span> <span class="n">of</span> <span class="n">the</span> <span class="n">port</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">parameter</span> <span class="nb">list</span> <span class="p">(</span><span class="n">needed</span> <span class="n">when</span> <span class="n">instantiated</span>
<span class="n">using</span> <span class="n">positional</span> <span class="n">arguments</span><span class="p">)</span><span class="o">.</span> <span class="n">When</span> <span class="o">&lt;</span><span class="n">num</span><span class="o">&gt;</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">specified</span><span class="p">,</span> <span class="n">the</span> <span class="o">&lt;</span><span class="n">portname</span><span class="o">&gt;</span> <span class="n">can</span>
<span class="n">also</span> <span class="n">contain</span> <span class="n">wildcard</span> <span class="n">characters</span><span class="o">.</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">ignores</span> <span class="n">the</span> <span class="n">current</span> <span class="n">selection</span> <span class="ow">and</span> <span class="n">always</span> <span class="n">operates</span> <span class="n">on</span> <span class="nb">all</span> <span class="n">modules</span>
<span class="ow">in</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="hilomap-technology-mapping-of-constant-hi-and-or-lo-drivers">
<span id="cmd-hilomap"></span><h1>hilomap – technology mapping of constant hi- and/or lo-drivers<a class="headerlink" href="#hilomap-technology-mapping-of-constant-hi-and-or-lo-drivers" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">hilomap</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Map</span> <span class="n">constants</span> <span class="n">to</span> <span class="s1">&#39;tielo&#39;</span> <span class="ow">and</span> <span class="s1">&#39;tiehi&#39;</span> <span class="n">driver</span> <span class="n">cells</span><span class="o">.</span>

    <span class="o">-</span><span class="n">hicell</span> <span class="o">&lt;</span><span class="n">celltype</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">portname</span><span class="o">&gt;</span>
        <span class="n">Replace</span> <span class="n">constant</span> <span class="n">hi</span> <span class="n">bits</span> <span class="k">with</span> <span class="n">this</span> <span class="n">cell</span><span class="o">.</span>

    <span class="o">-</span><span class="n">locell</span> <span class="o">&lt;</span><span class="n">celltype</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">portname</span><span class="o">&gt;</span>
        <span class="n">Replace</span> <span class="n">constant</span> <span class="n">lo</span> <span class="n">bits</span> <span class="k">with</span> <span class="n">this</span> <span class="n">cell</span><span class="o">.</span>

    <span class="o">-</span><span class="n">singleton</span>
        <span class="n">Create</span> <span class="n">only</span> <span class="n">one</span> <span class="n">hi</span><span class="o">/</span><span class="n">lo</span> <span class="n">cell</span> <span class="ow">and</span> <span class="n">connect</span> <span class="nb">all</span> <span class="n">constant</span> <span class="n">bits</span>
        <span class="n">to</span> <span class="n">that</span> <span class="n">cell</span><span class="o">.</span> <span class="n">Per</span> <span class="n">default</span> <span class="n">a</span> <span class="n">separate</span> <span class="n">cell</span> <span class="ow">is</span> <span class="n">created</span> <span class="k">for</span>
        <span class="n">each</span> <span class="n">constant</span> <span class="n">bit</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="history-show-last-interactive-commands">
<span id="cmd-history"></span><h1>history – show last interactive commands<a class="headerlink" href="#history-show-last-interactive-commands" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">history</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">prints</span> <span class="nb">all</span> <span class="n">commands</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">shell</span> <span class="n">history</span> <span class="n">buffer</span><span class="o">.</span> <span class="n">This</span> <span class="n">are</span>
<span class="nb">all</span> <span class="n">commands</span> <span class="n">executed</span> <span class="ow">in</span> <span class="n">an</span> <span class="n">interactive</span> <span class="n">session</span><span class="p">,</span> <span class="n">but</span> <span class="ow">not</span> <span class="n">the</span> <span class="n">commands</span>
<span class="kn">from</span> <span class="nn">executed</span> <span class="n">scripts</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="ice40-braminit-ice40-perform-sb-ram40-4k-initialization-from-file">
<span id="cmd-ice40-braminit"></span><h1>ice40_braminit – iCE40: perform SB_RAM40_4K initialization from file<a class="headerlink" href="#ice40-braminit-ice40-perform-sb-ram40-4k-initialization-from-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">ice40_braminit</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">processes</span> <span class="nb">all</span> <span class="n">SB_RAM40_4K</span> <span class="n">blocks</span> <span class="k">with</span> <span class="n">a</span> <span class="n">non</span><span class="o">-</span><span class="n">empty</span> <span class="n">INIT_FILE</span>
<span class="n">parameter</span> <span class="ow">and</span> <span class="n">converts</span> <span class="n">it</span> <span class="n">into</span> <span class="n">the</span> <span class="n">required</span> <span class="n">INIT_x</span> <span class="n">attributes</span>
</pre></div>
</div>
</div>
<div class="section" id="ice40-dsp-ice40-map-multipliers">
<span id="cmd-ice40-dsp"></span><h1>ice40_dsp – iCE40: map multipliers<a class="headerlink" href="#ice40-dsp-ice40-map-multipliers" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>ice40_dsp [options] [selection]

Map multipliers ($mul/SB_MAC16) and multiply-accumulate ($mul/SB_MAC16 + $add)
cells into iCE40 DSP resources.
Currently, only the 16x16 multiply mode is supported and not the 2 x 8x8 mode.

Pack input registers (A, B, {C,D}; with optional hold), pipeline registers
({F,J,K,G}, H), output registers (O -- full 32-bits or lower 16-bits only; with
optional hold), and post-adder into into the SB_MAC16 resource.

Multiply-accumulate operations using the post-adder with feedback on the {C,D}
input will be folded into the DSP. In this scenario only, resetting the
the accumulator to an arbitrary value can be inferred to use the {C,D} input.
</pre></div>
</div>
</div>
<div class="section" id="ice40-ffinit-ice40-handle-ff-init-values">
<span id="cmd-ice40-ffinit"></span><h1>ice40_ffinit – iCE40: handle FF init values<a class="headerlink" href="#ice40-ffinit-ice40-handle-ff-init-values" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">ice40_ffinit</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Remove</span> <span class="n">zero</span> <span class="n">init</span> <span class="n">values</span> <span class="k">for</span> <span class="n">FF</span> <span class="n">output</span> <span class="n">signals</span><span class="o">.</span> <span class="n">Add</span> <span class="n">inverters</span> <span class="n">to</span> <span class="n">implement</span>
<span class="n">nonzero</span> <span class="n">init</span> <span class="n">values</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="ice40-ffssr-ice40-merge-synchronous-set-reset-into-ff-cells">
<span id="cmd-ice40-ffssr"></span><h1>ice40_ffssr – iCE40: merge synchronous set/reset into FF cells<a class="headerlink" href="#ice40-ffssr-ice40-merge-synchronous-set-reset-into-ff-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>ice40_ffssr [options] [selection]

Merge synchronous set/reset $_MUX_ cells into iCE40 FFs.
</pre></div>
</div>
</div>
<div class="section" id="ice40-opt-ice40-perform-simple-optimizations">
<span id="cmd-ice40-opt"></span><h1>ice40_opt – iCE40: perform simple optimizations<a class="headerlink" href="#ice40-opt-ice40-perform-simple-optimizations" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">ice40_opt</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">executes</span> <span class="n">the</span> <span class="n">following</span> <span class="n">script</span><span class="p">:</span>

    <span class="n">do</span>
        <span class="o">&lt;</span><span class="n">ice40</span> <span class="n">specific</span> <span class="n">optimizations</span><span class="o">&gt;</span>
        <span class="n">opt_expr</span> <span class="o">-</span><span class="n">mux_undef</span> <span class="o">-</span><span class="n">undriven</span> <span class="p">[</span><span class="o">-</span><span class="n">full</span><span class="p">]</span>
        <span class="n">opt_merge</span>
        <span class="n">opt_rmdff</span>
        <span class="n">opt_clean</span>
    <span class="k">while</span> <span class="o">&lt;</span><span class="n">changed</span> <span class="n">design</span><span class="o">&gt;</span>
</pre></div>
</div>
</div>
<div class="section" id="ice40-wrapcarry-ice40-wrap-carries">
<span id="cmd-ice40-wrapcarry"></span><h1>ice40_wrapcarry – iCE40: wrap carries<a class="headerlink" href="#ice40-wrapcarry-ice40-wrap-carries" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>ice40_wrapcarry [selection]

Wrap manually instantiated SB_CARRY cells, along with their associated SB_LUT4s,
into an internal $__ICE40_CARRY_WRAPPER cell for preservation across technology
mapping.

Attributes on both cells will have their names prefixed with &#39;SB_CARRY.&#39; or
&#39;SB_LUT4.&#39; and attached to the wrapping cell.
A (* keep *) attribute on either cell will be logically OR-ed together.

    -unwrap
        unwrap $__ICE40_CARRY_WRAPPER cells back into SB_CARRYs and SB_LUT4s,
        including restoring their attributes.
</pre></div>
</div>
</div>
<div class="section" id="insbuf-insert-buffer-cells-for-connected-wires">
<span id="cmd-insbuf"></span><h1>insbuf – insert buffer cells for connected wires<a class="headerlink" href="#insbuf-insert-buffer-cells-for-connected-wires" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>insbuf [options] [selection]

Insert buffer cells into the design for directly connected wires.

    -buf &lt;celltype&gt; &lt;in-portname&gt; &lt;out-portname&gt;
        Use the given cell type instead of $_BUF_. (Notice that the next
        call to &quot;clean&quot; will remove all $_BUF_ in the design.)
</pre></div>
</div>
</div>
<div class="section" id="iopadmap-technology-mapping-of-i-o-pads-or-buffers">
<span id="cmd-iopadmap"></span><h1>iopadmap – technology mapping of i/o pads (or buffers)<a class="headerlink" href="#iopadmap-technology-mapping-of-i-o-pads-or-buffers" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>iopadmap [options] [selection]

Map module inputs/outputs to PAD cells from a library. This pass
can only map to very simple PAD cells. Use &#39;techmap&#39; to further map
the resulting cells to more sophisticated PAD cells.

    -inpad &lt;celltype&gt; &lt;portname&gt;[:&lt;portname&gt;]
        Map module input ports to the given cell type with the
        given output port name. if a 2nd portname is given, the
        signal is passed through the pad call, using the 2nd
        portname as the port facing the module port.

    -outpad &lt;celltype&gt; &lt;portname&gt;[:&lt;portname&gt;]
    -inoutpad &lt;celltype&gt; &lt;portname&gt;[:&lt;portname&gt;]
        Similar to -inpad, but for output and inout ports.

    -toutpad &lt;celltype&gt; &lt;portname&gt;:&lt;portname&gt;[:&lt;portname&gt;]
        Merges $_TBUF_ cells into the output pad cell. This takes precedence
        over the other -outpad cell. The first portname is the enable input
        of the tristate driver.

    -tinoutpad &lt;celltype&gt; &lt;portname&gt;:&lt;portname&gt;:&lt;portname&gt;[:&lt;portname&gt;]
        Merges $_TBUF_ cells into the inout pad cell. This takes precedence
        over the other -inoutpad cell. The first portname is the enable input
        of the tristate driver and the 2nd portname is the internal output
        buffering the external signal.

    -ignore &lt;celltype&gt; &lt;portname&gt;[:&lt;portname&gt;]*
        Skips mapping inputs/outputs that are already connected to given
        ports of the given cell.  Can be used multiple times.  This is in
        addition to the cells specified as mapping targets.

    -widthparam &lt;param_name&gt;
        Use the specified parameter name to set the port width.

    -nameparam &lt;param_name&gt;
        Use the specified parameter to set the port name.

    -bits
        create individual bit-wide buffers even for ports that
        are wider. (the default behavior is to create word-wide
        buffers using -widthparam to set the word size on the cell.)

Tristate PADS (-toutpad, -tinoutpad) always operate in -bits mode.
</pre></div>
</div>
</div>
<div class="section" id="json-write-design-in-json-format">
<span id="cmd-json"></span><h1>json – write design in JSON format<a class="headerlink" href="#json-write-design-in-json-format" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">json</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Write</span> <span class="n">a</span> <span class="n">JSON</span> <span class="n">netlist</span> <span class="n">of</span> <span class="nb">all</span> <span class="n">selected</span> <span class="n">objects</span><span class="o">.</span>

    <span class="o">-</span><span class="n">o</span> <span class="o">&lt;</span><span class="n">filename</span><span class="o">&gt;</span>
        <span class="n">write</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">file</span><span class="o">.</span>

    <span class="o">-</span><span class="n">aig</span>
        <span class="n">also</span> <span class="n">include</span> <span class="n">AIG</span> <span class="n">models</span> <span class="k">for</span> <span class="n">the</span> <span class="n">different</span> <span class="n">gate</span> <span class="n">types</span>

    <span class="o">-</span><span class="n">compat</span><span class="o">-</span><span class="nb">int</span>
        <span class="n">emit</span> <span class="mi">32</span><span class="o">-</span><span class="n">bit</span> <span class="ow">or</span> <span class="n">smaller</span> <span class="n">fully</span><span class="o">-</span><span class="n">defined</span> <span class="n">parameter</span> <span class="n">values</span> <span class="n">directly</span>
        <span class="k">as</span> <span class="n">JSON</span> <span class="n">numbers</span> <span class="p">(</span><span class="k">for</span> <span class="n">compatibility</span> <span class="k">with</span> <span class="n">old</span> <span class="n">parsers</span><span class="p">)</span>

<span class="n">See</span> <span class="s1">&#39;help write_json&#39;</span> <span class="k">for</span> <span class="n">a</span> <span class="n">description</span> <span class="n">of</span> <span class="n">the</span> <span class="n">JSON</span> <span class="nb">format</span> <span class="n">used</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="log-print-text-and-log-files">
<span id="cmd-log"></span><h1>log – print text and log files<a class="headerlink" href="#log-print-text-and-log-files" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">log</span> <span class="n">string</span>

<span class="n">Print</span> <span class="n">the</span> <span class="n">given</span> <span class="n">string</span> <span class="n">to</span> <span class="n">the</span> <span class="n">screen</span> <span class="ow">and</span><span class="o">/</span><span class="ow">or</span> <span class="n">the</span> <span class="n">log</span> <span class="n">file</span><span class="o">.</span> <span class="n">This</span> <span class="ow">is</span> <span class="n">useful</span> <span class="k">for</span> <span class="n">TCL</span>
<span class="n">scripts</span><span class="p">,</span> <span class="n">because</span> <span class="n">the</span> <span class="n">TCL</span> <span class="n">command</span> <span class="s2">&quot;puts&quot;</span> <span class="n">only</span> <span class="n">goes</span> <span class="n">to</span> <span class="n">stdout</span> <span class="n">but</span> <span class="ow">not</span> <span class="n">to</span>
<span class="n">logfiles</span><span class="o">.</span>

    <span class="o">-</span><span class="n">stdout</span>
        <span class="n">Print</span> <span class="n">the</span> <span class="n">output</span> <span class="n">to</span> <span class="n">stdout</span> <span class="n">too</span><span class="o">.</span> <span class="n">This</span> <span class="ow">is</span> <span class="n">useful</span> <span class="n">when</span> <span class="nb">all</span> <span class="n">Yosys</span> <span class="ow">is</span> <span class="n">executed</span>
        <span class="k">with</span> <span class="n">a</span> <span class="n">script</span> <span class="ow">and</span> <span class="n">the</span> <span class="o">-</span><span class="n">q</span> <span class="p">(</span><span class="n">quiet</span> <span class="n">operation</span><span class="p">)</span> <span class="n">argument</span> <span class="n">to</span> <span class="n">notify</span> <span class="n">the</span> <span class="n">user</span><span class="o">.</span>

    <span class="o">-</span><span class="n">stderr</span>
        <span class="n">Print</span> <span class="n">the</span> <span class="n">output</span> <span class="n">to</span> <span class="n">stderr</span> <span class="n">too</span><span class="o">.</span>

    <span class="o">-</span><span class="n">nolog</span>
        <span class="n">Don</span><span class="s1">&#39;t use the internal log() command. Use either -stdout or -stderr,</span>
        <span class="n">otherwise</span> <span class="n">no</span> <span class="n">output</span> <span class="n">will</span> <span class="n">be</span> <span class="n">generated</span> <span class="n">at</span> <span class="nb">all</span><span class="o">.</span>

    <span class="o">-</span><span class="n">n</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="n">append</span> <span class="n">a</span> <span class="n">newline</span>
</pre></div>
</div>
</div>
<div class="section" id="logger-set-logger-properties">
<span id="cmd-logger"></span><h1>logger – set logger properties<a class="headerlink" href="#logger-set-logger-properties" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">logger</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">sets</span> <span class="k">global</span> <span class="n">logger</span> <span class="n">properties</span><span class="p">,</span> <span class="n">also</span> <span class="n">available</span> <span class="n">using</span> <span class="n">command</span> <span class="n">line</span>
<span class="n">options</span><span class="o">.</span>

    <span class="o">-</span><span class="p">[</span><span class="n">no</span><span class="p">]</span><span class="n">time</span>
        <span class="n">enable</span><span class="o">/</span><span class="n">disable</span> <span class="n">display</span> <span class="n">of</span> <span class="n">timestamp</span> <span class="ow">in</span> <span class="n">log</span> <span class="n">output</span><span class="o">.</span>

    <span class="o">-</span><span class="p">[</span><span class="n">no</span><span class="p">]</span><span class="n">stderr</span>
        <span class="n">enable</span><span class="o">/</span><span class="n">disable</span> <span class="n">logging</span> <span class="n">errors</span> <span class="n">to</span> <span class="n">stderr</span><span class="o">.</span>

    <span class="o">-</span><span class="n">warn</span> <span class="n">regex</span>
        <span class="nb">print</span> <span class="n">a</span> <span class="n">warning</span> <span class="k">for</span> <span class="nb">all</span> <span class="n">log</span> <span class="n">messages</span> <span class="n">matching</span> <span class="n">the</span> <span class="n">regex</span><span class="o">.</span>

    <span class="o">-</span><span class="n">nowarn</span> <span class="n">regex</span>
        <span class="k">if</span> <span class="n">a</span> <span class="n">warning</span> <span class="n">message</span> <span class="n">matches</span> <span class="n">the</span> <span class="n">regex</span><span class="p">,</span> <span class="n">it</span> <span class="ow">is</span> <span class="n">printed</span> <span class="k">as</span> <span class="n">regular</span>
        <span class="n">message</span> <span class="n">instead</span><span class="o">.</span>

    <span class="o">-</span><span class="n">werror</span> <span class="n">regex</span>
        <span class="k">if</span> <span class="n">a</span> <span class="n">warning</span> <span class="n">message</span> <span class="n">matches</span> <span class="n">the</span> <span class="n">regex</span><span class="p">,</span> <span class="n">it</span> <span class="ow">is</span> <span class="n">printed</span> <span class="k">as</span> <span class="n">error</span>
        <span class="n">message</span> <span class="n">instead</span> <span class="ow">and</span> <span class="n">the</span> <span class="n">tool</span> <span class="n">terminates</span> <span class="k">with</span> <span class="n">a</span> <span class="n">nonzero</span> <span class="k">return</span> <span class="n">code</span><span class="o">.</span>

    <span class="o">-</span><span class="p">[</span><span class="n">no</span><span class="p">]</span><span class="n">debug</span>
        <span class="n">globally</span> <span class="n">enable</span><span class="o">/</span><span class="n">disable</span> <span class="n">debug</span> <span class="n">log</span> <span class="n">messages</span><span class="o">.</span>

    <span class="o">-</span><span class="n">experimental</span> <span class="o">&lt;</span><span class="n">feature</span><span class="o">&gt;</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="nb">print</span> <span class="n">warnings</span> <span class="k">for</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">experimental</span> <span class="n">feature</span>

    <span class="o">-</span><span class="n">expect</span> <span class="o">&lt;</span><span class="nb">type</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">regex</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">expected_count</span><span class="o">&gt;</span>
        <span class="n">expect</span> <span class="n">log</span><span class="p">,</span><span class="n">warning</span> <span class="ow">or</span> <span class="n">error</span> <span class="n">to</span> <span class="n">appear</span><span class="o">.</span> <span class="n">In</span> <span class="n">case</span> <span class="n">of</span> <span class="n">error</span> <span class="k">return</span> <span class="n">code</span> <span class="ow">is</span> <span class="mf">0.</span>

    <span class="o">-</span><span class="n">expect</span><span class="o">-</span><span class="n">no</span><span class="o">-</span><span class="n">warnings</span>
        <span class="n">gives</span> <span class="n">error</span> <span class="ow">in</span> <span class="n">case</span> <span class="n">there</span> <span class="ow">is</span> <span class="n">at</span> <span class="n">least</span> <span class="n">one</span> <span class="n">warning</span> <span class="n">that</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">expected</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="ls-list-modules-or-objects-in-modules">
<span id="cmd-ls"></span><h1>ls – list modules or objects in modules<a class="headerlink" href="#ls-list-modules-or-objects-in-modules" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">ls</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">When</span> <span class="n">no</span> <span class="n">active</span> <span class="n">module</span> <span class="ow">is</span> <span class="n">selected</span><span class="p">,</span> <span class="n">this</span> <span class="n">prints</span> <span class="n">a</span> <span class="nb">list</span> <span class="n">of</span> <span class="n">modules</span><span class="o">.</span>

<span class="n">When</span> <span class="n">an</span> <span class="n">active</span> <span class="n">module</span> <span class="ow">is</span> <span class="n">selected</span><span class="p">,</span> <span class="n">this</span> <span class="n">prints</span> <span class="n">a</span> <span class="nb">list</span> <span class="n">of</span> <span class="n">objects</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">module</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="ltp-print-longest-topological-path">
<span id="cmd-ltp"></span><h1>ltp – print longest topological path<a class="headerlink" href="#ltp-print-longest-topological-path" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">ltp</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">prints</span> <span class="n">the</span> <span class="n">longest</span> <span class="n">topological</span> <span class="n">path</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">design</span><span class="o">.</span> <span class="p">(</span><span class="n">Only</span> <span class="n">considers</span>
<span class="n">paths</span> <span class="n">within</span> <span class="n">a</span> <span class="n">single</span> <span class="n">module</span><span class="p">,</span> <span class="n">so</span> <span class="n">the</span> <span class="n">design</span> <span class="n">must</span> <span class="n">be</span> <span class="n">flattened</span><span class="o">.</span><span class="p">)</span>

    <span class="o">-</span><span class="n">noff</span>
        <span class="n">automatically</span> <span class="n">exclude</span> <span class="n">FF</span> <span class="n">cell</span> <span class="n">types</span>
</pre></div>
</div>
</div>
<div class="section" id="lut2mux-convert-lut-to-mux">
<span id="cmd-lut2mux"></span><h1>lut2mux – convert $lut to $_MUX_<a class="headerlink" href="#lut2mux-convert-lut-to-mux" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>lut2mux [options] [selection]

This pass converts $lut cells to $_MUX_ gates.
</pre></div>
</div>
</div>
<div class="section" id="maccmap-mapping-macc-cells">
<span id="cmd-maccmap"></span><h1>maccmap – mapping macc cells<a class="headerlink" href="#maccmap-mapping-macc-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>maccmap [-unmap] [selection]

This pass maps $macc cells to yosys $fa and $alu cells. When the -unmap option
is used then the $macc cell is mapped to $add, $sub, etc. cells instead.
</pre></div>
</div>
</div>
<div class="section" id="memory-translate-memories-to-basic-cells">
<span id="cmd-memory"></span><h1>memory – translate memories to basic cells<a class="headerlink" href="#memory-translate-memories-to-basic-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">memory</span> <span class="p">[</span><span class="o">-</span><span class="n">nomap</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">nordff</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">memx</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">bram</span> <span class="o">&lt;</span><span class="n">bram_rules</span><span class="o">&gt;</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">calls</span> <span class="nb">all</span> <span class="n">the</span> <span class="n">other</span> <span class="n">memory_</span><span class="o">*</span> <span class="n">passes</span> <span class="ow">in</span> <span class="n">a</span> <span class="n">useful</span> <span class="n">order</span><span class="p">:</span>

    <span class="n">opt_mem</span>
    <span class="n">memory_dff</span> <span class="p">[</span><span class="o">-</span><span class="n">nordff</span><span class="p">]</span>                <span class="p">(</span><span class="o">-</span><span class="n">memx</span> <span class="n">implies</span> <span class="o">-</span><span class="n">nordff</span><span class="p">)</span>
    <span class="n">opt_clean</span>
    <span class="n">memory_share</span>
    <span class="n">opt_clean</span>
    <span class="n">memory_memx</span>                         <span class="p">(</span><span class="n">when</span> <span class="n">called</span> <span class="k">with</span> <span class="o">-</span><span class="n">memx</span><span class="p">)</span>
    <span class="n">memory_collect</span>
    <span class="n">memory_bram</span> <span class="o">-</span><span class="n">rules</span> <span class="o">&lt;</span><span class="n">bram_rules</span><span class="o">&gt;</span>     <span class="p">(</span><span class="n">when</span> <span class="n">called</span> <span class="k">with</span> <span class="o">-</span><span class="n">bram</span><span class="p">)</span>
    <span class="n">memory_map</span>                          <span class="p">(</span><span class="n">skipped</span> <span class="k">if</span> <span class="n">called</span> <span class="k">with</span> <span class="o">-</span><span class="n">nomap</span><span class="p">)</span>

<span class="n">This</span> <span class="n">converts</span> <span class="n">memories</span> <span class="n">to</span> <span class="n">word</span><span class="o">-</span><span class="n">wide</span> <span class="n">DFFs</span> <span class="ow">and</span> <span class="n">address</span> <span class="n">decoders</span>
<span class="ow">or</span> <span class="n">multiport</span> <span class="n">memory</span> <span class="n">blocks</span> <span class="k">if</span> <span class="n">called</span> <span class="k">with</span> <span class="n">the</span> <span class="o">-</span><span class="n">nomap</span> <span class="n">option</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="memory-bram-map-memories-to-block-rams">
<span id="cmd-memory-bram"></span><h1>memory_bram – map memories to block rams<a class="headerlink" href="#memory-bram-map-memories-to-block-rams" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>memory_bram -rules &lt;rule_file&gt; [selection]

This pass converts the multi-port $mem memory cells into block ram instances.
The given rules file describes the available resources and how they should be
used.

The rules file contains configuration options, a set of block ram description
and a sequence of match rules.

The option &#39;attr_icase&#39; configures how attribute values are matched. The value 0
means case-sensitive, 1 means case-insensitive.

A block ram description looks like this:

    bram RAMB1024X32     # name of BRAM cell
      init 1             # set to &#39;1&#39; if BRAM can be initialized
      abits 10           # number of address bits
      dbits 32           # number of data bits
      groups 2           # number of port groups
      ports  1 1         # number of ports in each group
      wrmode 1 0         # set to &#39;1&#39; if this groups is write ports
      enable 4 1         # number of enable bits
      transp 0 2         # transparent (for read ports)
      clocks 1 2         # clock configuration
      clkpol 2 2         # clock polarity configuration
    endbram

For the option &#39;transp&#39; the value 0 means non-transparent, 1 means transparent
and a value greater than 1 means configurable. All groups with the same
value greater than 1 share the same configuration bit.

For the option &#39;clocks&#39; the value 0 means non-clocked, and a value greater
than 0 means clocked. All groups with the same value share the same clock
signal.

For the option &#39;clkpol&#39; the value 0 means negative edge, 1 means positive edge
and a value greater than 1 means configurable. All groups with the same value
greater than 1 share the same configuration bit.

Using the same bram name in different bram blocks will create different variants
of the bram. Verilog configuration parameters for the bram are created as needed.

It is also possible to create variants by repeating statements in the bram block
and appending &#39;@&lt;label&gt;&#39; to the individual statements.

A match rule looks like this:

    match RAMB1024X32
      max waste 16384    # only use this bram if &lt;= 16k ram bits are unused
      min efficiency 80  # only use this bram if efficiency is at least 80%
    endmatch

It is possible to match against the following values with min/max rules:

    words  ........  number of words in memory in design
    abits  ........  number of address bits on memory in design
    dbits  ........  number of data bits on memory in design
    wports  .......  number of write ports on memory in design
    rports  .......  number of read ports on memory in design
    ports  ........  number of ports on memory in design
    bits  .........  number of bits in memory in design
    dups ..........  number of duplications for more read ports

    awaste  .......  number of unused address slots for this match
    dwaste  .......  number of unused data bits for this match
    bwaste  .......  number of unused bram bits for this match
    waste  ........  total number of unused bram bits (bwaste*dups)
    efficiency  ...  total percentage of used and non-duplicated bits

    acells  .......  number of cells in &#39;address-direction&#39;
    dcells  .......  number of cells in &#39;data-direction&#39;
    cells  ........  total number of cells (acells*dcells*dups)

A match containing the command &#39;attribute&#39; followed by a list of space
separated &#39;name[=string_value]&#39; values requires that the memory contains any
one of the given attribute name and string values (where specified), or name
and integer 1 value (if no string_value given, since Verilog will interpret
&#39;(* attr *)&#39; as &#39;(* attr=1 *)&#39;).
A name prefixed with &#39;!&#39; indicates that the attribute must not exist.

The interface for the created bram instances is derived from the bram
description. Use &#39;techmap&#39; to convert the created bram instances into
instances of the actual bram cells of your target architecture.

A match containing the command &#39;or_next_if_better&#39; is only used if it
has a higher efficiency than the next match (and the one after that if
the next also has &#39;or_next_if_better&#39; set, and so forth).

A match containing the command &#39;make_transp&#39; will add external circuitry
to simulate &#39;transparent read&#39;, if necessary.

A match containing the command &#39;make_outreg&#39; will add external flip-flops
to implement synchronous read ports, if necessary.

A match containing the command &#39;shuffle_enable A&#39; will re-organize
the data bits to accommodate the enable pattern of port A.
</pre></div>
</div>
</div>
<div class="section" id="memory-collect-creating-multi-port-memory-cells">
<span id="cmd-memory-collect"></span><h1>memory_collect – creating multi-port memory cells<a class="headerlink" href="#memory-collect-creating-multi-port-memory-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">memory_collect</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">collects</span> <span class="n">memories</span> <span class="ow">and</span> <span class="n">memory</span> <span class="n">ports</span> <span class="ow">and</span> <span class="n">creates</span> <span class="n">generic</span> <span class="n">multiport</span>
<span class="n">memory</span> <span class="n">cells</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="memory-dff-merge-input-output-dffs-into-memories">
<span id="cmd-memory-dff"></span><h1>memory_dff – merge input/output DFFs into memories<a class="headerlink" href="#memory-dff-merge-input-output-dffs-into-memories" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">memory_dff</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">detects</span> <span class="n">DFFs</span> <span class="n">at</span> <span class="n">memory</span> <span class="n">ports</span> <span class="ow">and</span> <span class="n">merges</span> <span class="n">them</span> <span class="n">into</span> <span class="n">the</span> <span class="n">memory</span> <span class="n">port</span><span class="o">.</span>
<span class="n">I</span><span class="o">.</span><span class="n">e</span><span class="o">.</span> <span class="n">it</span> <span class="n">consumes</span> <span class="n">an</span> <span class="n">asynchronous</span> <span class="n">memory</span> <span class="n">port</span> <span class="ow">and</span> <span class="n">the</span> <span class="n">flip</span><span class="o">-</span><span class="n">flops</span> <span class="n">at</span> <span class="n">its</span>
<span class="n">interface</span> <span class="ow">and</span> <span class="n">yields</span> <span class="n">a</span> <span class="n">synchronous</span> <span class="n">memory</span> <span class="n">port</span><span class="o">.</span>

    <span class="o">-</span><span class="n">nordfff</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="n">merge</span> <span class="n">registers</span> <span class="n">on</span> <span class="n">read</span> <span class="n">ports</span>
</pre></div>
</div>
</div>
<div class="section" id="memory-map-translate-multiport-memories-to-basic-cells">
<span id="cmd-memory-map"></span><h1>memory_map – translate multiport memories to basic cells<a class="headerlink" href="#memory-map-translate-multiport-memories-to-basic-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>memory_map [options] [selection]

This pass converts multiport memory cells as generated by the memory_collect
pass to word-wide DFFs and address decoders.

    -attr !&lt;name&gt;
        do not map memories that have attribute &lt;name&gt; set.

    -attr &lt;name&gt;[=&lt;value&gt;]
        for memories that have attribute &lt;name&gt; set, only map them if its value
        is a string &lt;value&gt; (if specified), or an integer 1 (otherwise). if this
        option is specified multiple times, map the memory if the attribute is
        to any of the values.

    -iattr
        for -attr, ignore case of &lt;value&gt;.
</pre></div>
</div>
</div>
<div class="section" id="memory-memx-emulate-vlog-sim-behavior-for-mem-ports">
<span id="cmd-memory-memx"></span><h1>memory_memx – emulate vlog sim behavior for mem ports<a class="headerlink" href="#memory-memx-emulate-vlog-sim-behavior-for-mem-ports" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">memory_memx</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">adds</span> <span class="n">additional</span> <span class="n">circuitry</span> <span class="n">that</span> <span class="n">emulates</span> <span class="n">the</span> <span class="n">Verilog</span> <span class="n">simulation</span>
<span class="n">behavior</span> <span class="k">for</span> <span class="n">out</span><span class="o">-</span><span class="n">of</span><span class="o">-</span><span class="n">bounds</span> <span class="n">memory</span> <span class="n">reads</span> <span class="ow">and</span> <span class="n">writes</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="memory-nordff-extract-read-port-ffs-from-memories">
<span id="cmd-memory-nordff"></span><h1>memory_nordff – extract read port FFs from memories<a class="headerlink" href="#memory-nordff-extract-read-port-ffs-from-memories" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">memory_nordff</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">extracts</span> <span class="n">FFs</span> <span class="kn">from</span> <span class="nn">memory</span> <span class="n">read</span> <span class="n">ports</span><span class="o">.</span> <span class="n">This</span> <span class="n">results</span> <span class="ow">in</span> <span class="n">a</span> <span class="n">netlist</span>
<span class="n">similar</span> <span class="n">to</span> <span class="n">what</span> <span class="n">one</span> <span class="n">would</span> <span class="n">get</span> <span class="kn">from</span> <span class="nn">calling</span> <span class="n">memory_dff</span> <span class="k">with</span> <span class="o">-</span><span class="n">nordff</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="memory-share-consolidate-memory-ports">
<span id="cmd-memory-share"></span><h1>memory_share – consolidate memory ports<a class="headerlink" href="#memory-share-consolidate-memory-ports" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>memory_share [selection]

This pass merges share-able memory ports into single memory ports.

The following methods are used to consolidate the number of memory ports:

  - When write ports are connected to async read ports accessing the same
    address, then this feedback path is converted to a write port with
    byte/part enable signals.

  - When multiple write ports access the same address then this is converted
    to a single write port with a more complex data and/or enable logic path.

  - When multiple write ports are never accessed at the same time (a SAT
    solver is used to determine this), then the ports are merged into a single
    write port.

Note that in addition to the algorithms implemented in this pass, the $memrd
and $memwr cells are also subject to generic resource sharing passes (and other
optimizations) such as &quot;share&quot; and &quot;opt_merge&quot;.
</pre></div>
</div>
</div>
<div class="section" id="memory-unpack-unpack-multi-port-memory-cells">
<span id="cmd-memory-unpack"></span><h1>memory_unpack – unpack multi-port memory cells<a class="headerlink" href="#memory-unpack-unpack-multi-port-memory-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>memory_unpack [selection]

This pass converts the multi-port $mem memory cells into individual $memrd and
$memwr cells. It is the counterpart to the memory_collect pass.
</pre></div>
</div>
</div>
<div class="section" id="miter-automatically-create-a-miter-circuit">
<span id="cmd-miter"></span><h1>miter – automatically create a miter circuit<a class="headerlink" href="#miter-automatically-create-a-miter-circuit" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">miter</span> <span class="o">-</span><span class="n">equiv</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="n">gold_name</span> <span class="n">gate_name</span> <span class="n">miter_name</span>

<span class="n">Creates</span> <span class="n">a</span> <span class="n">miter</span> <span class="n">circuit</span> <span class="k">for</span> <span class="n">equivalence</span> <span class="n">checking</span><span class="o">.</span> <span class="n">The</span> <span class="n">gold</span><span class="o">-</span> <span class="ow">and</span> <span class="n">gate</span><span class="o">-</span> <span class="n">modules</span>
<span class="n">must</span> <span class="n">have</span> <span class="n">the</span> <span class="n">same</span> <span class="n">interfaces</span><span class="o">.</span> <span class="n">The</span> <span class="n">miter</span> <span class="n">circuit</span> <span class="n">will</span> <span class="n">have</span> <span class="nb">all</span> <span class="n">inputs</span> <span class="n">of</span> <span class="n">the</span>
<span class="n">two</span> <span class="n">source</span> <span class="n">modules</span><span class="p">,</span> <span class="n">prefixed</span> <span class="k">with</span> <span class="s1">&#39;in_&#39;</span><span class="o">.</span> <span class="n">The</span> <span class="n">miter</span> <span class="n">circuit</span> <span class="n">has</span> <span class="n">a</span> <span class="s1">&#39;trigger&#39;</span>
<span class="n">output</span> <span class="n">that</span> <span class="n">goes</span> <span class="n">high</span> <span class="k">if</span> <span class="n">an</span> <span class="n">output</span> <span class="n">mismatch</span> <span class="n">between</span> <span class="n">the</span> <span class="n">two</span> <span class="n">source</span> <span class="n">modules</span> <span class="ow">is</span>
<span class="n">detected</span><span class="o">.</span>

    <span class="o">-</span><span class="n">ignore_gold_x</span>
        <span class="n">a</span> <span class="n">undef</span> <span class="p">(</span><span class="n">x</span><span class="p">)</span> <span class="n">bit</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">gold</span> <span class="n">module</span> <span class="n">output</span> <span class="n">will</span> <span class="n">match</span> <span class="nb">any</span> <span class="n">value</span> <span class="ow">in</span>
        <span class="n">the</span> <span class="n">gate</span> <span class="n">module</span> <span class="n">output</span><span class="o">.</span>

    <span class="o">-</span><span class="n">make_outputs</span>
        <span class="n">also</span> <span class="n">route</span> <span class="n">the</span> <span class="n">gold</span><span class="o">-</span> <span class="ow">and</span> <span class="n">gate</span><span class="o">-</span><span class="n">outputs</span> <span class="n">to</span> <span class="s1">&#39;gold_*&#39;</span> <span class="ow">and</span> <span class="s1">&#39;gate_*&#39;</span> <span class="n">outputs</span>
        <span class="n">on</span> <span class="n">the</span> <span class="n">miter</span> <span class="n">circuit</span><span class="o">.</span>

    <span class="o">-</span><span class="n">make_outcmp</span>
        <span class="n">also</span> <span class="n">create</span> <span class="n">a</span> <span class="n">cmp_</span><span class="o">*</span> <span class="n">output</span> <span class="k">for</span> <span class="n">each</span> <span class="n">gold</span><span class="o">/</span><span class="n">gate</span> <span class="n">output</span> <span class="n">pair</span><span class="o">.</span>

    <span class="o">-</span><span class="n">make_assert</span>
        <span class="n">also</span> <span class="n">create</span> <span class="n">an</span> <span class="s1">&#39;assert&#39;</span> <span class="n">cell</span> <span class="n">that</span> <span class="n">checks</span> <span class="k">if</span> <span class="n">trigger</span> <span class="ow">is</span> <span class="n">always</span> <span class="n">low</span><span class="o">.</span>

    <span class="o">-</span><span class="n">flatten</span>
        <span class="n">call</span> <span class="s1">&#39;flatten -wb; opt_expr -keepdc -undriven;;&#39;</span> <span class="n">on</span> <span class="n">the</span> <span class="n">miter</span> <span class="n">circuit</span><span class="o">.</span>


    <span class="n">miter</span> <span class="o">-</span><span class="k">assert</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="n">module</span> <span class="p">[</span><span class="n">miter_name</span><span class="p">]</span>

<span class="n">Creates</span> <span class="n">a</span> <span class="n">miter</span> <span class="n">circuit</span> <span class="k">for</span> <span class="nb">property</span> <span class="n">checking</span><span class="o">.</span> <span class="n">All</span> <span class="nb">input</span> <span class="n">ports</span> <span class="n">are</span> <span class="n">kept</span><span class="p">,</span>
<span class="n">output</span> <span class="n">ports</span> <span class="n">are</span> <span class="n">discarded</span><span class="o">.</span> <span class="n">An</span> <span class="n">additional</span> <span class="n">output</span> <span class="s1">&#39;trigger&#39;</span> <span class="ow">is</span> <span class="n">created</span> <span class="n">that</span>
<span class="n">goes</span> <span class="n">high</span> <span class="n">when</span> <span class="n">an</span> <span class="k">assert</span> <span class="ow">is</span> <span class="n">violated</span><span class="o">.</span> <span class="n">Without</span> <span class="n">a</span> <span class="n">miter_name</span><span class="p">,</span> <span class="n">the</span> <span class="n">existing</span>
<span class="n">module</span> <span class="ow">is</span> <span class="n">modified</span><span class="o">.</span>

    <span class="o">-</span><span class="n">make_outputs</span>
        <span class="n">keep</span> <span class="n">module</span> <span class="n">output</span> <span class="n">ports</span><span class="o">.</span>

    <span class="o">-</span><span class="n">flatten</span>
        <span class="n">call</span> <span class="s1">&#39;flatten -wb; opt_expr -keepdc -undriven;;&#39;</span> <span class="n">on</span> <span class="n">the</span> <span class="n">miter</span> <span class="n">circuit</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="mutate-generate-or-apply-design-mutations">
<span id="cmd-mutate"></span><h1>mutate – generate or apply design mutations<a class="headerlink" href="#mutate-generate-or-apply-design-mutations" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">mutate</span> <span class="o">-</span><span class="nb">list</span> <span class="n">N</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Create</span> <span class="n">a</span> <span class="nb">list</span> <span class="n">of</span> <span class="n">N</span> <span class="n">mutations</span> <span class="n">using</span> <span class="n">an</span> <span class="n">even</span> <span class="n">sampling</span><span class="o">.</span>

    <span class="o">-</span><span class="n">o</span> <span class="n">filename</span>
        <span class="n">Write</span> <span class="nb">list</span> <span class="n">to</span> <span class="n">this</span> <span class="n">file</span> <span class="n">instead</span> <span class="n">of</span> <span class="n">console</span> <span class="n">output</span>

    <span class="o">-</span><span class="n">s</span> <span class="n">filename</span>
        <span class="n">Write</span> <span class="n">a</span> <span class="nb">list</span> <span class="n">of</span> <span class="nb">all</span> <span class="n">src</span> <span class="n">tags</span> <span class="n">found</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">design</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">file</span>

    <span class="o">-</span><span class="n">seed</span> <span class="n">N</span>
        <span class="n">RNG</span> <span class="n">seed</span> <span class="k">for</span> <span class="n">selecting</span> <span class="n">mutations</span>

    <span class="o">-</span><span class="n">none</span>
        <span class="n">Include</span> <span class="n">a</span> <span class="s2">&quot;none&quot;</span> <span class="n">mutation</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">output</span>

    <span class="o">-</span><span class="n">ctrl</span> <span class="n">name</span> <span class="n">width</span> <span class="n">value</span>
        <span class="n">Add</span> <span class="o">-</span><span class="n">ctrl</span> <span class="n">options</span> <span class="n">to</span> <span class="n">the</span> <span class="n">output</span><span class="o">.</span> <span class="n">Use</span> <span class="s1">&#39;value&#39;</span> <span class="k">for</span> <span class="n">first</span> <span class="n">mutation</span><span class="p">,</span> <span class="n">then</span>
        <span class="n">simply</span> <span class="n">count</span> <span class="n">up</span> <span class="kn">from</span> <span class="nn">there.</span>

    <span class="o">-</span><span class="n">mode</span> <span class="n">name</span>
    <span class="o">-</span><span class="n">module</span> <span class="n">name</span>
    <span class="o">-</span><span class="n">cell</span> <span class="n">name</span>
    <span class="o">-</span><span class="n">port</span> <span class="n">name</span>
    <span class="o">-</span><span class="n">portbit</span> <span class="nb">int</span>
    <span class="o">-</span><span class="n">ctrlbit</span> <span class="nb">int</span>
    <span class="o">-</span><span class="n">wire</span> <span class="n">name</span>
    <span class="o">-</span><span class="n">wirebit</span> <span class="nb">int</span>
    <span class="o">-</span><span class="n">src</span> <span class="n">string</span>
        <span class="n">Filter</span> <span class="nb">list</span> <span class="n">of</span> <span class="n">mutation</span> <span class="n">candidates</span> <span class="n">to</span> <span class="n">those</span> <span class="n">matching</span>
        <span class="n">the</span> <span class="n">given</span> <span class="n">parameters</span><span class="o">.</span>

    <span class="o">-</span><span class="n">cfg</span> <span class="n">option</span> <span class="nb">int</span>
        <span class="n">Set</span> <span class="n">a</span> <span class="n">configuration</span> <span class="n">option</span><span class="o">.</span> <span class="n">Options</span> <span class="n">available</span><span class="p">:</span>
          <span class="n">weight_pq_w</span> <span class="n">weight_pq_b</span> <span class="n">weight_pq_c</span> <span class="n">weight_pq_s</span>
          <span class="n">weight_pq_mw</span> <span class="n">weight_pq_mb</span> <span class="n">weight_pq_mc</span> <span class="n">weight_pq_ms</span>
          <span class="n">weight_cover</span> <span class="n">pick_cover_prcnt</span>


    <span class="n">mutate</span> <span class="o">-</span><span class="n">mode</span> <span class="n">MODE</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span>

<span class="n">Apply</span> <span class="n">the</span> <span class="n">given</span> <span class="n">mutation</span><span class="o">.</span>

    <span class="o">-</span><span class="n">ctrl</span> <span class="n">name</span> <span class="n">width</span> <span class="n">value</span>
        <span class="n">Add</span> <span class="n">a</span> <span class="n">control</span> <span class="n">signal</span> <span class="k">with</span> <span class="n">the</span> <span class="n">given</span> <span class="n">name</span> <span class="ow">and</span> <span class="n">width</span><span class="o">.</span> <span class="n">The</span> <span class="n">mutation</span> <span class="ow">is</span>
        <span class="n">activated</span> <span class="k">if</span> <span class="n">the</span> <span class="n">control</span> <span class="n">signal</span> <span class="n">equals</span> <span class="n">the</span> <span class="n">given</span> <span class="n">value</span><span class="o">.</span>

    <span class="o">-</span><span class="n">module</span> <span class="n">name</span>
    <span class="o">-</span><span class="n">cell</span> <span class="n">name</span>
    <span class="o">-</span><span class="n">port</span> <span class="n">name</span>
    <span class="o">-</span><span class="n">portbit</span> <span class="nb">int</span>
    <span class="o">-</span><span class="n">ctrlbit</span> <span class="nb">int</span>
        <span class="n">Mutation</span> <span class="n">parameters</span><span class="p">,</span> <span class="k">as</span> <span class="n">generated</span> <span class="n">by</span> <span class="s1">&#39;mutate -list N&#39;</span><span class="o">.</span>

    <span class="o">-</span><span class="n">wire</span> <span class="n">name</span>
    <span class="o">-</span><span class="n">wirebit</span> <span class="nb">int</span>
    <span class="o">-</span><span class="n">src</span> <span class="n">string</span>
        <span class="n">Ignored</span><span class="o">.</span> <span class="p">(</span><span class="n">They</span> <span class="n">are</span> <span class="n">generated</span> <span class="n">by</span> <span class="o">-</span><span class="nb">list</span> <span class="k">for</span> <span class="n">documentation</span> <span class="n">purposes</span><span class="o">.</span><span class="p">)</span>
</pre></div>
</div>
</div>
<div class="section" id="muxcover-cover-trees-of-mux-cells-with-wider-muxes">
<span id="cmd-muxcover"></span><h1>muxcover – cover trees of MUX cells with wider MUXes<a class="headerlink" href="#muxcover-cover-trees-of-mux-cells-with-wider-muxes" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>muxcover [options] [selection]

Cover trees of $_MUX_ cells with $_MUX{4,8,16}_ cells

    -mux4[=cost], -mux8[=cost], -mux16[=cost]
        Cover $_MUX_ trees using the specified types of MUXes (with optional
        integer costs). If none of these options are given, the effect is the
        same as if all of them are.
        Default costs: $_MUX4_ = 220, $_MUX8_ = 460,
                       $_MUX16_ = 940

    -mux2=cost
        Use the specified cost for $_MUX_ cells when making covering decisions.
        Default cost: $_MUX_ = 100

    -dmux=cost
        Use the specified cost for $_MUX_ cells used in decoders.
        Default cost: 90

    -nodecode
        Do not insert decoder logic. This reduces the number of possible
        substitutions, but guarantees that the resulting circuit is not
        less efficient than the original circuit.

    -nopartial
        Do not consider mappings that use $_MUX&lt;N&gt;_ to select from less
        than &lt;N&gt; different signals.
</pre></div>
</div>
</div>
<div class="section" id="muxpack-mux-pmux-cascades-to-pmux">
<span id="cmd-muxpack"></span><h1>muxpack – $mux/$pmux cascades to $pmux<a class="headerlink" href="#muxpack-mux-pmux-cascades-to-pmux" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>muxpack [selection]

This pass converts cascaded chains of $pmux cells (e.g. those create from case
constructs) and $mux cells (e.g. those created by if-else constructs) into
$pmux cells.

This optimisation is conservative --- it will only pack $mux or $pmux cells
whose select lines are driven by &#39;$eq&#39; cells with other such cells if it can be
certain that their select inputs are mutually exclusive.
</pre></div>
</div>
</div>
<div class="section" id="nlutmap-map-to-luts-of-different-sizes">
<span id="cmd-nlutmap"></span><h1>nlutmap – map to LUTs of different sizes<a class="headerlink" href="#nlutmap-map-to-luts-of-different-sizes" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>nlutmap [options] [selection]

This pass uses successive calls to &#39;abc&#39; to map to an architecture. That
provides a small number of differently sized LUTs.

    -luts N_1,N_2,N_3,...
        The number of LUTs with 1, 2, 3, ... inputs that are
        available in the target architecture.

    -assert
        Create an error if not all logic can be mapped

Excess logic that does not fit into the specified LUTs is mapped back
to generic logic gates ($_AND_, etc.).
</pre></div>
</div>
</div>
<div class="section" id="onehot-optimize-eq-cells-for-onehot-signals">
<span id="cmd-onehot"></span><h1>onehot – optimize $eq cells for onehot signals<a class="headerlink" href="#onehot-optimize-eq-cells-for-onehot-signals" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>onehot [options] [selection]

This pass optimizes $eq cells that compare one-hot signals against constants

    -v, -vv
        verbose output
</pre></div>
</div>
</div>
<div class="section" id="opt-perform-simple-optimizations">
<span id="cmd-opt"></span><h1>opt – perform simple optimizations<a class="headerlink" href="#opt-perform-simple-optimizations" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">opt</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">calls</span> <span class="nb">all</span> <span class="n">the</span> <span class="n">other</span> <span class="n">opt_</span><span class="o">*</span> <span class="n">passes</span> <span class="ow">in</span> <span class="n">a</span> <span class="n">useful</span> <span class="n">order</span><span class="o">.</span> <span class="n">This</span> <span class="n">performs</span>
<span class="n">a</span> <span class="n">series</span> <span class="n">of</span> <span class="n">trivial</span> <span class="n">optimizations</span> <span class="ow">and</span> <span class="n">cleanups</span><span class="o">.</span> <span class="n">This</span> <span class="k">pass</span> <span class="n">executes</span> <span class="n">the</span> <span class="n">other</span>
<span class="n">passes</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">following</span> <span class="n">order</span><span class="p">:</span>

    <span class="n">opt_expr</span> <span class="p">[</span><span class="o">-</span><span class="n">mux_undef</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">mux_bool</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">undriven</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">clkinv</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">fine</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">full</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">keepdc</span><span class="p">]</span>
    <span class="n">opt_merge</span> <span class="p">[</span><span class="o">-</span><span class="n">share_all</span><span class="p">]</span> <span class="o">-</span><span class="n">nomux</span>

    <span class="n">do</span>
        <span class="n">opt_muxtree</span>
        <span class="n">opt_reduce</span> <span class="p">[</span><span class="o">-</span><span class="n">fine</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">full</span><span class="p">]</span>
        <span class="n">opt_merge</span> <span class="p">[</span><span class="o">-</span><span class="n">share_all</span><span class="p">]</span>
        <span class="n">opt_share</span> <span class="p">(</span><span class="o">-</span><span class="n">full</span> <span class="n">only</span><span class="p">)</span>
        <span class="n">opt_rmdff</span> <span class="p">[</span><span class="o">-</span><span class="n">keepdc</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">sat</span><span class="p">]</span>
        <span class="n">opt_clean</span> <span class="p">[</span><span class="o">-</span><span class="n">purge</span><span class="p">]</span>
        <span class="n">opt_expr</span> <span class="p">[</span><span class="o">-</span><span class="n">mux_undef</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">mux_bool</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">undriven</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">clkinv</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">fine</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">full</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">keepdc</span><span class="p">]</span>
    <span class="k">while</span> <span class="o">&lt;</span><span class="n">changed</span> <span class="n">design</span><span class="o">&gt;</span>

<span class="n">When</span> <span class="n">called</span> <span class="k">with</span> <span class="o">-</span><span class="n">fast</span> <span class="n">the</span> <span class="n">following</span> <span class="n">script</span> <span class="ow">is</span> <span class="n">used</span> <span class="n">instead</span><span class="p">:</span>

    <span class="n">do</span>
        <span class="n">opt_expr</span> <span class="p">[</span><span class="o">-</span><span class="n">mux_undef</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">mux_bool</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">undriven</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">clkinv</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">fine</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">full</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">keepdc</span><span class="p">]</span>
        <span class="n">opt_merge</span> <span class="p">[</span><span class="o">-</span><span class="n">share_all</span><span class="p">]</span>
        <span class="n">opt_rmdff</span> <span class="p">[</span><span class="o">-</span><span class="n">keepdc</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">sat</span><span class="p">]</span>
        <span class="n">opt_clean</span> <span class="p">[</span><span class="o">-</span><span class="n">purge</span><span class="p">]</span>
    <span class="k">while</span> <span class="o">&lt;</span><span class="n">changed</span> <span class="n">design</span> <span class="ow">in</span> <span class="n">opt_rmdff</span><span class="o">&gt;</span>

<span class="n">Note</span><span class="p">:</span> <span class="n">Options</span> <span class="ow">in</span> <span class="n">square</span> <span class="n">brackets</span> <span class="p">(</span><span class="n">such</span> <span class="k">as</span> <span class="p">[</span><span class="o">-</span><span class="n">keepdc</span><span class="p">])</span> <span class="n">are</span> <span class="n">passed</span> <span class="n">through</span> <span class="n">to</span>
<span class="n">the</span> <span class="n">opt_</span><span class="o">*</span> <span class="n">commands</span> <span class="n">when</span> <span class="n">given</span> <span class="n">to</span> <span class="s1">&#39;opt&#39;</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="opt-clean-remove-unused-cells-and-wires">
<span id="cmd-opt-clean"></span><h1>opt_clean – remove unused cells and wires<a class="headerlink" href="#opt-clean-remove-unused-cells-and-wires" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">opt_clean</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">identifies</span> <span class="n">wires</span> <span class="ow">and</span> <span class="n">cells</span> <span class="n">that</span> <span class="n">are</span> <span class="n">unused</span> <span class="ow">and</span> <span class="n">removes</span> <span class="n">them</span><span class="o">.</span> <span class="n">Other</span>
<span class="n">passes</span> <span class="n">often</span> <span class="n">remove</span> <span class="n">cells</span> <span class="n">but</span> <span class="n">leave</span> <span class="n">the</span> <span class="n">wires</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">design</span> <span class="ow">or</span> <span class="n">reconnect</span> <span class="n">the</span>
<span class="n">wires</span> <span class="n">but</span> <span class="n">leave</span> <span class="n">the</span> <span class="n">old</span> <span class="n">cells</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">design</span><span class="o">.</span> <span class="n">This</span> <span class="k">pass</span> <span class="n">can</span> <span class="n">be</span> <span class="n">used</span> <span class="n">to</span> <span class="n">clean</span> <span class="n">up</span>
<span class="n">after</span> <span class="n">the</span> <span class="n">passes</span> <span class="n">that</span> <span class="n">do</span> <span class="n">the</span> <span class="n">actual</span> <span class="n">work</span><span class="o">.</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">only</span> <span class="n">operates</span> <span class="n">on</span> <span class="n">completely</span> <span class="n">selected</span> <span class="n">modules</span> <span class="n">without</span> <span class="n">processes</span><span class="o">.</span>

    <span class="o">-</span><span class="n">purge</span>
        <span class="n">also</span> <span class="n">remove</span> <span class="n">internal</span> <span class="n">nets</span> <span class="k">if</span> <span class="n">they</span> <span class="n">have</span> <span class="n">a</span> <span class="n">public</span> <span class="n">name</span>
</pre></div>
</div>
</div>
<div class="section" id="opt-demorgan-optimize-reductions-with-demorgan-equivalents">
<span id="cmd-opt-demorgan"></span><h1>opt_demorgan – Optimize reductions with DeMorgan equivalents<a class="headerlink" href="#opt-demorgan-optimize-reductions-with-demorgan-equivalents" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>opt_demorgan [selection]

This pass pushes inverters through $reduce_* cells if this will reduce the
overall gate count of the circuit
</pre></div>
</div>
</div>
<div class="section" id="opt-expr-perform-const-folding-and-simple-expression-rewriting">
<span id="cmd-opt-expr"></span><h1>opt_expr – perform const folding and simple expression rewriting<a class="headerlink" href="#opt-expr-perform-const-folding-and-simple-expression-rewriting" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>opt_expr [options] [selection]

This pass performs const folding on internal cell types with constant inputs.
It also performs some simple expression rewriting.

    -mux_undef
        remove &#39;undef&#39; inputs from $mux, $pmux and $_MUX_ cells

    -mux_bool
        replace $mux cells with inverters or buffers when possible

    -undriven
        replace undriven nets with undef (x) constants

    -clkinv
        optimize clock inverters by changing FF types

    -fine
        perform fine-grain optimizations

    -full
        alias for -mux_undef -mux_bool -undriven -fine

    -keepdc
        some optimizations change the behavior of the circuit with respect to
        don&#39;t-care bits. for example in &#39;a+0&#39; a single x-bit in &#39;a&#39; will cause
        all result bits to be set to x. this behavior changes when &#39;a+0&#39; is
        replaced by &#39;a&#39;. the -keepdc option disables all such optimizations.
</pre></div>
</div>
</div>
<div class="section" id="opt-lut-optimize-lut-cells">
<span id="cmd-opt-lut"></span><h1>opt_lut – optimize LUT cells<a class="headerlink" href="#opt-lut-optimize-lut-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>opt_lut [options] [selection]

This pass combines cascaded $lut cells with unused inputs.

    -dlogic &lt;type&gt;:&lt;cell-port&gt;=&lt;LUT-input&gt;[:&lt;cell-port&gt;=&lt;LUT-input&gt;...]
        preserve connections to dedicated logic cell &lt;type&gt; that has ports
        &lt;cell-port&gt; connected to LUT inputs &lt;LUT-input&gt;. this includes
        the case where both LUT and dedicated logic input are connected to
        the same constant.

    -limit N
        only perform the first N combines, then stop. useful for debugging.
</pre></div>
</div>
</div>
<div class="section" id="opt-lut-ins-discard-unused-lut-inputs">
<span id="cmd-opt-lut-ins"></span><h1>opt_lut_ins – discard unused LUT inputs<a class="headerlink" href="#opt-lut-ins-discard-unused-lut-inputs" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>opt_lut_ins [options] [selection]

This pass removes unused inputs from LUT cells (that is, inputs that can not
influence the output signal given this LUT&#39;s value).  While such LUTs cannot
be directly emitted by ABC, they can be a result of various post-ABC
transformations, such as mapping wide LUTs (not all sub-LUTs will use the
full set of inputs) or optimizations such as xilinx_dffopt.

    -tech &lt;technology&gt;
        Instead of generic $lut cells, operate on LUT cells specific
        to the given technology.  Valid values are: xilinx, ecp5, gowin.
</pre></div>
</div>
</div>
<div class="section" id="opt-mem-optimize-memories">
<span id="cmd-opt-mem"></span><h1>opt_mem – optimize memories<a class="headerlink" href="#opt-mem-optimize-memories" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">opt_mem</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">performs</span> <span class="n">various</span> <span class="n">optimizations</span> <span class="n">on</span> <span class="n">memories</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">design</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="opt-merge-consolidate-identical-cells">
<span id="cmd-opt-merge"></span><h1>opt_merge – consolidate identical cells<a class="headerlink" href="#opt-merge-consolidate-identical-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">opt_merge</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">identifies</span> <span class="n">cells</span> <span class="k">with</span> <span class="n">identical</span> <span class="nb">type</span> <span class="ow">and</span> <span class="nb">input</span> <span class="n">signals</span><span class="o">.</span> <span class="n">Such</span> <span class="n">cells</span>
<span class="n">are</span> <span class="n">then</span> <span class="n">merged</span> <span class="n">to</span> <span class="n">one</span> <span class="n">cell</span><span class="o">.</span>

    <span class="o">-</span><span class="n">nomux</span>
        <span class="n">Do</span> <span class="ow">not</span> <span class="n">merge</span> <span class="n">MUX</span> <span class="n">cells</span><span class="o">.</span>

    <span class="o">-</span><span class="n">share_all</span>
        <span class="n">Operate</span> <span class="n">on</span> <span class="nb">all</span> <span class="n">cell</span> <span class="n">types</span><span class="p">,</span> <span class="ow">not</span> <span class="n">just</span> <span class="n">built</span><span class="o">-</span><span class="ow">in</span> <span class="n">types</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="opt-muxtree-eliminate-dead-trees-in-multiplexer-trees">
<span id="cmd-opt-muxtree"></span><h1>opt_muxtree – eliminate dead trees in multiplexer trees<a class="headerlink" href="#opt-muxtree-eliminate-dead-trees-in-multiplexer-trees" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">opt_muxtree</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">analyzes</span> <span class="n">the</span> <span class="n">control</span> <span class="n">signals</span> <span class="k">for</span> <span class="n">the</span> <span class="n">multiplexer</span> <span class="n">trees</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">design</span>
<span class="ow">and</span> <span class="n">identifies</span> <span class="n">inputs</span> <span class="n">that</span> <span class="n">can</span> <span class="n">never</span> <span class="n">be</span> <span class="n">active</span><span class="o">.</span> <span class="n">It</span> <span class="n">then</span> <span class="n">removes</span> <span class="n">this</span> <span class="n">dead</span>
<span class="n">branches</span> <span class="kn">from</span> <span class="nn">the</span> <span class="n">multiplexer</span> <span class="n">trees</span><span class="o">.</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">only</span> <span class="n">operates</span> <span class="n">on</span> <span class="n">completely</span> <span class="n">selected</span> <span class="n">modules</span> <span class="n">without</span> <span class="n">processes</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="opt-reduce-simplify-large-muxes-and-and-or-gates">
<span id="cmd-opt-reduce"></span><h1>opt_reduce – simplify large MUXes and AND/OR gates<a class="headerlink" href="#opt-reduce-simplify-large-muxes-and-and-or-gates" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">opt_reduce</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">performs</span> <span class="n">two</span> <span class="n">interlinked</span> <span class="n">optimizations</span><span class="p">:</span>

<span class="mf">1.</span> <span class="n">it</span> <span class="n">consolidates</span> <span class="n">trees</span> <span class="n">of</span> <span class="n">large</span> <span class="n">AND</span> <span class="n">gates</span> <span class="ow">or</span> <span class="n">OR</span> <span class="n">gates</span> <span class="ow">and</span> <span class="n">eliminates</span>
<span class="n">duplicated</span> <span class="n">inputs</span><span class="o">.</span>

<span class="mf">2.</span> <span class="n">it</span> <span class="n">identifies</span> <span class="n">duplicated</span> <span class="n">inputs</span> <span class="n">to</span> <span class="n">MUXes</span> <span class="ow">and</span> <span class="n">replaces</span> <span class="n">them</span> <span class="k">with</span> <span class="n">a</span> <span class="n">single</span>
<span class="nb">input</span> <span class="k">with</span> <span class="n">the</span> <span class="n">original</span> <span class="n">control</span> <span class="n">signals</span> <span class="n">OR</span><span class="s1">&#39;ed together.</span>

    <span class="o">-</span><span class="n">fine</span>
      <span class="n">perform</span> <span class="n">fine</span><span class="o">-</span><span class="n">grain</span> <span class="n">optimizations</span>

    <span class="o">-</span><span class="n">full</span>
      <span class="n">alias</span> <span class="k">for</span> <span class="o">-</span><span class="n">fine</span>
</pre></div>
</div>
</div>
<div class="section" id="opt-rmdff-remove-dffs-with-constant-inputs">
<span id="cmd-opt-rmdff"></span><h1>opt_rmdff – remove DFFs with constant inputs<a class="headerlink" href="#opt-rmdff-remove-dffs-with-constant-inputs" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">opt_rmdff</span> <span class="p">[</span><span class="o">-</span><span class="n">keepdc</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">sat</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">identifies</span> <span class="n">flip</span><span class="o">-</span><span class="n">flops</span> <span class="k">with</span> <span class="n">constant</span> <span class="n">inputs</span> <span class="ow">and</span> <span class="n">replaces</span> <span class="n">them</span> <span class="k">with</span>
<span class="n">a</span> <span class="n">constant</span> <span class="n">driver</span><span class="o">.</span>

    <span class="o">-</span><span class="n">sat</span>
        <span class="n">additionally</span> <span class="n">invoke</span> <span class="n">SAT</span> <span class="n">solver</span> <span class="n">to</span> <span class="n">detect</span> <span class="ow">and</span> <span class="n">remove</span> <span class="n">flip</span><span class="o">-</span><span class="n">flops</span> <span class="p">(</span><span class="k">with</span>
        <span class="n">non</span><span class="o">-</span><span class="n">constant</span> <span class="n">inputs</span><span class="p">)</span> <span class="n">that</span> <span class="n">can</span> <span class="n">also</span> <span class="n">be</span> <span class="n">replaced</span> <span class="k">with</span> <span class="n">a</span> <span class="n">constant</span> <span class="n">driver</span>
</pre></div>
</div>
</div>
<div class="section" id="opt-share-merge-mutually-exclusive-cells-of-the-same-type-that-share-an-input-signal">
<span id="cmd-opt-share"></span><h1>opt_share – merge mutually exclusive cells of the same type that share an input signal<a class="headerlink" href="#opt-share-merge-mutually-exclusive-cells-of-the-same-type-that-share-an-input-signal" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>opt_share [selection]

This pass identifies mutually exclusive cells of the same type that:
    (a) share an input signal,
    (b) drive the same $mux, $_MUX_, or $pmux multiplexing cell,

allowing the cell to be merged and the multiplexer to be moved from
multiplexing its output to multiplexing the non-shared input signals.
</pre></div>
</div>
</div>
<div class="section" id="paramap-renaming-cell-parameters">
<span id="cmd-paramap"></span><h1>paramap – renaming cell parameters<a class="headerlink" href="#paramap-renaming-cell-parameters" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">paramap</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">renames</span> <span class="n">cell</span> <span class="n">parameters</span> <span class="ow">and</span><span class="o">/</span><span class="ow">or</span> <span class="n">maps</span> <span class="n">key</span><span class="o">/</span><span class="n">value</span> <span class="n">pairs</span> <span class="n">to</span>
<span class="n">other</span> <span class="n">key</span><span class="o">/</span><span class="n">value</span> <span class="n">pairs</span><span class="o">.</span>

    <span class="o">-</span><span class="n">tocase</span> <span class="o">&lt;</span><span class="n">name</span><span class="o">&gt;</span>
        <span class="n">Match</span> <span class="n">attribute</span> <span class="n">names</span> <span class="n">case</span><span class="o">-</span><span class="n">insensitively</span> <span class="ow">and</span> <span class="nb">set</span> <span class="n">it</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span>
        <span class="n">name</span><span class="o">.</span>

    <span class="o">-</span><span class="n">rename</span> <span class="o">&lt;</span><span class="n">old_name</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">new_name</span><span class="o">&gt;</span>
        <span class="n">Rename</span> <span class="n">attributes</span> <span class="k">as</span> <span class="n">specified</span>

    <span class="o">-</span><span class="nb">map</span> <span class="o">&lt;</span><span class="n">old_name</span><span class="o">&gt;=&lt;</span><span class="n">old_value</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">new_name</span><span class="o">&gt;=&lt;</span><span class="n">new_value</span><span class="o">&gt;</span>
        <span class="n">Map</span> <span class="n">key</span><span class="o">/</span><span class="n">value</span> <span class="n">pairs</span> <span class="k">as</span> <span class="n">indicated</span><span class="o">.</span>

    <span class="o">-</span><span class="n">imap</span> <span class="o">&lt;</span><span class="n">old_name</span><span class="o">&gt;=&lt;</span><span class="n">old_value</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">new_name</span><span class="o">&gt;=&lt;</span><span class="n">new_value</span><span class="o">&gt;</span>
        <span class="n">Like</span> <span class="o">-</span><span class="nb">map</span><span class="p">,</span> <span class="n">but</span> <span class="n">use</span> <span class="n">case</span><span class="o">-</span><span class="n">insensitive</span> <span class="n">match</span> <span class="k">for</span> <span class="o">&lt;</span><span class="n">old_value</span><span class="o">&gt;</span> <span class="n">when</span>
        <span class="n">it</span> <span class="ow">is</span> <span class="n">a</span> <span class="n">string</span> <span class="n">value</span><span class="o">.</span>

    <span class="o">-</span><span class="n">remove</span> <span class="o">&lt;</span><span class="n">name</span><span class="o">&gt;=&lt;</span><span class="n">value</span><span class="o">&gt;</span>
        <span class="n">Remove</span> <span class="n">attributes</span> <span class="n">matching</span> <span class="n">this</span> <span class="n">pattern</span><span class="o">.</span>

<span class="n">For</span> <span class="n">example</span><span class="p">,</span> <span class="n">mapping</span> <span class="n">Diamond</span><span class="o">-</span><span class="n">style</span> <span class="n">ECP5</span> <span class="s2">&quot;init&quot;</span> <span class="n">attributes</span> <span class="n">to</span> <span class="n">Yosys</span><span class="o">-</span><span class="n">style</span><span class="p">:</span>

    <span class="n">paramap</span> <span class="o">-</span><span class="n">tocase</span> <span class="n">INIT</span> <span class="n">t</span><span class="p">:</span><span class="n">LUT4</span>
</pre></div>
</div>
</div>
<div class="section" id="peepopt-collection-of-peephole-optimizers">
<span id="cmd-peepopt"></span><h1>peepopt – collection of peephole optimizers<a class="headerlink" href="#peepopt-collection-of-peephole-optimizers" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">peepopt</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">applies</span> <span class="n">a</span> <span class="n">collection</span> <span class="n">of</span> <span class="n">peephole</span> <span class="n">optimizers</span> <span class="n">to</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="plugin-load-and-list-loaded-plugins">
<span id="cmd-plugin"></span><h1>plugin – load and list loaded plugins<a class="headerlink" href="#plugin-load-and-list-loaded-plugins" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">plugin</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span>

<span class="n">Load</span> <span class="ow">and</span> <span class="nb">list</span> <span class="n">loaded</span> <span class="n">plugins</span><span class="o">.</span>

    <span class="o">-</span><span class="n">i</span> <span class="o">&lt;</span><span class="n">plugin_filename</span><span class="o">&gt;</span>
        <span class="n">Load</span> <span class="p">(</span><span class="n">install</span><span class="p">)</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">plugin</span><span class="o">.</span>

    <span class="o">-</span><span class="n">a</span> <span class="o">&lt;</span><span class="n">alias_name</span><span class="o">&gt;</span>
        <span class="n">Register</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">alias</span> <span class="n">name</span> <span class="k">for</span> <span class="n">the</span> <span class="n">loaded</span> <span class="n">plugin</span>

    <span class="o">-</span><span class="n">l</span>
        <span class="n">List</span> <span class="n">loaded</span> <span class="n">plugins</span>
</pre></div>
</div>
</div>
<div class="section" id="pmux2shiftx-transform-pmux-cells-to-shiftx-cells">
<span id="cmd-pmux2shiftx"></span><h1>pmux2shiftx – transform $pmux cells to $shiftx cells<a class="headerlink" href="#pmux2shiftx-transform-pmux-cells-to-shiftx-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>pmux2shiftx [options] [selection]

This pass transforms $pmux cells to $shiftx cells.

    -v, -vv
        verbose output

    -min_density &lt;percentage&gt;
        specifies the minimum density for the shifter
        default: 50

    -min_choices &lt;int&gt;
        specified the minimum number of choices for a control signal
        default: 3

    -onehot ignore|pmux|shiftx
        select strategy for one-hot encoded control signals
        default: pmux

    -norange
        disable $sub inference for &quot;range decoders&quot;
</pre></div>
</div>
</div>
<div class="section" id="pmuxtree-transform-pmux-cells-to-trees-of-mux-cells">
<span id="cmd-pmuxtree"></span><h1>pmuxtree – transform $pmux cells to trees of $mux cells<a class="headerlink" href="#pmuxtree-transform-pmux-cells-to-trees-of-mux-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>pmuxtree [selection]

This pass transforms $pmux cells to trees of $mux cells.
</pre></div>
</div>
</div>
<div class="section" id="portlist-list-top-level-ports">
<span id="cmd-portlist"></span><h1>portlist – list (top-level) ports<a class="headerlink" href="#portlist-list-top-level-ports" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">portlist</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">lists</span> <span class="nb">all</span> <span class="n">module</span> <span class="n">ports</span> <span class="n">found</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">selected</span> <span class="n">modules</span><span class="o">.</span>

<span class="n">If</span> <span class="n">no</span> <span class="n">selection</span> <span class="ow">is</span> <span class="n">provided</span> <span class="n">then</span> <span class="n">it</span> <span class="n">lists</span> <span class="n">the</span> <span class="n">ports</span> <span class="n">on</span> <span class="n">the</span> <span class="n">top</span> <span class="n">module</span><span class="o">.</span>

  <span class="o">-</span><span class="n">m</span>
    <span class="nb">print</span> <span class="n">verilog</span> <span class="n">blackbox</span> <span class="n">module</span> <span class="n">definitions</span> <span class="n">instead</span> <span class="n">of</span> <span class="n">port</span> <span class="n">lists</span>
</pre></div>
</div>
</div>
<div class="section" id="prep-generic-synthesis-script">
<span id="cmd-prep"></span><h1>prep – generic synthesis script<a class="headerlink" href="#prep-generic-synthesis-script" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">prep</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">runs</span> <span class="n">a</span> <span class="n">conservative</span> <span class="n">RTL</span> <span class="n">synthesis</span><span class="o">.</span> <span class="n">A</span> <span class="n">typical</span> <span class="n">application</span> <span class="k">for</span> <span class="n">this</span>
<span class="ow">is</span> <span class="n">the</span> <span class="n">preparation</span> <span class="n">stage</span> <span class="n">of</span> <span class="n">a</span> <span class="n">verification</span> <span class="n">flow</span><span class="o">.</span> <span class="n">This</span> <span class="n">command</span> <span class="n">does</span> <span class="ow">not</span> <span class="n">operate</span>
<span class="n">on</span> <span class="n">partly</span> <span class="n">selected</span> <span class="n">designs</span><span class="o">.</span>

    <span class="o">-</span><span class="n">top</span> <span class="o">&lt;</span><span class="n">module</span><span class="o">&gt;</span>
        <span class="n">use</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">module</span> <span class="k">as</span> <span class="n">top</span> <span class="n">module</span> <span class="p">(</span><span class="n">default</span><span class="o">=</span><span class="s1">&#39;top&#39;</span><span class="p">)</span>

    <span class="o">-</span><span class="n">auto</span><span class="o">-</span><span class="n">top</span>
        <span class="n">automatically</span> <span class="n">determine</span> <span class="n">the</span> <span class="n">top</span> <span class="n">of</span> <span class="n">the</span> <span class="n">design</span> <span class="n">hierarchy</span>

    <span class="o">-</span><span class="n">flatten</span>
        <span class="n">flatten</span> <span class="n">the</span> <span class="n">design</span> <span class="n">before</span> <span class="n">synthesis</span><span class="o">.</span> <span class="n">this</span> <span class="n">will</span> <span class="k">pass</span> <span class="s1">&#39;-auto-top&#39;</span> <span class="n">to</span>
        <span class="s1">&#39;hierarchy&#39;</span> <span class="k">if</span> <span class="n">no</span> <span class="n">top</span> <span class="n">module</span> <span class="ow">is</span> <span class="n">specified</span><span class="o">.</span>

    <span class="o">-</span><span class="n">ifx</span>
        <span class="n">passed</span> <span class="n">to</span> <span class="s1">&#39;proc&#39;</span><span class="o">.</span> <span class="n">uses</span> <span class="n">verilog</span> <span class="n">simulation</span> <span class="n">behavior</span> <span class="k">for</span> <span class="n">verilog</span> <span class="k">if</span><span class="o">/</span><span class="n">case</span>
        <span class="n">undef</span> <span class="n">handling</span><span class="o">.</span> <span class="n">this</span> <span class="n">also</span> <span class="n">prevents</span> <span class="s1">&#39;wreduce&#39;</span> <span class="kn">from</span> <span class="nn">being</span> <span class="n">run</span><span class="o">.</span>

    <span class="o">-</span><span class="n">memx</span>
        <span class="n">simulate</span> <span class="n">verilog</span> <span class="n">simulation</span> <span class="n">behavior</span> <span class="k">for</span> <span class="n">out</span><span class="o">-</span><span class="n">of</span><span class="o">-</span><span class="n">bounds</span> <span class="n">memory</span> <span class="n">accesses</span>
        <span class="n">using</span> <span class="n">the</span> <span class="s1">&#39;memory_memx&#39;</span> <span class="k">pass</span><span class="o">.</span>

    <span class="o">-</span><span class="n">nomem</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="n">run</span> <span class="nb">any</span> <span class="n">of</span> <span class="n">the</span> <span class="n">memory_</span><span class="o">*</span> <span class="n">passes</span>

    <span class="o">-</span><span class="n">rdff</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="k">pass</span> <span class="o">-</span><span class="n">nordff</span> <span class="n">to</span> <span class="s1">&#39;memory_dff&#39;</span><span class="o">.</span> <span class="n">This</span> <span class="n">enables</span> <span class="n">merging</span> <span class="n">of</span> <span class="n">FFs</span> <span class="n">into</span>
        <span class="n">memory</span> <span class="n">read</span> <span class="n">ports</span><span class="o">.</span>

    <span class="o">-</span><span class="n">nokeepdc</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="n">call</span> <span class="n">opt_</span><span class="o">*</span> <span class="k">with</span> <span class="o">-</span><span class="n">keepdc</span>

    <span class="o">-</span><span class="n">run</span> <span class="o">&lt;</span><span class="n">from_label</span><span class="o">&gt;</span><span class="p">[:</span><span class="o">&lt;</span><span class="n">to_label</span><span class="o">&gt;</span><span class="p">]</span>
        <span class="n">only</span> <span class="n">run</span> <span class="n">the</span> <span class="n">commands</span> <span class="n">between</span> <span class="n">the</span> <span class="n">labels</span> <span class="p">(</span><span class="n">see</span> <span class="n">below</span><span class="p">)</span><span class="o">.</span> <span class="n">an</span> <span class="n">empty</span>
        <span class="kn">from</span> <span class="nn">label</span> <span class="ow">is</span> <span class="n">synonymous</span> <span class="n">to</span> <span class="s1">&#39;begin&#39;</span><span class="p">,</span> <span class="ow">and</span> <span class="n">empty</span> <span class="n">to</span> <span class="n">label</span> <span class="ow">is</span>
        <span class="n">synonymous</span> <span class="n">to</span> <span class="n">the</span> <span class="n">end</span> <span class="n">of</span> <span class="n">the</span> <span class="n">command</span> <span class="nb">list</span><span class="o">.</span>


<span class="n">The</span> <span class="n">following</span> <span class="n">commands</span> <span class="n">are</span> <span class="n">executed</span> <span class="n">by</span> <span class="n">this</span> <span class="n">synthesis</span> <span class="n">command</span><span class="p">:</span>

    <span class="n">begin</span><span class="p">:</span>
        <span class="n">hierarchy</span> <span class="o">-</span><span class="n">check</span> <span class="p">[</span><span class="o">-</span><span class="n">top</span> <span class="o">&lt;</span><span class="n">top</span><span class="o">&gt;</span> <span class="o">|</span> <span class="o">-</span><span class="n">auto</span><span class="o">-</span><span class="n">top</span><span class="p">]</span>

    <span class="n">coarse</span><span class="p">:</span>
        <span class="n">proc</span> <span class="p">[</span><span class="o">-</span><span class="n">ifx</span><span class="p">]</span>
        <span class="n">flatten</span>    <span class="p">(</span><span class="k">if</span> <span class="o">-</span><span class="n">flatten</span><span class="p">)</span>
        <span class="n">opt_expr</span> <span class="o">-</span><span class="n">keepdc</span>
        <span class="n">opt_clean</span>
        <span class="n">check</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">keepdc</span>
        <span class="n">wreduce</span> <span class="o">-</span><span class="n">keepdc</span> <span class="p">[</span><span class="o">-</span><span class="n">memx</span><span class="p">]</span>
        <span class="n">memory_dff</span> <span class="p">[</span><span class="o">-</span><span class="n">nordff</span><span class="p">]</span>
        <span class="n">memory_memx</span>    <span class="p">(</span><span class="k">if</span> <span class="o">-</span><span class="n">memx</span><span class="p">)</span>
        <span class="n">opt_clean</span>
        <span class="n">memory_collect</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">keepdc</span> <span class="o">-</span><span class="n">fast</span>

    <span class="n">check</span><span class="p">:</span>
        <span class="n">stat</span>
        <span class="n">check</span>
</pre></div>
</div>
</div>
<div class="section" id="proc-translate-processes-to-netlists">
<span id="cmd-proc"></span><h1>proc – translate processes to netlists<a class="headerlink" href="#proc-translate-processes-to-netlists" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>proc [options] [selection]

This pass calls all the other proc_* passes in the most common order.

    proc_clean
    proc_rmdead
    proc_prune
    proc_init
    proc_arst
    proc_mux
    proc_dlatch
    proc_dff
    proc_clean

This replaces the processes in the design with multiplexers,
flip-flops and latches.

The following options are supported:

    -global_arst [!]&lt;netname&gt;
        This option is passed through to proc_arst.

    -ifx
        This option is passed through to proc_mux. proc_rmdead is not
        executed in -ifx mode.
</pre></div>
</div>
</div>
<div class="section" id="proc-arst-detect-asynchronous-resets">
<span id="cmd-proc-arst"></span><h1>proc_arst – detect asynchronous resets<a class="headerlink" href="#proc-arst-detect-asynchronous-resets" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>proc_arst [-global_arst [!]&lt;netname&gt;] [selection]

This pass identifies asynchronous resets in the processes and converts them
to a different internal representation that is suitable for generating
flip-flop cells with asynchronous resets.

    -global_arst [!]&lt;netname&gt;
        In modules that have a net with the given name, use this net as async
        reset for registers that have been assign initial values in their
        declaration (&#39;reg foobar = constant_value;&#39;). Use the &#39;!&#39; modifier for
        active low reset signals. Note: the frontend stores the default value
        in the &#39;init&#39; attribute on the net.
</pre></div>
</div>
</div>
<div class="section" id="proc-clean-remove-empty-parts-of-processes">
<span id="cmd-proc-clean"></span><h1>proc_clean – remove empty parts of processes<a class="headerlink" href="#proc-clean-remove-empty-parts-of-processes" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">proc_clean</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

    <span class="o">-</span><span class="n">quiet</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="nb">print</span> <span class="nb">any</span> <span class="n">messages</span><span class="o">.</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">removes</span> <span class="n">empty</span> <span class="n">parts</span> <span class="n">of</span> <span class="n">processes</span> <span class="ow">and</span> <span class="n">ultimately</span> <span class="n">removes</span> <span class="n">a</span> <span class="n">process</span>
<span class="k">if</span> <span class="n">it</span> <span class="n">contains</span> <span class="n">only</span> <span class="n">empty</span> <span class="n">structures</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="proc-dff-extract-flip-flops-from-processes">
<span id="cmd-proc-dff"></span><h1>proc_dff – extract flip-flops from processes<a class="headerlink" href="#proc-dff-extract-flip-flops-from-processes" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">proc_dff</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">identifies</span> <span class="n">flip</span><span class="o">-</span><span class="n">flops</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">processes</span> <span class="ow">and</span> <span class="n">converts</span> <span class="n">them</span> <span class="n">to</span>
<span class="n">d</span><span class="o">-</span><span class="nb">type</span> <span class="n">flip</span><span class="o">-</span><span class="n">flop</span> <span class="n">cells</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="proc-dlatch-extract-latches-from-processes">
<span id="cmd-proc-dlatch"></span><h1>proc_dlatch – extract latches from processes<a class="headerlink" href="#proc-dlatch-extract-latches-from-processes" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">proc_dlatch</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">identifies</span> <span class="n">latches</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">processes</span> <span class="ow">and</span> <span class="n">converts</span> <span class="n">them</span> <span class="n">to</span>
<span class="n">d</span><span class="o">-</span><span class="nb">type</span> <span class="n">latches</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="proc-init-convert-initial-block-to-init-attributes">
<span id="cmd-proc-init"></span><h1>proc_init – convert initial block to init attributes<a class="headerlink" href="#proc-init-convert-initial-block-to-init-attributes" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">proc_init</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">extracts</span> <span class="n">the</span> <span class="s1">&#39;init&#39;</span> <span class="n">actions</span> <span class="kn">from</span> <span class="nn">processes</span> <span class="p">(</span><span class="n">generated</span> <span class="kn">from</span> <span class="nn">Verilog</span>
<span class="s1">&#39;initial&#39;</span> <span class="n">blocks</span><span class="p">)</span> <span class="ow">and</span> <span class="n">sets</span> <span class="n">the</span> <span class="n">initial</span> <span class="n">value</span> <span class="n">to</span> <span class="n">the</span> <span class="s1">&#39;init&#39;</span> <span class="n">attribute</span> <span class="n">on</span> <span class="n">the</span>
<span class="n">respective</span> <span class="n">wire</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="proc-mux-convert-decision-trees-to-multiplexers">
<span id="cmd-proc-mux"></span><h1>proc_mux – convert decision trees to multiplexers<a class="headerlink" href="#proc-mux-convert-decision-trees-to-multiplexers" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">proc_mux</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">converts</span> <span class="n">the</span> <span class="n">decision</span> <span class="n">trees</span> <span class="ow">in</span> <span class="n">processes</span> <span class="p">(</span><span class="n">originating</span> <span class="kn">from</span> <span class="nn">if</span><span class="o">-</span><span class="k">else</span>
<span class="ow">and</span> <span class="n">case</span> <span class="n">statements</span><span class="p">)</span> <span class="n">to</span> <span class="n">trees</span> <span class="n">of</span> <span class="n">multiplexer</span> <span class="n">cells</span><span class="o">.</span>

    <span class="o">-</span><span class="n">ifx</span>
        <span class="n">Use</span> <span class="n">Verilog</span> <span class="n">simulation</span> <span class="n">behavior</span> <span class="k">with</span> <span class="n">respect</span> <span class="n">to</span> <span class="n">undef</span> <span class="n">values</span> <span class="ow">in</span>
        <span class="s1">&#39;case&#39;</span> <span class="n">expressions</span> <span class="ow">and</span> <span class="s1">&#39;if&#39;</span> <span class="n">conditions</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="proc-prune-remove-redundant-assignments">
<span id="cmd-proc-prune"></span><h1>proc_prune – remove redundant assignments<a class="headerlink" href="#proc-prune-remove-redundant-assignments" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">proc_prune</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">identifies</span> <span class="n">assignments</span> <span class="ow">in</span> <span class="n">processes</span> <span class="n">that</span> <span class="n">are</span> <span class="n">always</span> <span class="n">overwritten</span> <span class="n">by</span>
<span class="n">a</span> <span class="n">later</span> <span class="n">assignment</span> <span class="n">to</span> <span class="n">the</span> <span class="n">same</span> <span class="n">signal</span> <span class="ow">and</span> <span class="n">removes</span> <span class="n">them</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="proc-rmdead-eliminate-dead-trees-in-decision-trees">
<span id="cmd-proc-rmdead"></span><h1>proc_rmdead – eliminate dead trees in decision trees<a class="headerlink" href="#proc-rmdead-eliminate-dead-trees-in-decision-trees" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">proc_rmdead</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">identifies</span> <span class="n">unreachable</span> <span class="n">branches</span> <span class="ow">in</span> <span class="n">decision</span> <span class="n">trees</span> <span class="ow">and</span> <span class="n">removes</span> <span class="n">them</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="qwp-quadratic-wirelength-placer">
<span id="cmd-qwp"></span><h1>qwp – quadratic wirelength placer<a class="headerlink" href="#qwp-quadratic-wirelength-placer" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">qwp</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">runs</span> <span class="n">quadratic</span> <span class="n">wirelength</span> <span class="n">placement</span> <span class="n">on</span> <span class="n">the</span> <span class="n">selected</span> <span class="n">modules</span> <span class="ow">and</span>
<span class="n">annotates</span> <span class="n">the</span> <span class="n">cells</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">design</span> <span class="k">with</span> <span class="s1">&#39;qwp_position&#39;</span> <span class="n">attributes</span><span class="o">.</span>

    <span class="o">-</span><span class="n">ltr</span>
        <span class="n">Add</span> <span class="n">left</span><span class="o">-</span><span class="n">to</span><span class="o">-</span><span class="n">right</span> <span class="n">constraints</span><span class="p">:</span> <span class="n">constrain</span> <span class="nb">all</span> <span class="n">inputs</span> <span class="n">on</span> <span class="n">the</span> <span class="n">left</span> <span class="n">border</span>
        <span class="n">outputs</span> <span class="n">to</span> <span class="n">the</span> <span class="n">right</span> <span class="n">border</span><span class="o">.</span>

    <span class="o">-</span><span class="n">alpha</span>
        <span class="n">Add</span> <span class="n">constraints</span> <span class="k">for</span> <span class="n">inputs</span><span class="o">/</span><span class="n">outputs</span> <span class="n">to</span> <span class="n">be</span> <span class="n">placed</span> <span class="ow">in</span> <span class="n">alphanumerical</span>
        <span class="n">order</span> <span class="n">along</span> <span class="n">the</span> <span class="n">y</span><span class="o">-</span><span class="n">axis</span> <span class="p">(</span><span class="n">top</span><span class="o">-</span><span class="n">to</span><span class="o">-</span><span class="n">bottom</span><span class="p">)</span><span class="o">.</span>

    <span class="o">-</span><span class="n">grid</span> <span class="n">N</span>
        <span class="n">Number</span> <span class="n">of</span> <span class="n">grid</span> <span class="n">divisions</span> <span class="ow">in</span> <span class="n">x</span><span class="o">-</span> <span class="ow">and</span> <span class="n">y</span><span class="o">-</span><span class="n">direction</span><span class="o">.</span> <span class="p">(</span><span class="n">default</span><span class="o">=</span><span class="mi">16</span><span class="p">)</span>

    <span class="o">-</span><span class="n">dump</span> <span class="o">&lt;</span><span class="n">html_file_name</span><span class="o">&gt;</span>
        <span class="n">Dump</span> <span class="n">a</span> <span class="n">protocol</span> <span class="n">of</span> <span class="n">the</span> <span class="n">placement</span> <span class="n">algorithm</span> <span class="n">to</span> <span class="n">the</span> <span class="n">html</span> <span class="n">file</span><span class="o">.</span>

    <span class="o">-</span><span class="n">v</span>
        <span class="n">Verbose</span> <span class="n">solver</span> <span class="n">output</span> <span class="k">for</span> <span class="n">profiling</span> <span class="ow">or</span> <span class="n">debugging</span>

<span class="n">Note</span><span class="p">:</span> <span class="n">This</span> <span class="n">implementation</span> <span class="n">of</span> <span class="n">a</span> <span class="n">quadratic</span> <span class="n">wirelength</span> <span class="n">placer</span> <span class="n">uses</span> <span class="n">exact</span>
<span class="n">dense</span> <span class="n">matrix</span> <span class="n">operations</span><span class="o">.</span> <span class="n">It</span> <span class="ow">is</span> <span class="n">only</span> <span class="n">a</span> <span class="n">toy</span><span class="o">-</span><span class="n">placer</span> <span class="k">for</span> <span class="n">small</span> <span class="n">circuits</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="read-load-hdl-designs">
<span id="cmd-read"></span><h1>read – load HDL designs<a class="headerlink" href="#read-load-hdl-designs" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">read</span> <span class="p">{</span><span class="o">-</span><span class="n">vlog95</span><span class="o">|-</span><span class="n">vlog2k</span><span class="o">|-</span><span class="n">sv2005</span><span class="o">|-</span><span class="n">sv2009</span><span class="o">|-</span><span class="n">sv2012</span><span class="o">|-</span><span class="n">sv</span><span class="o">|-</span><span class="n">formal</span><span class="p">}</span> <span class="o">&lt;</span><span class="n">verilog</span><span class="o">-</span><span class="n">file</span><span class="o">&gt;..</span>

<span class="n">Load</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">Verilog</span><span class="o">/</span><span class="n">SystemVerilog</span> <span class="n">files</span><span class="o">.</span> <span class="p">(</span><span class="n">Full</span> <span class="n">SystemVerilog</span> <span class="n">support</span>
<span class="ow">is</span> <span class="n">only</span> <span class="n">available</span> <span class="n">via</span> <span class="n">Verific</span><span class="o">.</span><span class="p">)</span>

<span class="n">Additional</span> <span class="o">-</span><span class="n">D</span><span class="o">&lt;</span><span class="n">macro</span><span class="o">&gt;</span><span class="p">[</span><span class="o">=&lt;</span><span class="n">value</span><span class="o">&gt;</span><span class="p">]</span> <span class="n">options</span> <span class="n">may</span> <span class="n">be</span> <span class="n">added</span> <span class="n">after</span> <span class="n">the</span> <span class="n">option</span> <span class="n">indicating</span>
<span class="n">the</span> <span class="n">language</span> <span class="n">version</span> <span class="p">(</span><span class="ow">and</span> <span class="n">before</span> <span class="n">file</span> <span class="n">names</span><span class="p">)</span> <span class="n">to</span> <span class="nb">set</span> <span class="n">additional</span> <span class="n">verilog</span> <span class="n">defines</span><span class="o">.</span>


    <span class="n">read</span> <span class="p">{</span><span class="o">-</span><span class="n">vhdl87</span><span class="o">|-</span><span class="n">vhdl93</span><span class="o">|-</span><span class="n">vhdl2k</span><span class="o">|-</span><span class="n">vhdl2008</span><span class="o">|-</span><span class="n">vhdl</span><span class="p">}</span> <span class="o">&lt;</span><span class="n">vhdl</span><span class="o">-</span><span class="n">file</span><span class="o">&gt;..</span>

<span class="n">Load</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">VHDL</span> <span class="n">files</span><span class="o">.</span> <span class="p">(</span><span class="n">Requires</span> <span class="n">Verific</span><span class="o">.</span><span class="p">)</span>


    <span class="n">read</span> <span class="o">-</span><span class="n">define</span> <span class="o">&lt;</span><span class="n">macro</span><span class="o">&gt;</span><span class="p">[</span><span class="o">=&lt;</span><span class="n">value</span><span class="o">&gt;</span><span class="p">]</span><span class="o">..</span>

<span class="n">Set</span> <span class="k">global</span> <span class="n">Verilog</span><span class="o">/</span><span class="n">SystemVerilog</span> <span class="n">defines</span><span class="o">.</span>


    <span class="n">read</span> <span class="o">-</span><span class="n">undef</span> <span class="o">&lt;</span><span class="n">macro</span><span class="o">&gt;..</span>

<span class="n">Unset</span> <span class="k">global</span> <span class="n">Verilog</span><span class="o">/</span><span class="n">SystemVerilog</span> <span class="n">defines</span><span class="o">.</span>


    <span class="n">read</span> <span class="o">-</span><span class="n">incdir</span> <span class="o">&lt;</span><span class="n">directory</span><span class="o">&gt;</span>

<span class="n">Add</span> <span class="n">directory</span> <span class="n">to</span> <span class="k">global</span> <span class="n">Verilog</span><span class="o">/</span><span class="n">SystemVerilog</span> <span class="n">include</span> <span class="n">directories</span><span class="o">.</span>


    <span class="n">read</span> <span class="o">-</span><span class="n">verific</span>
    <span class="n">read</span> <span class="o">-</span><span class="n">noverific</span>

<span class="n">Subsequent</span> <span class="n">calls</span> <span class="n">to</span> <span class="s1">&#39;read&#39;</span> <span class="n">will</span> <span class="n">either</span> <span class="n">use</span> <span class="ow">or</span> <span class="ow">not</span> <span class="n">use</span> <span class="n">Verific</span><span class="o">.</span> <span class="n">Calling</span> <span class="s1">&#39;read&#39;</span>
<span class="k">with</span> <span class="o">-</span><span class="n">verific</span> <span class="n">will</span> <span class="n">result</span> <span class="ow">in</span> <span class="n">an</span> <span class="n">error</span> <span class="n">on</span> <span class="n">Yosys</span> <span class="n">binaries</span> <span class="n">that</span> <span class="n">are</span> <span class="n">built</span> <span class="n">without</span>
<span class="n">Verific</span> <span class="n">support</span><span class="o">.</span> <span class="n">The</span> <span class="n">default</span> <span class="ow">is</span> <span class="n">to</span> <span class="n">use</span> <span class="n">Verific</span> <span class="k">if</span> <span class="n">it</span> <span class="ow">is</span> <span class="n">available</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="read-aiger-read-aiger-file">
<span id="cmd-read-aiger"></span><h1>read_aiger – read AIGER file<a class="headerlink" href="#read-aiger-read-aiger-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>read_aiger [options] [filename]

Load module from an AIGER file into the current design.

    -module_name &lt;module_name&gt;
        name of module to be created (default: &lt;filename&gt;)

    -clk_name &lt;wire_name&gt;
        if specified, AIGER latches to be transformed into $_DFF_P_ cells
        clocked by wire of this name. otherwise, $_FF_ cells will be used

    -map &lt;filename&gt;
        read file with port and latch symbols

    -wideports
        merge ports that match the pattern &#39;name[int]&#39; into a single
        multi-bit port &#39;name&#39;

    -xaiger
        read XAIGER extensions
</pre></div>
</div>
</div>
<div class="section" id="read-blif-read-blif-file">
<span id="cmd-read-blif"></span><h1>read_blif – read BLIF file<a class="headerlink" href="#read-blif-read-blif-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>read_blif [options] [filename]

Load modules from a BLIF file into the current design.

    -sop
        Create $sop cells instead of $lut cells

    -wideports
        Merge ports that match the pattern &#39;name[int]&#39; into a single
        multi-bit port &#39;name&#39;.
</pre></div>
</div>
</div>
<div class="section" id="read-ilang-read-modules-from-ilang-file">
<span id="cmd-read-ilang"></span><h1>read_ilang – read modules from ilang file<a class="headerlink" href="#read-ilang-read-modules-from-ilang-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">read_ilang</span> <span class="p">[</span><span class="n">filename</span><span class="p">]</span>

<span class="n">Load</span> <span class="n">modules</span> <span class="kn">from</span> <span class="nn">an</span> <span class="n">ilang</span> <span class="n">file</span> <span class="n">to</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span><span class="o">.</span> <span class="p">(</span><span class="n">ilang</span> <span class="ow">is</span> <span class="n">a</span> <span class="n">text</span>
<span class="n">representation</span> <span class="n">of</span> <span class="n">a</span> <span class="n">design</span> <span class="ow">in</span> <span class="n">yosys</span><span class="s1">&#39;s internal format.)</span>

    <span class="o">-</span><span class="n">nooverwrite</span>
        <span class="n">ignore</span> <span class="n">re</span><span class="o">-</span><span class="n">definitions</span> <span class="n">of</span> <span class="n">modules</span><span class="o">.</span> <span class="p">(</span><span class="n">the</span> <span class="n">default</span> <span class="n">behavior</span> <span class="ow">is</span> <span class="n">to</span>
        <span class="n">create</span> <span class="n">an</span> <span class="n">error</span> <span class="n">message</span> <span class="k">if</span> <span class="n">the</span> <span class="n">existing</span> <span class="n">module</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">a</span> <span class="n">blackbox</span>
        <span class="n">module</span><span class="p">,</span> <span class="ow">and</span> <span class="n">overwrite</span> <span class="n">the</span> <span class="n">existing</span> <span class="n">module</span> <span class="k">if</span> <span class="n">it</span> <span class="ow">is</span> <span class="n">a</span> <span class="n">blackbox</span> <span class="n">module</span><span class="o">.</span><span class="p">)</span>

    <span class="o">-</span><span class="n">overwrite</span>
        <span class="n">overwrite</span> <span class="n">existing</span> <span class="n">modules</span> <span class="k">with</span> <span class="n">the</span> <span class="n">same</span> <span class="n">name</span>

    <span class="o">-</span><span class="n">lib</span>
        <span class="n">only</span> <span class="n">create</span> <span class="n">empty</span> <span class="n">blackbox</span> <span class="n">modules</span>
</pre></div>
</div>
</div>
<div class="section" id="read-json-read-json-file">
<span id="cmd-read-json"></span><h1>read_json – read JSON file<a class="headerlink" href="#read-json-read-json-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">read_json</span> <span class="p">[</span><span class="n">filename</span><span class="p">]</span>

<span class="n">Load</span> <span class="n">modules</span> <span class="kn">from</span> <span class="nn">a</span> <span class="n">JSON</span> <span class="n">file</span> <span class="n">into</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span> <span class="n">See</span> <span class="s2">&quot;help write_json&quot;</span>
<span class="k">for</span> <span class="n">a</span> <span class="n">description</span> <span class="n">of</span> <span class="n">the</span> <span class="n">file</span> <span class="nb">format</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="read-liberty-read-cells-from-liberty-file">
<span id="cmd-read-liberty"></span><h1>read_liberty – read cells from liberty file<a class="headerlink" href="#read-liberty-read-cells-from-liberty-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">read_liberty</span> <span class="p">[</span><span class="n">filename</span><span class="p">]</span>

<span class="n">Read</span> <span class="n">cells</span> <span class="kn">from</span> <span class="nn">liberty</span> <span class="n">file</span> <span class="k">as</span> <span class="n">modules</span> <span class="n">into</span> <span class="n">current</span> <span class="n">design</span><span class="o">.</span>

    <span class="o">-</span><span class="n">lib</span>
        <span class="n">only</span> <span class="n">create</span> <span class="n">empty</span> <span class="n">blackbox</span> <span class="n">modules</span>

    <span class="o">-</span><span class="n">nooverwrite</span>
        <span class="n">ignore</span> <span class="n">re</span><span class="o">-</span><span class="n">definitions</span> <span class="n">of</span> <span class="n">modules</span><span class="o">.</span> <span class="p">(</span><span class="n">the</span> <span class="n">default</span> <span class="n">behavior</span> <span class="ow">is</span> <span class="n">to</span>
        <span class="n">create</span> <span class="n">an</span> <span class="n">error</span> <span class="n">message</span> <span class="k">if</span> <span class="n">the</span> <span class="n">existing</span> <span class="n">module</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">a</span> <span class="n">blackbox</span>
        <span class="n">module</span><span class="p">,</span> <span class="ow">and</span> <span class="n">overwrite</span> <span class="n">the</span> <span class="n">existing</span> <span class="n">module</span> <span class="k">if</span> <span class="n">it</span> <span class="ow">is</span>  <span class="n">a</span> <span class="n">blackbox</span> <span class="n">module</span><span class="o">.</span><span class="p">)</span>

    <span class="o">-</span><span class="n">overwrite</span>
        <span class="n">overwrite</span> <span class="n">existing</span> <span class="n">modules</span> <span class="k">with</span> <span class="n">the</span> <span class="n">same</span> <span class="n">name</span>

    <span class="o">-</span><span class="n">ignore_miss_func</span>
        <span class="n">ignore</span> <span class="n">cells</span> <span class="k">with</span> <span class="n">missing</span> <span class="n">function</span> <span class="n">specification</span> <span class="n">of</span> <span class="n">outputs</span>

    <span class="o">-</span><span class="n">ignore_miss_dir</span>
        <span class="n">ignore</span> <span class="n">cells</span> <span class="k">with</span> <span class="n">a</span> <span class="n">missing</span> <span class="ow">or</span> <span class="n">invalid</span> <span class="n">direction</span>
        <span class="n">specification</span> <span class="n">on</span> <span class="n">a</span> <span class="n">pin</span>

    <span class="o">-</span><span class="n">ignore_miss_data_latch</span>
        <span class="n">ignore</span> <span class="n">latches</span> <span class="k">with</span> <span class="n">missing</span> <span class="n">data</span> <span class="ow">and</span><span class="o">/</span><span class="ow">or</span> <span class="n">enable</span> <span class="n">pins</span>

    <span class="o">-</span><span class="nb">setattr</span> <span class="o">&lt;</span><span class="n">attribute_name</span><span class="o">&gt;</span>
        <span class="nb">set</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">attribute</span> <span class="p">(</span><span class="n">to</span> <span class="n">the</span> <span class="n">value</span> <span class="mi">1</span><span class="p">)</span> <span class="n">on</span> <span class="nb">all</span> <span class="n">loaded</span> <span class="n">modules</span>
</pre></div>
</div>
</div>
<div class="section" id="read-verilog-read-modules-from-verilog-file">
<span id="cmd-read-verilog"></span><h1>read_verilog – read modules from Verilog file<a class="headerlink" href="#read-verilog-read-modules-from-verilog-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>read_verilog [options] [filename]

Load modules from a Verilog file to the current design. A large subset of
Verilog-2005 is supported.

    -sv
        enable support for SystemVerilog features. (only a small subset
        of SystemVerilog is supported)

    -formal
        enable support for SystemVerilog assertions and some Yosys extensions
        replace the implicit -D SYNTHESIS with -D FORMAL

    -noassert
        ignore assert() statements

    -noassume
        ignore assume() statements

    -norestrict
        ignore restrict() statements

    -assume-asserts
        treat all assert() statements like assume() statements

    -assert-assumes
        treat all assume() statements like assert() statements

    -debug
        alias for -dump_ast1 -dump_ast2 -dump_vlog1 -dump_vlog2 -yydebug

    -dump_ast1
        dump abstract syntax tree (before simplification)

    -dump_ast2
        dump abstract syntax tree (after simplification)

    -no_dump_ptr
        do not include hex memory addresses in dump (easier to diff dumps)

    -dump_vlog1
        dump ast as Verilog code (before simplification)

    -dump_vlog2
        dump ast as Verilog code (after simplification)

    -dump_rtlil
        dump generated RTLIL netlist

    -yydebug
        enable parser debug output

    -nolatches
        usually latches are synthesized into logic loops
        this option prohibits this and sets the output to &#39;x&#39;
        in what would be the latches hold condition

        this behavior can also be achieved by setting the
        &#39;nolatches&#39; attribute on the respective module or
        always block.

    -nomem2reg
        under certain conditions memories are converted to registers
        early during simplification to ensure correct handling of
        complex corner cases. this option disables this behavior.

        this can also be achieved by setting the &#39;nomem2reg&#39;
        attribute on the respective module or register.

        This is potentially dangerous. Usually the front-end has good
        reasons for converting an array to a list of registers.
        Prohibiting this step will likely result in incorrect synthesis
        results.

    -mem2reg
        always convert memories to registers. this can also be
        achieved by setting the &#39;mem2reg&#39; attribute on the respective
        module or register.

    -nomeminit
        do not infer $meminit cells and instead convert initialized
        memories to registers directly in the front-end.

    -ppdump
        dump Verilog code after pre-processor

    -nopp
        do not run the pre-processor

    -nodpi
        disable DPI-C support

    -noblackbox
        do not automatically add a (* blackbox *) attribute to an
        empty module.

    -lib
        only create empty blackbox modules. This implies -DBLACKBOX.
        modules with the (* whitebox *) attribute will be preserved.
        (* lib_whitebox *) will be treated like (* whitebox *).

    -nowb
        delete (* whitebox *) and (* lib_whitebox *) attributes from
        all modules.

    -specify
        parse and import specify blocks

    -noopt
        don&#39;t perform basic optimizations (such as const folding) in the
        high-level front-end.

    -icells
        interpret cell types starting with &#39;$&#39; as internal cell types

    -pwires
        add a wire for each module parameter

    -nooverwrite
        ignore re-definitions of modules. (the default behavior is to
        create an error message if the existing module is not a black box
        module, and overwrite the existing module otherwise.)

    -overwrite
        overwrite existing modules with the same name

    -defer
        only read the abstract syntax tree and defer actual compilation
        to a later &#39;hierarchy&#39; command. Useful in cases where the default
        parameters of modules yield invalid or not synthesizable code.

    -noautowire
        make the default of `default_nettype be &quot;none&quot; instead of &quot;wire&quot;.

    -setattr &lt;attribute_name&gt;
        set the specified attribute (to the value 1) on all loaded modules

    -Dname[=definition]
        define the preprocessor symbol &#39;name&#39; and set its optional value
        &#39;definition&#39;

    -Idir
        add &#39;dir&#39; to the directories which are used when searching include
        files

The command &#39;verilog_defaults&#39; can be used to register default options for
subsequent calls to &#39;read_verilog&#39;.

Note that the Verilog frontend does a pretty good job of processing valid
verilog input, but has not very good error reporting. It generally is
recommended to use a simulator (for example Icarus Verilog) for checking
the syntax of the code, rather than to rely on read_verilog for that.

Depending on if read_verilog is run in -formal mode, either the macro
SYNTHESIS or FORMAL is defined automatically. In addition, read_verilog
always defines the macro YOSYS.

See the Yosys README file for a list of non-standard Verilog features
supported by the Yosys Verilog front-end.
</pre></div>
</div>
</div>
<div class="section" id="rename-rename-object-in-the-design">
<span id="cmd-rename"></span><h1>rename – rename object in the design<a class="headerlink" href="#rename-rename-object-in-the-design" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>rename old_name new_name

Rename the specified object. Note that selection patterns are not supported
by this command.



    rename -output old_name new_name

Like above, but also make the wire an output. This will fail if the object is
not a wire.


    rename -src [selection]

Assign names auto-generated from the src attribute to all selected wires and
cells with private names.


    rename -wire [selection]

Assign auto-generated names based on the wires they drive to all selected
cells with private names. Ignores cells driving privatly named wires.


    rename -enumerate [-pattern &lt;pattern&gt;] [selection]

Assign short auto-generated names to all selected wires and cells with private
names. The -pattern option can be used to set the pattern for the new names.
The character % in the pattern is replaced with a integer number. The default
pattern is &#39;_%_&#39;.


    rename -hide [selection]

Assign private names (the ones with $-prefix) to all selected wires and cells
with public names. This ignores all selected ports.


    rename -top new_name

Rename top module.
</pre></div>
</div>
</div>
<div class="section" id="rmports-remove-module-ports-with-no-connections">
<span id="cmd-rmports"></span><h1>rmports – remove module ports with no connections<a class="headerlink" href="#rmports-remove-module-ports-with-no-connections" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">rmports</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">identifies</span> <span class="n">ports</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">selected</span> <span class="n">modules</span> <span class="n">which</span> <span class="n">are</span> <span class="ow">not</span> <span class="n">used</span> <span class="ow">or</span>
<span class="n">driven</span> <span class="ow">and</span> <span class="n">removes</span> <span class="n">them</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="sat-solve-a-sat-problem-in-the-circuit">
<span id="cmd-sat"></span><h1>sat – solve a SAT problem in the circuit<a class="headerlink" href="#sat-solve-a-sat-problem-in-the-circuit" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>sat [options] [selection]

This command solves a SAT problem defined over the currently selected circuit
and additional constraints passed as parameters.

    -all
        show all solutions to the problem (this can grow exponentially, use
        -max &lt;N&gt; instead to get &lt;N&gt; solutions)

    -max &lt;N&gt;
        like -all, but limit number of solutions to &lt;N&gt;

    -enable_undef
        enable modeling of undef value (aka &#39;x-bits&#39;)
        this option is implied by -set-def, -set-undef et. cetera

    -max_undef
        maximize the number of undef bits in solutions, giving a better
        picture of which input bits are actually vital to the solution.

    -set &lt;signal&gt; &lt;value&gt;
        set the specified signal to the specified value.

    -set-def &lt;signal&gt;
        add a constraint that all bits of the given signal must be defined

    -set-any-undef &lt;signal&gt;
        add a constraint that at least one bit of the given signal is undefined

    -set-all-undef &lt;signal&gt;
        add a constraint that all bits of the given signal are undefined

    -set-def-inputs
        add -set-def constraints for all module inputs

    -show &lt;signal&gt;
        show the model for the specified signal. if no -show option is
        passed then a set of signals to be shown is automatically selected.

    -show-inputs, -show-outputs, -show-ports
        add all module (input/output) ports to the list of shown signals

    -show-regs, -show-public, -show-all
        show all registers, show signals with &#39;public&#39; names, show all signals

    -ignore_div_by_zero
        ignore all solutions that involve a division by zero

    -ignore_unknown_cells
        ignore all cells that can not be matched to a SAT model

The following options can be used to set up a sequential problem:

    -seq &lt;N&gt;
        set up a sequential problem with &lt;N&gt; time steps. The steps will
        be numbered from 1 to N.

        note: for large &lt;N&gt; it can be significantly faster to use
        -tempinduct-baseonly -maxsteps &lt;N&gt; instead of -seq &lt;N&gt;.

    -set-at &lt;N&gt; &lt;signal&gt; &lt;value&gt;
    -unset-at &lt;N&gt; &lt;signal&gt;
        set or unset the specified signal to the specified value in the
        given timestep. this has priority over a -set for the same signal.

    -set-assumes
        set all assumptions provided via $assume cells

    -set-def-at &lt;N&gt; &lt;signal&gt;
    -set-any-undef-at &lt;N&gt; &lt;signal&gt;
    -set-all-undef-at &lt;N&gt; &lt;signal&gt;
        add undef constraints in the given timestep.

    -set-init &lt;signal&gt; &lt;value&gt;
        set the initial value for the register driving the signal to the value

    -set-init-undef
        set all initial states (not set using -set-init) to undef

    -set-init-def
        do not force a value for the initial state but do not allow undef

    -set-init-zero
        set all initial states (not set using -set-init) to zero

    -dump_vcd &lt;vcd-file-name&gt;
        dump SAT model (counter example in proof) to VCD file

    -dump_json &lt;json-file-name&gt;
        dump SAT model (counter example in proof) to a WaveJSON file.

    -dump_cnf &lt;cnf-file-name&gt;
        dump CNF of SAT problem (in DIMACS format). in temporal induction
        proofs this is the CNF of the first induction step.

The following additional options can be used to set up a proof. If also -seq
is passed, a temporal induction proof is performed.

    -tempinduct
        Perform a temporal induction proof. In a temporal induction proof it is
        proven that the condition holds forever after the number of time steps
        specified using -seq.

    -tempinduct-def
        Perform a temporal induction proof. Assume an initial state with all
        registers set to defined values for the induction step.

    -tempinduct-baseonly
        Run only the basecase half of temporal induction (requires -maxsteps)

    -tempinduct-inductonly
        Run only the induction half of temporal induction

    -tempinduct-skip &lt;N&gt;
        Skip the first &lt;N&gt; steps of the induction proof.

        note: this will assume that the base case holds for &lt;N&gt; steps.
        this must be proven independently with &quot;-tempinduct-baseonly
        -maxsteps &lt;N&gt;&quot;. Use -initsteps if you just want to set a
        minimal induction length.

    -prove &lt;signal&gt; &lt;value&gt;
        Attempt to proof that &lt;signal&gt; is always &lt;value&gt;.

    -prove-x &lt;signal&gt; &lt;value&gt;
        Like -prove, but an undef (x) bit in the lhs matches any value on
        the right hand side. Useful for equivalence checking.

    -prove-asserts
        Prove that all asserts in the design hold.

    -prove-skip &lt;N&gt;
        Do not enforce the prove-condition for the first &lt;N&gt; time steps.

    -maxsteps &lt;N&gt;
        Set a maximum length for the induction.

    -initsteps &lt;N&gt;
        Set initial length for the induction.
        This will speed up the search of the right induction length
        for deep induction proofs.

    -stepsize &lt;N&gt;
        Increase the size of the induction proof in steps of &lt;N&gt;.
        This will speed up the search of the right induction length
        for deep induction proofs.

    -timeout &lt;N&gt;
        Maximum number of seconds a single SAT instance may take.

    -verify
        Return an error and stop the synthesis script if the proof fails.

    -verify-no-timeout
        Like -verify but do not return an error for timeouts.

    -falsify
        Return an error and stop the synthesis script if the proof succeeds.

    -falsify-no-timeout
        Like -falsify but do not return an error for timeouts.
</pre></div>
</div>
</div>
<div class="section" id="scatter-add-additional-intermediate-nets">
<span id="cmd-scatter"></span><h1>scatter – add additional intermediate nets<a class="headerlink" href="#scatter-add-additional-intermediate-nets" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">scatter</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">adds</span> <span class="n">additional</span> <span class="n">intermediate</span> <span class="n">nets</span> <span class="n">on</span> <span class="nb">all</span> <span class="n">cell</span> <span class="n">ports</span><span class="o">.</span> <span class="n">This</span> <span class="ow">is</span> <span class="n">used</span>
<span class="k">for</span> <span class="n">testing</span> <span class="n">the</span> <span class="n">correct</span> <span class="n">use</span> <span class="n">of</span> <span class="n">the</span> <span class="n">SigMap</span> <span class="n">helper</span> <span class="ow">in</span> <span class="n">passes</span><span class="o">.</span> <span class="n">If</span> <span class="n">you</span> <span class="n">don</span><span class="s1">&#39;t know</span>
<span class="n">what</span> <span class="n">this</span> <span class="n">means</span><span class="p">:</span> <span class="n">don</span><span class="s1">&#39;t worry -- you only need this pass when testing your own</span>
<span class="n">extensions</span> <span class="n">to</span> <span class="n">Yosys</span><span class="o">.</span>

<span class="n">Use</span> <span class="n">the</span> <span class="n">opt_clean</span> <span class="n">command</span> <span class="n">to</span> <span class="n">get</span> <span class="n">rid</span> <span class="n">of</span> <span class="n">the</span> <span class="n">additional</span> <span class="n">nets</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="scc-detect-strongly-connected-components-logic-loops">
<span id="cmd-scc"></span><h1>scc – detect strongly connected components (logic loops)<a class="headerlink" href="#scc-detect-strongly-connected-components-logic-loops" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">scc</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">identifies</span> <span class="n">strongly</span> <span class="n">connected</span> <span class="n">components</span> <span class="p">(</span><span class="n">aka</span> <span class="n">logic</span> <span class="n">loops</span><span class="p">)</span> <span class="ow">in</span> <span class="n">the</span>
<span class="n">design</span><span class="o">.</span>

    <span class="o">-</span><span class="n">expect</span> <span class="o">&lt;</span><span class="n">num</span><span class="o">&gt;</span>
        <span class="n">expect</span> <span class="n">to</span> <span class="n">find</span> <span class="n">exactly</span> <span class="o">&lt;</span><span class="n">num</span><span class="o">&gt;</span> <span class="n">SSCs</span><span class="o">.</span> <span class="n">A</span> <span class="n">different</span> <span class="n">number</span> <span class="n">of</span> <span class="n">SSCs</span> <span class="n">will</span>
        <span class="n">produce</span> <span class="n">an</span> <span class="n">error</span><span class="o">.</span>

    <span class="o">-</span><span class="n">max_depth</span> <span class="o">&lt;</span><span class="n">num</span><span class="o">&gt;</span>
        <span class="n">limit</span> <span class="n">to</span> <span class="n">loops</span> <span class="ow">not</span> <span class="n">longer</span> <span class="n">than</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">number</span> <span class="n">of</span> <span class="n">cells</span><span class="o">.</span> <span class="n">This</span>
        <span class="n">can</span> <span class="n">e</span><span class="o">.</span><span class="n">g</span><span class="o">.</span> <span class="n">be</span> <span class="n">useful</span> <span class="ow">in</span> <span class="n">identifying</span> <span class="n">small</span> <span class="n">local</span> <span class="n">loops</span> <span class="ow">in</span> <span class="n">a</span> <span class="n">module</span> <span class="n">that</span>
        <span class="n">implements</span> <span class="n">one</span> <span class="n">large</span> <span class="n">SCC</span><span class="o">.</span>

    <span class="o">-</span><span class="n">nofeedback</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="n">count</span> <span class="n">cells</span> <span class="n">that</span> <span class="n">have</span> <span class="n">their</span> <span class="n">output</span> <span class="n">fed</span> <span class="n">back</span> <span class="n">into</span> <span class="n">one</span> <span class="n">of</span> <span class="n">their</span>
        <span class="n">inputs</span> <span class="k">as</span> <span class="n">single</span><span class="o">-</span><span class="n">cell</span> <span class="n">scc</span><span class="o">.</span>

    <span class="o">-</span><span class="n">all_cell_types</span>
        <span class="n">Usually</span> <span class="n">this</span> <span class="n">command</span> <span class="n">only</span> <span class="n">considers</span> <span class="n">internal</span> <span class="n">non</span><span class="o">-</span><span class="n">memory</span> <span class="n">cells</span><span class="o">.</span> <span class="n">With</span>
        <span class="n">this</span> <span class="n">option</span> <span class="nb">set</span><span class="p">,</span> <span class="nb">all</span> <span class="n">cells</span> <span class="n">are</span> <span class="n">considered</span><span class="o">.</span> <span class="n">For</span> <span class="n">unknown</span> <span class="n">cells</span> <span class="nb">all</span> <span class="n">ports</span>
        <span class="n">are</span> <span class="n">assumed</span> <span class="n">to</span> <span class="n">be</span> <span class="n">bidirectional</span> <span class="s1">&#39;inout&#39;</span> <span class="n">ports</span><span class="o">.</span>

    <span class="o">-</span><span class="n">set_attr</span> <span class="o">&lt;</span><span class="n">name</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">value</span><span class="o">&gt;</span>
        <span class="nb">set</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">attribute</span> <span class="n">on</span> <span class="nb">all</span> <span class="n">cells</span> <span class="n">that</span> <span class="n">are</span> <span class="n">part</span> <span class="n">of</span> <span class="n">a</span> <span class="n">logic</span>
        <span class="n">loop</span><span class="o">.</span> <span class="n">the</span> <span class="n">special</span> <span class="n">token</span> <span class="p">{}</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">value</span> <span class="ow">is</span> <span class="n">replaced</span> <span class="k">with</span> <span class="n">a</span> <span class="n">unique</span>
        <span class="n">identifier</span> <span class="k">for</span> <span class="n">the</span> <span class="n">logic</span> <span class="n">loop</span><span class="o">.</span>

    <span class="o">-</span><span class="n">select</span>
        <span class="n">replace</span> <span class="n">the</span> <span class="n">current</span> <span class="n">selection</span> <span class="k">with</span> <span class="n">a</span> <span class="n">selection</span> <span class="n">of</span> <span class="nb">all</span> <span class="n">cells</span> <span class="ow">and</span> <span class="n">wires</span>
        <span class="n">that</span> <span class="n">are</span> <span class="n">part</span> <span class="n">of</span> <span class="n">a</span> <span class="n">found</span> <span class="n">logic</span> <span class="n">loop</span>
</pre></div>
</div>
</div>
<div class="section" id="scratchpad-get-set-values-in-the-scratchpad">
<span id="cmd-scratchpad"></span><h1>scratchpad – get/set values in the scratchpad<a class="headerlink" href="#scratchpad-get-set-values-in-the-scratchpad" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">scratchpad</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">allows</span> <span class="n">to</span> <span class="n">read</span> <span class="ow">and</span> <span class="n">modify</span> <span class="n">values</span> <span class="kn">from</span> <span class="nn">the</span> <span class="n">scratchpad</span> <span class="n">of</span> <span class="n">the</span> <span class="n">current</span>
<span class="n">design</span><span class="o">.</span> <span class="n">Options</span><span class="p">:</span>

    <span class="o">-</span><span class="n">get</span> <span class="o">&lt;</span><span class="n">identifier</span><span class="o">&gt;</span>
        <span class="nb">print</span> <span class="n">the</span> <span class="n">value</span> <span class="n">saved</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">scratchpad</span> <span class="n">under</span> <span class="n">the</span> <span class="n">given</span> <span class="n">identifier</span><span class="o">.</span>

    <span class="o">-</span><span class="nb">set</span> <span class="o">&lt;</span><span class="n">identifier</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">value</span><span class="o">&gt;</span>
        <span class="n">save</span> <span class="n">the</span> <span class="n">given</span> <span class="n">value</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">scratchpad</span> <span class="n">under</span> <span class="n">the</span> <span class="n">given</span> <span class="n">identifier</span><span class="o">.</span>

    <span class="o">-</span><span class="n">unset</span> <span class="o">&lt;</span><span class="n">identifier</span><span class="o">&gt;</span>
        <span class="n">remove</span> <span class="n">the</span> <span class="n">entry</span> <span class="k">for</span> <span class="n">the</span> <span class="n">given</span> <span class="n">identifier</span> <span class="kn">from</span> <span class="nn">the</span> <span class="n">scratchpad</span><span class="o">.</span>

    <span class="o">-</span><span class="n">copy</span> <span class="o">&lt;</span><span class="n">identifier_from</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">identifier_to</span><span class="o">&gt;</span>
        <span class="n">copy</span> <span class="n">the</span> <span class="n">value</span> <span class="n">of</span> <span class="n">the</span> <span class="n">first</span> <span class="n">identifier</span> <span class="n">to</span> <span class="n">the</span> <span class="n">second</span> <span class="n">identifier</span><span class="o">.</span>

    <span class="o">-</span><span class="k">assert</span> <span class="o">&lt;</span><span class="n">identifier</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">value</span><span class="o">&gt;</span>
        <span class="k">assert</span> <span class="n">that</span> <span class="n">the</span> <span class="n">entry</span> <span class="k">for</span> <span class="n">the</span> <span class="n">given</span> <span class="n">identifier</span> <span class="ow">is</span> <span class="nb">set</span> <span class="n">to</span> <span class="n">the</span> <span class="n">given</span> <span class="n">value</span><span class="o">.</span>

    <span class="o">-</span><span class="k">assert</span><span class="o">-</span><span class="nb">set</span> <span class="o">&lt;</span><span class="n">identifier</span><span class="o">&gt;</span>
        <span class="k">assert</span> <span class="n">that</span> <span class="n">the</span> <span class="n">entry</span> <span class="k">for</span> <span class="n">the</span> <span class="n">given</span> <span class="n">identifier</span> <span class="n">exists</span><span class="o">.</span>

    <span class="o">-</span><span class="k">assert</span><span class="o">-</span><span class="n">unset</span> <span class="o">&lt;</span><span class="n">identifier</span><span class="o">&gt;</span>
        <span class="k">assert</span> <span class="n">that</span> <span class="n">the</span> <span class="n">entry</span> <span class="k">for</span> <span class="n">the</span> <span class="n">given</span> <span class="n">identifier</span> <span class="n">does</span> <span class="ow">not</span> <span class="n">exist</span><span class="o">.</span>

<span class="n">The</span> <span class="n">identifier</span> <span class="n">may</span> <span class="ow">not</span> <span class="n">contain</span> <span class="n">whitespace</span><span class="o">.</span> <span class="n">By</span> <span class="n">convention</span><span class="p">,</span> <span class="n">it</span> <span class="ow">is</span> <span class="n">usually</span> <span class="n">prefixed</span>
<span class="n">by</span> <span class="n">the</span> <span class="n">name</span> <span class="n">of</span> <span class="n">the</span> <span class="k">pass</span> <span class="n">that</span> <span class="n">uses</span> <span class="n">it</span><span class="p">,</span> <span class="n">e</span><span class="o">.</span><span class="n">g</span><span class="o">.</span> <span class="s1">&#39;opt.did_something&#39;</span><span class="o">.</span> <span class="n">If</span> <span class="n">the</span> <span class="n">value</span>
<span class="n">contains</span> <span class="n">whitespace</span><span class="p">,</span> <span class="n">it</span> <span class="n">must</span> <span class="n">be</span> <span class="n">enclosed</span> <span class="ow">in</span> <span class="n">double</span> <span class="n">quotes</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="script-execute-commands-from-file-or-wire">
<span id="cmd-script"></span><h1>script – execute commands from file or wire<a class="headerlink" href="#script-execute-commands-from-file-or-wire" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">script</span> <span class="o">&lt;</span><span class="n">filename</span><span class="o">&gt;</span> <span class="p">[</span><span class="o">&lt;</span><span class="n">from_label</span><span class="o">&gt;</span><span class="p">:</span><span class="o">&lt;</span><span class="n">to_label</span><span class="o">&gt;</span><span class="p">]</span>
    <span class="n">script</span> <span class="o">-</span><span class="n">scriptwire</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">executes</span> <span class="n">the</span> <span class="n">yosys</span> <span class="n">commands</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">file</span> <span class="p">(</span><span class="n">default</span>
<span class="n">behaviour</span><span class="p">),</span> <span class="ow">or</span> <span class="n">commands</span> <span class="n">embedded</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">constant</span> <span class="n">text</span> <span class="n">value</span> <span class="n">connected</span> <span class="n">to</span> <span class="n">the</span>
<span class="n">selected</span> <span class="n">wires</span><span class="o">.</span>

<span class="n">In</span> <span class="n">the</span> <span class="n">default</span> <span class="p">(</span><span class="n">file</span><span class="p">)</span> <span class="n">case</span><span class="p">,</span> <span class="n">the</span> <span class="mi">2</span><span class="n">nd</span> <span class="n">argument</span> <span class="n">can</span> <span class="n">be</span> <span class="n">used</span> <span class="n">to</span> <span class="n">only</span> <span class="n">execute</span> <span class="n">the</span>
<span class="n">section</span> <span class="n">of</span> <span class="n">the</span> <span class="n">file</span> <span class="n">between</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">labels</span><span class="o">.</span> <span class="n">An</span> <span class="n">empty</span> <span class="kn">from</span> <span class="nn">label</span> <span class="ow">is</span>
<span class="n">synonymous</span> <span class="k">with</span> <span class="n">the</span> <span class="n">beginning</span> <span class="n">of</span> <span class="n">the</span> <span class="n">file</span> <span class="ow">and</span> <span class="n">an</span> <span class="n">empty</span> <span class="n">to</span> <span class="n">label</span> <span class="ow">is</span> <span class="n">synonymous</span>
<span class="k">with</span> <span class="n">the</span> <span class="n">end</span> <span class="n">of</span> <span class="n">the</span> <span class="n">file</span><span class="o">.</span>

<span class="n">If</span> <span class="n">only</span> <span class="n">one</span> <span class="n">label</span> <span class="ow">is</span> <span class="n">specified</span> <span class="p">(</span><span class="n">without</span> <span class="s1">&#39;:&#39;</span><span class="p">)</span> <span class="n">then</span> <span class="n">only</span> <span class="n">the</span> <span class="n">block</span>
<span class="n">marked</span> <span class="k">with</span> <span class="n">that</span> <span class="n">label</span> <span class="p">(</span><span class="n">until</span> <span class="n">the</span> <span class="nb">next</span> <span class="n">label</span><span class="p">)</span> <span class="ow">is</span> <span class="n">executed</span><span class="o">.</span>

<span class="n">In</span> <span class="s2">&quot;-scriptwire&quot;</span> <span class="n">mode</span><span class="p">,</span> <span class="n">the</span> <span class="n">commands</span> <span class="n">on</span> <span class="n">the</span> <span class="n">selected</span> <span class="n">wire</span><span class="p">(</span><span class="n">s</span><span class="p">)</span> <span class="n">will</span> <span class="n">be</span> <span class="n">executed</span>
<span class="ow">in</span> <span class="n">the</span> <span class="n">scope</span> <span class="n">of</span> <span class="p">(</span><span class="ow">and</span> <span class="n">thus</span><span class="p">,</span> <span class="n">relative</span> <span class="n">to</span><span class="p">)</span> <span class="n">the</span> <span class="n">wires</span><span class="s1">&#39; owning module(s). This</span>
<span class="s1">&#39;-module&#39;</span> <span class="n">mode</span> <span class="n">can</span> <span class="n">be</span> <span class="n">exited</span> <span class="n">by</span> <span class="n">using</span> <span class="n">the</span> <span class="s1">&#39;cd&#39;</span> <span class="n">command</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="select-modify-and-view-the-list-of-selected-objects">
<span id="cmd-select"></span><h1>select – modify and view the list of selected objects<a class="headerlink" href="#select-modify-and-view-the-list-of-selected-objects" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>select [ -add | -del | -set &lt;name&gt; ] {-read &lt;filename&gt; | &lt;selection&gt;}
    select [ &lt;assert_option&gt; ] {-read &lt;filename&gt; | &lt;selection&gt;}
    select [ -list | -write &lt;filename&gt; | -count | -clear ]
    select -module &lt;modname&gt;

Most commands use the list of currently selected objects to determine which part
of the design to operate on. This command can be used to modify and view this
list of selected objects.

Note that many commands support an optional [selection] argument that can be
used to override the global selection for the command. The syntax of this
optional argument is identical to the syntax of the &lt;selection&gt; argument
described here.

    -add, -del
        add or remove the given objects to the current selection.
        without this options the current selection is replaced.

    -set &lt;name&gt;
        do not modify the current selection. instead save the new selection
        under the given name (see @&lt;name&gt; below). to save the current selection,
        use &quot;select -set &lt;name&gt; %&quot;

    -assert-none
        do not modify the current selection. instead assert that the given
        selection is empty. i.e. produce an error if any object matching the
        selection is found.

    -assert-any
        do not modify the current selection. instead assert that the given
        selection is non-empty. i.e. produce an error if no object matching
        the selection is found.

    -assert-count N
        do not modify the current selection. instead assert that the given
        selection contains exactly N objects.

    -assert-max N
        do not modify the current selection. instead assert that the given
        selection contains less than or exactly N objects.

    -assert-min N
        do not modify the current selection. instead assert that the given
        selection contains at least N objects.

    -list
        list all objects in the current selection

    -write &lt;filename&gt;
        like -list but write the output to the specified file

    -read &lt;filename&gt;
        read the specified file (written by -write)

    -count
        count all objects in the current selection

    -clear
        clear the current selection. this effectively selects the whole
        design. it also resets the selected module (see -module). use the
        command &#39;select *&#39; to select everything but stay in the current module.

    -none
        create an empty selection. the current module is unchanged.

    -module &lt;modname&gt;
        limit the current scope to the specified module.
        the difference between this and simply selecting the module
        is that all object names are interpreted relative to this
        module after this command until the selection is cleared again.

When this command is called without an argument, the current selection
is displayed in a compact form (i.e. only the module name when a whole module
is selected).

The &lt;selection&gt; argument itself is a series of commands for a simple stack
machine. Each element on the stack represents a set of selected objects.
After this commands have been executed, the union of all remaining sets
on the stack is computed and used as selection for the command.

Pushing (selecting) object when not in -module mode:

    &lt;mod_pattern&gt;
        select the specified module(s)

    &lt;mod_pattern&gt;/&lt;obj_pattern&gt;
        select the specified object(s) from the module(s)

Pushing (selecting) object when in -module mode:

    &lt;obj_pattern&gt;
        select the specified object(s) from the current module

A &lt;mod_pattern&gt; can be a module name, wildcard expression (*, ?, [..])
matching module names, or one of the following:

    A:&lt;pattern&gt;, A:&lt;pattern&gt;=&lt;pattern&gt;
        all modules with an attribute matching the given pattern
        in addition to = also &lt;, &lt;=, &gt;=, and &gt; are supported

    N:&lt;pattern&gt;
        all modules with a name matching the given pattern
        (i.e. &#39;N:&#39; is optional as it is the default matching rule)

An &lt;obj_pattern&gt; can be an object name, wildcard expression, or one of
the following:

    w:&lt;pattern&gt;
        all wires with a name matching the given wildcard pattern

    i:&lt;pattern&gt;, o:&lt;pattern&gt;, x:&lt;pattern&gt;
        all inputs (i:), outputs (o:) or any ports (x:) with matching names

    s:&lt;size&gt;, s:&lt;min&gt;:&lt;max&gt;
        all wires with a matching width

    m:&lt;pattern&gt;
        all memories with a name matching the given pattern

    c:&lt;pattern&gt;
        all cells with a name matching the given pattern

    t:&lt;pattern&gt;
        all cells with a type matching the given pattern

    p:&lt;pattern&gt;
        all processes with a name matching the given pattern

    a:&lt;pattern&gt;
        all objects with an attribute name matching the given pattern

    a:&lt;pattern&gt;=&lt;pattern&gt;
        all objects with a matching attribute name-value-pair.
        in addition to = also &lt;, &lt;=, &gt;=, and &gt; are supported

    r:&lt;pattern&gt;, r:&lt;pattern&gt;=&lt;pattern&gt;
        cells with matching parameters. also with &lt;, &lt;=, &gt;= and &gt;.

    n:&lt;pattern&gt;
        all objects with a name matching the given pattern
        (i.e. &#39;n:&#39; is optional as it is the default matching rule)

    @&lt;name&gt;
        push the selection saved prior with &#39;select -set &lt;name&gt; ...&#39;

The following actions can be performed on the top sets on the stack:

    %
        push a copy of the current selection to the stack

    %%
        replace the stack with a union of all elements on it

    %n
        replace top set with its invert

    %u
        replace the two top sets on the stack with their union

    %i
        replace the two top sets on the stack with their intersection

    %d
        pop the top set from the stack and subtract it from the new top

    %D
        like %d but swap the roles of two top sets on the stack

    %c
        create a copy of the top set from the stack and push it

    %x[&lt;num1&gt;|*][.&lt;num2&gt;][:&lt;rule&gt;[:&lt;rule&gt;..]]
        expand top set &lt;num1&gt; num times according to the specified rules.
        (i.e. select all cells connected to selected wires and select all
        wires connected to selected cells) The rules specify which cell
        ports to use for this. the syntax for a rule is a &#39;-&#39; for exclusion
        and a &#39;+&#39; for inclusion, followed by an optional comma separated
        list of cell types followed by an optional comma separated list of
        cell ports in square brackets. a rule can also be just a cell or wire
        name that limits the expansion (is included but does not go beyond).
        select at most &lt;num2&gt; objects. a warning message is printed when this
        limit is reached. When &#39;*&#39; is used instead of &lt;num1&gt; then the process
        is repeated until no further object are selected.

    %ci[&lt;num1&gt;|*][.&lt;num2&gt;][:&lt;rule&gt;[:&lt;rule&gt;..]]
    %co[&lt;num1&gt;|*][.&lt;num2&gt;][:&lt;rule&gt;[:&lt;rule&gt;..]]
        similar to %x, but only select input (%ci) or output cones (%co)

    %xe[...] %cie[...] %coe
        like %x, %ci, and %co but only consider combinatorial cells

    %a
        expand top set by selecting all wires that are (at least in part)
        aliases for selected wires.

    %s
        expand top set by adding all modules that implement cells in selected
        modules

    %m
        expand top set by selecting all modules that contain selected objects

    %M
        select modules that implement selected cells

    %C
        select cells that implement selected modules

    %R[&lt;num&gt;]
        select &lt;num&gt; random objects from top selection (default 1)

Example: the following command selects all wires that are connected to a
&#39;GATE&#39; input of a &#39;SWITCH&#39; cell:

    select */t:SWITCH %x:+[GATE] */t:SWITCH %d
</pre></div>
</div>
</div>
<div class="section" id="setattr-set-unset-attributes-on-objects">
<span id="cmd-setattr"></span><h1>setattr – set/unset attributes on objects<a class="headerlink" href="#setattr-set-unset-attributes-on-objects" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="nb">setattr</span> <span class="p">[</span> <span class="o">-</span><span class="n">mod</span> <span class="p">]</span> <span class="p">[</span> <span class="o">-</span><span class="nb">set</span> <span class="n">name</span> <span class="n">value</span> <span class="o">|</span> <span class="o">-</span><span class="n">unset</span> <span class="n">name</span> <span class="p">]</span><span class="o">...</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Set</span><span class="o">/</span><span class="n">unset</span> <span class="n">the</span> <span class="n">given</span> <span class="n">attributes</span> <span class="n">on</span> <span class="n">the</span> <span class="n">selected</span> <span class="n">objects</span><span class="o">.</span> <span class="n">String</span> <span class="n">values</span> <span class="n">must</span> <span class="n">be</span>
<span class="n">passed</span> <span class="ow">in</span> <span class="n">double</span> <span class="n">quotes</span> <span class="p">(</span><span class="s2">&quot;).</span>

<span class="n">When</span> <span class="n">called</span> <span class="k">with</span> <span class="o">-</span><span class="n">mod</span><span class="p">,</span> <span class="n">this</span> <span class="n">command</span> <span class="n">will</span> <span class="nb">set</span> <span class="ow">and</span> <span class="n">unset</span> <span class="n">attributes</span> <span class="n">on</span> <span class="n">modules</span>
<span class="n">instead</span> <span class="n">of</span> <span class="n">objects</span> <span class="n">within</span> <span class="n">modules</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="setparam-set-unset-parameters-on-objects">
<span id="cmd-setparam"></span><h1>setparam – set/unset parameters on objects<a class="headerlink" href="#setparam-set-unset-parameters-on-objects" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">setparam</span> <span class="p">[</span> <span class="o">-</span><span class="nb">type</span> <span class="n">cell_type</span> <span class="p">]</span> <span class="p">[</span> <span class="o">-</span><span class="nb">set</span> <span class="n">name</span> <span class="n">value</span> <span class="o">|</span> <span class="o">-</span><span class="n">unset</span> <span class="n">name</span> <span class="p">]</span><span class="o">...</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Set</span><span class="o">/</span><span class="n">unset</span> <span class="n">the</span> <span class="n">given</span> <span class="n">parameters</span> <span class="n">on</span> <span class="n">the</span> <span class="n">selected</span> <span class="n">cells</span><span class="o">.</span> <span class="n">String</span> <span class="n">values</span> <span class="n">must</span> <span class="n">be</span>
<span class="n">passed</span> <span class="ow">in</span> <span class="n">double</span> <span class="n">quotes</span> <span class="p">(</span><span class="s2">&quot;).</span>

<span class="n">The</span> <span class="o">-</span><span class="nb">type</span> <span class="n">option</span> <span class="n">can</span> <span class="n">be</span> <span class="n">used</span> <span class="n">to</span> <span class="n">change</span> <span class="n">the</span> <span class="n">cell</span> <span class="nb">type</span> <span class="n">of</span> <span class="n">the</span> <span class="n">selected</span> <span class="n">cells</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="setundef-replace-undef-values-with-defined-constants">
<span id="cmd-setundef"></span><h1>setundef – replace undef values with defined constants<a class="headerlink" href="#setundef-replace-undef-values-with-defined-constants" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>setundef [options] [selection]

This command replaces undef (x) constants with defined (0/1) constants.

    -undriven
        also set undriven nets to constant values

    -expose
        also expose undriven nets as inputs (use with -undriven)

    -zero
        replace with bits cleared (0)

    -one
        replace with bits set (1)

    -undef
        replace with undef (x) bits, may be used with -undriven

    -anyseq
        replace with $anyseq drivers (for formal)

    -anyconst
        replace with $anyconst drivers (for formal)

    -random &lt;seed&gt;
        replace with random bits using the specified integer as seed
        value for the random number generator.

    -init
        also create/update init values for flip-flops

    -params
        replace undef in cell parameters
</pre></div>
</div>
</div>
<div class="section" id="sf2-iobs-sf2-insert-io-buffers">
<span id="cmd-sf2-iobs"></span><h1>sf2_iobs – SF2: insert IO buffers<a class="headerlink" href="#sf2-iobs-sf2-insert-io-buffers" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">sf2_iobs</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Add</span> <span class="n">SF2</span> <span class="n">I</span><span class="o">/</span><span class="n">O</span> <span class="n">buffers</span> <span class="ow">and</span> <span class="k">global</span> <span class="n">buffers</span> <span class="n">to</span> <span class="n">top</span> <span class="n">module</span> <span class="k">as</span> <span class="n">needed</span><span class="o">.</span>

    <span class="o">-</span><span class="n">clkbuf</span>
        <span class="n">Insert</span> <span class="n">PAD</span><span class="o">-&gt;</span><span class="n">global_net</span> <span class="n">clock</span> <span class="n">buffers</span>
</pre></div>
</div>
</div>
<div class="section" id="share-perform-sat-based-resource-sharing">
<span id="cmd-share"></span><h1>share – perform sat-based resource sharing<a class="headerlink" href="#share-perform-sat-based-resource-sharing" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>share [options] [selection]

This pass merges shareable resources into a single resource. A SAT solver
is used to determine if two resources are share-able.

  -force
    Per default the selection of cells that is considered for sharing is
    narrowed using a list of cell types. With this option all selected
    cells are considered for resource sharing.

    IMPORTANT NOTE: If the -all option is used then no cells with internal
    state must be selected!

  -aggressive
    Per default some heuristics are used to reduce the number of cells
    considered for resource sharing to only large resources. This options
    turns this heuristics off, resulting in much more cells being considered
    for resource sharing.

  -fast
    Only consider the simple part of the control logic in SAT solving, resulting
    in much easier SAT problems at the cost of maybe missing some opportunities
    for resource sharing.

  -limit N
    Only perform the first N merges, then stop. This is useful for debugging.
</pre></div>
</div>
</div>
<div class="section" id="shell-enter-interactive-command-mode">
<span id="cmd-shell"></span><h1>shell – enter interactive command mode<a class="headerlink" href="#shell-enter-interactive-command-mode" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">shell</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">enters</span> <span class="n">the</span> <span class="n">interactive</span> <span class="n">command</span> <span class="n">mode</span><span class="o">.</span> <span class="n">This</span> <span class="n">can</span> <span class="n">be</span> <span class="n">useful</span>
<span class="ow">in</span> <span class="n">a</span> <span class="n">script</span> <span class="n">to</span> <span class="n">interrupt</span> <span class="n">the</span> <span class="n">script</span> <span class="n">at</span> <span class="n">a</span> <span class="n">certain</span> <span class="n">point</span> <span class="ow">and</span> <span class="n">allow</span> <span class="k">for</span>
<span class="n">interactive</span> <span class="n">inspection</span> <span class="ow">or</span> <span class="n">manual</span> <span class="n">synthesis</span> <span class="n">of</span> <span class="n">the</span> <span class="n">design</span> <span class="n">at</span> <span class="n">this</span> <span class="n">point</span><span class="o">.</span>

<span class="n">The</span> <span class="n">command</span> <span class="n">prompt</span> <span class="n">of</span> <span class="n">the</span> <span class="n">interactive</span> <span class="n">shell</span> <span class="n">indicates</span> <span class="n">the</span> <span class="n">current</span>
<span class="n">selection</span> <span class="p">(</span><span class="n">see</span> <span class="s1">&#39;help select&#39;</span><span class="p">):</span>

    <span class="n">yosys</span><span class="o">&gt;</span>
        <span class="n">the</span> <span class="n">entire</span> <span class="n">design</span> <span class="ow">is</span> <span class="n">selected</span>

    <span class="n">yosys</span><span class="o">*&gt;</span>
        <span class="n">only</span> <span class="n">part</span> <span class="n">of</span> <span class="n">the</span> <span class="n">design</span> <span class="ow">is</span> <span class="n">selected</span>

    <span class="n">yosys</span> <span class="p">[</span><span class="n">modname</span><span class="p">]</span><span class="o">&gt;</span>
        <span class="n">the</span> <span class="n">entire</span> <span class="n">module</span> <span class="s1">&#39;modname&#39;</span> <span class="ow">is</span> <span class="n">selected</span> <span class="n">using</span> <span class="s1">&#39;select -module modname&#39;</span>

    <span class="n">yosys</span> <span class="p">[</span><span class="n">modname</span><span class="p">]</span><span class="o">*&gt;</span>
        <span class="n">only</span> <span class="n">part</span> <span class="n">of</span> <span class="n">current</span> <span class="n">module</span> <span class="s1">&#39;modname&#39;</span> <span class="ow">is</span> <span class="n">selected</span>

<span class="n">When</span> <span class="ow">in</span> <span class="n">interactive</span> <span class="n">shell</span><span class="p">,</span> <span class="n">some</span> <span class="n">errors</span> <span class="p">(</span><span class="n">e</span><span class="o">.</span><span class="n">g</span><span class="o">.</span> <span class="n">invalid</span> <span class="n">command</span> <span class="n">arguments</span><span class="p">)</span>
<span class="n">do</span> <span class="ow">not</span> <span class="n">terminate</span> <span class="n">yosys</span> <span class="n">but</span> <span class="k">return</span> <span class="n">to</span> <span class="n">the</span> <span class="n">command</span> <span class="n">prompt</span><span class="o">.</span>

<span class="n">This</span> <span class="n">command</span> <span class="ow">is</span> <span class="n">the</span> <span class="n">default</span> <span class="n">action</span> <span class="k">if</span> <span class="n">nothing</span> <span class="k">else</span> <span class="n">has</span> <span class="n">been</span> <span class="n">specified</span>
<span class="n">on</span> <span class="n">the</span> <span class="n">command</span> <span class="n">line</span><span class="o">.</span>

<span class="n">Press</span> <span class="n">Ctrl</span><span class="o">-</span><span class="n">D</span> <span class="ow">or</span> <span class="nb">type</span> <span class="s1">&#39;exit&#39;</span> <span class="n">to</span> <span class="n">leave</span> <span class="n">the</span> <span class="n">interactive</span> <span class="n">shell</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="show-generate-schematics-using-graphviz">
<span id="cmd-show"></span><h1>show – generate schematics using graphviz<a class="headerlink" href="#show-generate-schematics-using-graphviz" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>show [options] [selection]

Create a graphviz DOT file for the selected part of the design and compile it
to a graphics file (usually SVG or PostScript).

    -viewer &lt;viewer&gt;
        Run the specified command with the graphics file as parameter.
        On Windows, this pauses yosys until the viewer exits.

    -format &lt;format&gt;
        Generate a graphics file in the specified format. Use &#39;dot&#39; to just
        generate a .dot file, or other &lt;format&gt; strings such as &#39;svg&#39; or &#39;ps&#39;
        to generate files in other formats (this calls the &#39;dot&#39; command).

    -lib &lt;verilog_or_ilang_file&gt;
        Use the specified library file for determining whether cell ports are
        inputs or outputs. This option can be used multiple times to specify
        more than one library.

        note: in most cases it is better to load the library before calling
        show with &#39;read_verilog -lib &lt;filename&gt;&#39;. it is also possible to
        load liberty files with &#39;read_liberty -lib &lt;filename&gt;&#39;.

    -prefix &lt;prefix&gt;
        generate &lt;prefix&gt;.* instead of ~/.yosys_show.*

    -color &lt;color&gt; &lt;object&gt;
        assign the specified color to the specified object. The object can be
        a single selection wildcard expressions or a saved set of objects in
        the @&lt;name&gt; syntax (see &quot;help select&quot; for details).

    -label &lt;text&gt; &lt;object&gt;
        assign the specified label text to the specified object. The object can
        be a single selection wildcard expressions or a saved set of objects in
        the @&lt;name&gt; syntax (see &quot;help select&quot; for details).

    -colors &lt;seed&gt;
        Randomly assign colors to the wires. The integer argument is the seed
        for the random number generator. Change the seed value if the colored
        graph still is ambiguous. A seed of zero deactivates the coloring.

    -colorattr &lt;attribute_name&gt;
        Use the specified attribute to assign colors. A unique color is
        assigned to each unique value of this attribute.

    -width
        annotate buses with a label indicating the width of the bus.

    -signed
        mark ports (A, B) that are declared as signed (using the [AB]_SIGNED
        cell parameter) with an asterisk next to the port name.

    -stretch
        stretch the graph so all inputs are on the left side and all outputs
        (including inout ports) are on the right side.

    -pause
        wait for the use to press enter to before returning

    -enum
        enumerate objects with internal ($-prefixed) names

    -long
        do not abbreviate objects with internal ($-prefixed) names

    -notitle
        do not add the module name as graph title to the dot file

    -nobg
        don&#39;t run viewer in the background, IE wait for the viewer tool to
        exit before returning

When no &lt;format&gt; is specified, &#39;dot&#39; is used. When no &lt;format&gt; and &lt;viewer&gt; is
specified, &#39;xdot&#39; is used to display the schematic (POSIX systems only).

The generated output files are &#39;~/.yosys_show.dot&#39; and &#39;~/.yosys_show.&lt;format&gt;&#39;,
unless another prefix is specified using -prefix &lt;prefix&gt;.

Yosys on Windows and YosysJS use different defaults: The output is written
to &#39;show.dot&#39; in the current directory and new viewer is launched each time
the &#39;show&#39; command is executed.
</pre></div>
</div>
</div>
<div class="section" id="shregmap-map-shift-registers">
<span id="cmd-shregmap"></span><h1>shregmap – map shift registers<a class="headerlink" href="#shregmap-map-shift-registers" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>shregmap [options] [selection]

This pass converts chains of $_DFF_[NP]_ gates to target specific shift register
primitives. The generated shift register will be of type $__SHREG_DFF_[NP]_ and
will use the same interface as the original $_DFF_*_ cells. The cell parameter
&#39;DEPTH&#39; will contain the depth of the shift register. Use a target-specific
&#39;techmap&#39; map file to convert those cells to the actual target cells.

    -minlen N
        minimum length of shift register (default = 2)
        (this is the length after -keep_before and -keep_after)

    -maxlen N
        maximum length of shift register (default = no limit)
        larger chains will be mapped to multiple shift register instances

    -keep_before N
        number of DFFs to keep before the shift register (default = 0)

    -keep_after N
        number of DFFs to keep after the shift register (default = 0)

    -clkpol pos|neg|any
        limit match to only positive or negative edge clocks. (default = any)

    -enpol pos|neg|none|any_or_none|any
        limit match to FFs with the specified enable polarity. (default = none)

    -match &lt;cell_type&gt;[:&lt;d_port_name&gt;:&lt;q_port_name&gt;]
        match the specified cells instead of $_DFF_N_ and $_DFF_P_. If
        &#39;:&lt;d_port_name&gt;:&lt;q_port_name&gt;&#39; is omitted then &#39;D&#39; and &#39;Q&#39; is used
        by default. E.g. the option &#39;-clkpol pos&#39; is just an alias for
        &#39;-match $_DFF_P_&#39;, which is an alias for &#39;-match $_DFF_P_:D:Q&#39;.

    -params
        instead of encoding the clock and enable polarity in the cell name by
        deriving from the original cell name, simply name all generated cells
        $__SHREG_ and use CLKPOL and ENPOL parameters. An ENPOL value of 2 is
        used to denote cells without enable input. The ENPOL parameter is
        omitted when &#39;-enpol none&#39; (or no -enpol option) is passed.

    -zinit
        assume the shift register is automatically zero-initialized, so it
        becomes legal to merge zero initialized FFs into the shift register.

    -init
        map initialized registers to the shift reg, add an INIT parameter to
        generated cells with the initialization value. (first bit to shift out
        in LSB position)

    -tech greenpak4
        map to greenpak4 shift registers.
</pre></div>
</div>
</div>
<div class="section" id="sim-simulate-the-circuit">
<span id="cmd-sim"></span><h1>sim – simulate the circuit<a class="headerlink" href="#sim-simulate-the-circuit" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">sim</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">top</span><span class="o">-</span><span class="n">level</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">simulates</span> <span class="n">the</span> <span class="n">circuit</span> <span class="n">using</span> <span class="n">the</span> <span class="n">given</span> <span class="n">top</span><span class="o">-</span><span class="n">level</span> <span class="n">module</span><span class="o">.</span>

    <span class="o">-</span><span class="n">vcd</span> <span class="o">&lt;</span><span class="n">filename</span><span class="o">&gt;</span>
        <span class="n">write</span> <span class="n">the</span> <span class="n">simulation</span> <span class="n">results</span> <span class="n">to</span> <span class="n">the</span> <span class="n">given</span> <span class="n">VCD</span> <span class="n">file</span>

    <span class="o">-</span><span class="n">clock</span> <span class="o">&lt;</span><span class="n">portname</span><span class="o">&gt;</span>
        <span class="n">name</span> <span class="n">of</span> <span class="n">top</span><span class="o">-</span><span class="n">level</span> <span class="n">clock</span> <span class="nb">input</span>

    <span class="o">-</span><span class="n">clockn</span> <span class="o">&lt;</span><span class="n">portname</span><span class="o">&gt;</span>
        <span class="n">name</span> <span class="n">of</span> <span class="n">top</span><span class="o">-</span><span class="n">level</span> <span class="n">clock</span> <span class="nb">input</span> <span class="p">(</span><span class="n">inverse</span> <span class="n">polarity</span><span class="p">)</span>

    <span class="o">-</span><span class="n">reset</span> <span class="o">&lt;</span><span class="n">portname</span><span class="o">&gt;</span>
        <span class="n">name</span> <span class="n">of</span> <span class="n">top</span><span class="o">-</span><span class="n">level</span> <span class="n">reset</span> <span class="nb">input</span> <span class="p">(</span><span class="n">active</span> <span class="n">high</span><span class="p">)</span>

    <span class="o">-</span><span class="n">resetn</span> <span class="o">&lt;</span><span class="n">portname</span><span class="o">&gt;</span>
        <span class="n">name</span> <span class="n">of</span> <span class="n">top</span><span class="o">-</span><span class="n">level</span> <span class="n">inverted</span> <span class="n">reset</span> <span class="nb">input</span> <span class="p">(</span><span class="n">active</span> <span class="n">low</span><span class="p">)</span>

    <span class="o">-</span><span class="n">rstlen</span> <span class="o">&lt;</span><span class="n">integer</span><span class="o">&gt;</span>
        <span class="n">number</span> <span class="n">of</span> <span class="n">cycles</span> <span class="n">reset</span> <span class="n">should</span> <span class="n">stay</span> <span class="n">active</span> <span class="p">(</span><span class="n">default</span><span class="p">:</span> <span class="mi">1</span><span class="p">)</span>

    <span class="o">-</span><span class="n">zinit</span>
        <span class="n">zero</span><span class="o">-</span><span class="n">initialize</span> <span class="nb">all</span> <span class="n">uninitialized</span> <span class="n">regs</span> <span class="ow">and</span> <span class="n">memories</span>

    <span class="o">-</span><span class="n">n</span> <span class="o">&lt;</span><span class="n">integer</span><span class="o">&gt;</span>
        <span class="n">number</span> <span class="n">of</span> <span class="n">cycles</span> <span class="n">to</span> <span class="n">simulate</span> <span class="p">(</span><span class="n">default</span><span class="p">:</span> <span class="mi">20</span><span class="p">)</span>

    <span class="o">-</span><span class="n">a</span>
        <span class="n">include</span> <span class="nb">all</span> <span class="n">nets</span> <span class="ow">in</span> <span class="n">VCD</span> <span class="n">output</span><span class="p">,</span> <span class="ow">not</span> <span class="n">just</span> <span class="n">those</span> <span class="k">with</span> <span class="n">public</span> <span class="n">names</span>

    <span class="o">-</span><span class="n">w</span>
        <span class="n">writeback</span> <span class="n">mode</span><span class="p">:</span> <span class="n">use</span> <span class="n">final</span> <span class="n">simulation</span> <span class="n">state</span> <span class="k">as</span> <span class="n">new</span> <span class="n">init</span> <span class="n">state</span>

    <span class="o">-</span><span class="n">d</span>
        <span class="n">enable</span> <span class="n">debug</span> <span class="n">output</span>
</pre></div>
</div>
</div>
<div class="section" id="simplemap-mapping-simple-coarse-grain-cells">
<span id="cmd-simplemap"></span><h1>simplemap – mapping simple coarse-grain cells<a class="headerlink" href="#simplemap-mapping-simple-coarse-grain-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>simplemap [selection]

This pass maps a small selection of simple coarse-grain cells to yosys gate
primitives. The following internal cell types are mapped by this pass:

  $not, $pos, $and, $or, $xor, $xnor
  $reduce_and, $reduce_or, $reduce_xor, $reduce_xnor, $reduce_bool
  $logic_not, $logic_and, $logic_or, $mux, $tribuf
  $sr, $ff, $dff, $dffsr, $adff, $dlatch
</pre></div>
</div>
</div>
<div class="section" id="splice-create-explicit-splicing-cells">
<span id="cmd-splice"></span><h1>splice – create explicit splicing cells<a class="headerlink" href="#splice-create-explicit-splicing-cells" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>splice [options] [selection]

This command adds $slice and $concat cells to the design to make the splicing
of multi-bit signals explicit. This for example is useful for coarse grain
synthesis, where dedicated hardware is needed to splice signals.

    -sel_by_cell
        only select the cell ports to rewire by the cell. if the selection
        contains a cell, than all cell inputs are rewired, if necessary.

    -sel_by_wire
        only select the cell ports to rewire by the wire. if the selection
        contains a wire, than all cell ports driven by this wire are wired,
        if necessary.

    -sel_any_bit
        it is sufficient if the driver of any bit of a cell port is selected.
        by default all bits must be selected.

    -wires
        also add $slice and $concat cells to drive otherwise unused wires.

    -no_outputs
        do not rewire selected module outputs.

    -port &lt;name&gt;
        only rewire cell ports with the specified name. can be used multiple
        times. implies -no_output.

    -no_port &lt;name&gt;
        do not rewire cell ports with the specified name. can be used multiple
        times. can not be combined with -port &lt;name&gt;.

By default selected output wires and all cell ports of selected cells driven
by selected wires are rewired.
</pre></div>
</div>
</div>
<div class="section" id="splitnets-split-up-multi-bit-nets">
<span id="cmd-splitnets"></span><h1>splitnets – split up multi-bit nets<a class="headerlink" href="#splitnets-split-up-multi-bit-nets" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">splitnets</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">splits</span> <span class="n">multi</span><span class="o">-</span><span class="n">bit</span> <span class="n">nets</span> <span class="n">into</span> <span class="n">single</span><span class="o">-</span><span class="n">bit</span> <span class="n">nets</span><span class="o">.</span>

    <span class="o">-</span><span class="nb">format</span> <span class="n">char1</span><span class="p">[</span><span class="n">char2</span><span class="p">[</span><span class="n">char3</span><span class="p">]]</span>
        <span class="n">the</span> <span class="n">first</span> <span class="n">char</span> <span class="ow">is</span> <span class="n">inserted</span> <span class="n">between</span> <span class="n">the</span> <span class="n">net</span> <span class="n">name</span> <span class="ow">and</span> <span class="n">the</span> <span class="n">bit</span> <span class="n">index</span><span class="p">,</span> <span class="n">the</span>
        <span class="n">second</span> <span class="n">char</span> <span class="ow">is</span> <span class="n">appended</span> <span class="n">to</span> <span class="n">the</span> <span class="n">netname</span><span class="o">.</span> <span class="n">e</span><span class="o">.</span><span class="n">g</span><span class="o">.</span> <span class="o">-</span><span class="nb">format</span> <span class="p">()</span> <span class="n">creates</span> <span class="n">net</span>
        <span class="n">names</span> <span class="n">like</span> <span class="s1">&#39;mysignal(42)&#39;</span><span class="o">.</span> <span class="n">the</span> <span class="mi">3</span><span class="n">rd</span> <span class="n">character</span> <span class="ow">is</span> <span class="n">the</span> <span class="nb">range</span> <span class="n">separation</span>
        <span class="n">character</span> <span class="n">when</span> <span class="n">creating</span> <span class="n">multi</span><span class="o">-</span><span class="n">bit</span> <span class="n">wires</span><span class="o">.</span> <span class="n">the</span> <span class="n">default</span> <span class="ow">is</span> <span class="s1">&#39;[]:&#39;</span><span class="o">.</span>

    <span class="o">-</span><span class="n">ports</span>
        <span class="n">also</span> <span class="n">split</span> <span class="n">module</span> <span class="n">ports</span><span class="o">.</span> <span class="n">per</span> <span class="n">default</span> <span class="n">only</span> <span class="n">internal</span> <span class="n">signals</span> <span class="n">are</span> <span class="n">split</span><span class="o">.</span>

    <span class="o">-</span><span class="n">driver</span>
        <span class="n">don</span><span class="s1">&#39;t blindly split nets in individual bits. instead look at the driver</span>
        <span class="ow">and</span> <span class="n">split</span> <span class="n">nets</span> <span class="n">so</span> <span class="n">that</span> <span class="n">no</span> <span class="n">driver</span> <span class="n">drives</span> <span class="n">only</span> <span class="n">part</span> <span class="n">of</span> <span class="n">a</span> <span class="n">net</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="stat-print-some-statistics">
<span id="cmd-stat"></span><h1>stat – print some statistics<a class="headerlink" href="#stat-print-some-statistics" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>stat [options] [selection]

Print some statistics (number of objects) on the selected portion of the
design.

    -top &lt;module&gt;
        print design hierarchy with this module as top. if the design is fully
        selected and a module has the &#39;top&#39; attribute set, this module is used
        default value for this option.

    -liberty &lt;liberty_file&gt;
        use cell area information from the provided liberty file

    -tech &lt;technology&gt;
        print area estemate for the specified technology. Currently supported
        values for &lt;technology&gt;: xilinx, cmos

    -width
        annotate internal cell types with their word width.
        e.g. $add_8 for an 8 bit wide $add cell.
</pre></div>
</div>
</div>
<div class="section" id="submod-moving-part-of-a-module-to-a-new-submodule">
<span id="cmd-submod"></span><h1>submod – moving part of a module to a new submodule<a class="headerlink" href="#submod-moving-part-of-a-module-to-a-new-submodule" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">submod</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">identifies</span> <span class="nb">all</span> <span class="n">cells</span> <span class="k">with</span> <span class="n">the</span> <span class="s1">&#39;submod&#39;</span> <span class="n">attribute</span> <span class="ow">and</span> <span class="n">moves</span> <span class="n">them</span> <span class="n">to</span>
<span class="n">a</span> <span class="n">newly</span> <span class="n">created</span> <span class="n">module</span><span class="o">.</span> <span class="n">The</span> <span class="n">value</span> <span class="n">of</span> <span class="n">the</span> <span class="n">attribute</span> <span class="ow">is</span> <span class="n">used</span> <span class="k">as</span> <span class="n">name</span> <span class="k">for</span> <span class="n">the</span>
<span class="n">cell</span> <span class="n">that</span> <span class="n">replaces</span> <span class="n">the</span> <span class="n">group</span> <span class="n">of</span> <span class="n">cells</span> <span class="k">with</span> <span class="n">the</span> <span class="n">same</span> <span class="n">attribute</span> <span class="n">value</span><span class="o">.</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">can</span> <span class="n">be</span> <span class="n">used</span> <span class="n">to</span> <span class="n">create</span> <span class="n">a</span> <span class="n">design</span> <span class="n">hierarchy</span> <span class="ow">in</span> <span class="n">flat</span> <span class="n">design</span><span class="o">.</span> <span class="n">This</span> <span class="n">can</span>
<span class="n">be</span> <span class="n">useful</span> <span class="k">for</span> <span class="n">analyzing</span> <span class="ow">or</span> <span class="n">reverse</span><span class="o">-</span><span class="n">engineering</span> <span class="n">a</span> <span class="n">design</span><span class="o">.</span>

<span class="n">This</span> <span class="k">pass</span> <span class="n">only</span> <span class="n">operates</span> <span class="n">on</span> <span class="n">completely</span> <span class="n">selected</span> <span class="n">modules</span> <span class="k">with</span> <span class="n">no</span> <span class="n">processes</span>
<span class="ow">or</span> <span class="n">memories</span><span class="o">.</span>

    <span class="o">-</span><span class="n">copy</span>
        <span class="n">by</span> <span class="n">default</span> <span class="n">the</span> <span class="n">cells</span> <span class="n">are</span> <span class="s1">&#39;moved&#39;</span> <span class="kn">from</span> <span class="nn">the</span> <span class="n">source</span> <span class="n">module</span> <span class="ow">and</span> <span class="n">the</span> <span class="n">source</span>
        <span class="n">module</span> <span class="n">will</span> <span class="n">use</span> <span class="n">an</span> <span class="n">instance</span> <span class="n">of</span> <span class="n">the</span> <span class="n">new</span> <span class="n">module</span> <span class="n">after</span> <span class="n">this</span> <span class="n">command</span> <span class="ow">is</span>
        <span class="n">finished</span><span class="o">.</span> <span class="n">call</span> <span class="k">with</span> <span class="o">-</span><span class="n">copy</span> <span class="n">to</span> <span class="ow">not</span> <span class="n">modify</span> <span class="n">the</span> <span class="n">source</span> <span class="n">module</span><span class="o">.</span>

    <span class="o">-</span><span class="n">name</span> <span class="o">&lt;</span><span class="n">name</span><span class="o">&gt;</span>
        <span class="n">don</span><span class="s1">&#39;t use the &#39;</span><span class="n">submod</span><span class="s1">&#39; attribute but instead use the selection. only</span>
        <span class="n">objects</span> <span class="kn">from</span> <span class="nn">one</span> <span class="n">module</span> <span class="n">might</span> <span class="n">be</span> <span class="n">selected</span><span class="o">.</span> <span class="n">the</span> <span class="n">value</span> <span class="n">of</span> <span class="n">the</span> <span class="o">-</span><span class="n">name</span> <span class="n">option</span>
        <span class="ow">is</span> <span class="n">used</span> <span class="k">as</span> <span class="n">the</span> <span class="n">value</span> <span class="n">of</span> <span class="n">the</span> <span class="s1">&#39;submod&#39;</span> <span class="n">attribute</span> <span class="n">instead</span><span class="o">.</span>

    <span class="o">-</span><span class="n">hidden</span>
        <span class="n">instead</span> <span class="n">of</span> <span class="n">creating</span> <span class="n">submodule</span> <span class="n">ports</span> <span class="k">with</span> <span class="n">public</span> <span class="n">names</span><span class="p">,</span> <span class="n">create</span> <span class="n">ports</span> <span class="k">with</span>
        <span class="n">private</span> <span class="n">names</span> <span class="n">so</span> <span class="n">that</span> <span class="n">a</span> <span class="n">subsequent</span> <span class="s1">&#39;flatten; clean&#39;</span> <span class="n">call</span> <span class="n">will</span> <span class="n">restore</span> <span class="n">the</span>
        <span class="n">original</span> <span class="n">module</span> <span class="k">with</span> <span class="n">original</span> <span class="n">public</span> <span class="n">names</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="supercover-add-hi-lo-cover-cells-for-each-wire-bit">
<span id="cmd-supercover"></span><h1>supercover – add hi/lo cover cells for each wire bit<a class="headerlink" href="#supercover-add-hi-lo-cover-cells-for-each-wire-bit" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">supercover</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">adds</span> <span class="n">two</span> <span class="n">cover</span> <span class="n">cells</span> <span class="k">for</span> <span class="n">each</span> <span class="n">bit</span> <span class="n">of</span> <span class="n">each</span> <span class="n">selected</span> <span class="n">wire</span><span class="p">,</span> <span class="n">one</span>
<span class="n">checking</span> <span class="k">for</span> <span class="n">a</span> <span class="n">hi</span> <span class="n">signal</span> <span class="n">level</span> <span class="ow">and</span> <span class="n">one</span> <span class="n">checking</span> <span class="k">for</span> <span class="n">lo</span> <span class="n">level</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="synth-generic-synthesis-script">
<span id="cmd-synth"></span><h1>synth – generic synthesis script<a class="headerlink" href="#synth-generic-synthesis-script" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>synth [options]

This command runs the default synthesis script. This command does not operate
on partly selected designs.

    -top &lt;module&gt;
        use the specified module as top module (default=&#39;top&#39;)

    -auto-top
        automatically determine the top of the design hierarchy

    -flatten
        flatten the design before synthesis. this will pass &#39;-auto-top&#39; to
        &#39;hierarchy&#39; if no top module is specified.

    -encfile &lt;file&gt;
        passed to &#39;fsm_recode&#39; via &#39;fsm&#39;

    -lut &lt;k&gt;
        perform synthesis for a k-LUT architecture.

    -nofsm
        do not run FSM optimization

    -noabc
        do not run abc (as if yosys was compiled without ABC support)

    -noalumacc
        do not run &#39;alumacc&#39; pass. i.e. keep arithmetic operators in
        their direct form ($add, $sub, etc.).

    -nordff
        passed to &#39;memory&#39;. prohibits merging of FFs into memory read ports

    -noshare
        do not run SAT-based resource sharing

    -run &lt;from_label&gt;[:&lt;to_label&gt;]
        only run the commands between the labels (see below). an empty
        from label is synonymous to &#39;begin&#39;, and empty to label is
        synonymous to the end of the command list.

    -abc9
        use new ABC9 flow (EXPERIMENTAL)

    -flowmap
        use FlowMap LUT techmapping instead of ABC


The following commands are executed by this synthesis command:

    begin:
        hierarchy -check [-top &lt;top&gt; | -auto-top]

    coarse:
        proc
        flatten      (if -flatten)
        opt_expr
        opt_clean
        check
        opt
        wreduce
        peepopt
        opt_clean
        techmap -map +/cmp2lut.v -map +/cmp2lcu.v     (if -lut)
        alumacc      (unless -noalumacc)
        share        (unless -noshare)
        opt
        fsm          (unless -nofsm)
        opt -fast
        memory -nomap
        opt_clean

    fine:
        opt -fast -full
        memory_map
        opt -full
        techmap
        techmap -map +/gate2lut.v    (if -noabc and -lut)
        clean; opt_lut               (if -noabc and -lut)
        flowmap -maxlut K            (if -flowmap and -lut)
        opt -fast
        abc -fast           (unless -noabc, unless -lut)
        abc -fast -lut k    (unless -noabc, if -lut)
        opt -fast           (unless -noabc)

    check:
        hierarchy -check
        stat
        check
</pre></div>
</div>
</div>
<div class="section" id="synth-achronix-synthesis-for-acrhonix-speedster22i-fpgas">
<span id="cmd-synth-achronix"></span><h1>synth_achronix – synthesis for Acrhonix Speedster22i FPGAs.<a class="headerlink" href="#synth-achronix-synthesis-for-acrhonix-speedster22i-fpgas" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>synth_achronix [options]

This command runs synthesis for Achronix Speedster eFPGAs. This work is still experimental.

    -top &lt;module&gt;
        use the specified module as top module (default=&#39;top&#39;)

    -vout &lt;file&gt;
        write the design to the specified Verilog netlist file. writing of an
        output file is omitted if this parameter is not specified.

    -run &lt;from_label&gt;:&lt;to_label&gt;
        only run the commands between the labels (see below). an empty
        from label is synonymous to &#39;begin&#39;, and empty to label is
        synonymous to the end of the command list.

    -noflatten
        do not flatten design before synthesis

    -retime
        run &#39;abc&#39; with &#39;-dff -D 1&#39; options


The following commands are executed by this synthesis command:

    begin:
        read_verilog -sv -lib +/achronix/speedster22i/cells_sim.v
        hierarchy -check -top &lt;top&gt;

    flatten:    (unless -noflatten)
        proc
        flatten
        tribuf -logic
        deminout

    coarse:
        synth -run coarse

    fine:
        opt -fast -mux_undef -undriven -fine -full
        memory_map
        opt -undriven -fine
        dff2dffe -direct-match $_DFF_*
        opt -fine
        techmap -map +/techmap.v
        opt -full
        clean -purge
        setundef -undriven -zero
        abc -markgroups -dff -D 1    (only if -retime)

    map_luts:
        abc -lut 4
        clean

    map_cells:
        iopadmap -bits -outpad $__outpad I:O -inpad $__inpad O:I
        techmap -map +/achronix/speedster22i/cells_map.v
        clean -purge

    check:
        hierarchy -check
        stat
        check -noinit

    vout:
        write_verilog -nodec -attr2comment -defparam -renameprefix syn_ &lt;file-name&gt;
</pre></div>
</div>
</div>
<div class="section" id="synth-anlogic-synthesis-for-anlogic-fpgas">
<span id="cmd-synth-anlogic"></span><h1>synth_anlogic – synthesis for Anlogic FPGAs<a class="headerlink" href="#synth-anlogic-synthesis-for-anlogic-fpgas" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">synth_anlogic</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">runs</span> <span class="n">synthesis</span> <span class="k">for</span> <span class="n">Anlogic</span> <span class="n">FPGAs</span><span class="o">.</span>

    <span class="o">-</span><span class="n">top</span> <span class="o">&lt;</span><span class="n">module</span><span class="o">&gt;</span>
        <span class="n">use</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">module</span> <span class="k">as</span> <span class="n">top</span> <span class="n">module</span>

    <span class="o">-</span><span class="n">edif</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">&gt;</span>
        <span class="n">write</span> <span class="n">the</span> <span class="n">design</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">EDIF</span> <span class="n">file</span><span class="o">.</span> <span class="n">writing</span> <span class="n">of</span> <span class="n">an</span> <span class="n">output</span> <span class="n">file</span>
        <span class="ow">is</span> <span class="n">omitted</span> <span class="k">if</span> <span class="n">this</span> <span class="n">parameter</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">specified</span><span class="o">.</span>

    <span class="o">-</span><span class="n">json</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">&gt;</span>
        <span class="n">write</span> <span class="n">the</span> <span class="n">design</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">JSON</span> <span class="n">file</span><span class="o">.</span> <span class="n">writing</span> <span class="n">of</span> <span class="n">an</span> <span class="n">output</span> <span class="n">file</span>
        <span class="ow">is</span> <span class="n">omitted</span> <span class="k">if</span> <span class="n">this</span> <span class="n">parameter</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">specified</span><span class="o">.</span>

    <span class="o">-</span><span class="n">run</span> <span class="o">&lt;</span><span class="n">from_label</span><span class="o">&gt;</span><span class="p">:</span><span class="o">&lt;</span><span class="n">to_label</span><span class="o">&gt;</span>
        <span class="n">only</span> <span class="n">run</span> <span class="n">the</span> <span class="n">commands</span> <span class="n">between</span> <span class="n">the</span> <span class="n">labels</span> <span class="p">(</span><span class="n">see</span> <span class="n">below</span><span class="p">)</span><span class="o">.</span> <span class="n">an</span> <span class="n">empty</span>
        <span class="kn">from</span> <span class="nn">label</span> <span class="ow">is</span> <span class="n">synonymous</span> <span class="n">to</span> <span class="s1">&#39;begin&#39;</span><span class="p">,</span> <span class="ow">and</span> <span class="n">empty</span> <span class="n">to</span> <span class="n">label</span> <span class="ow">is</span>
        <span class="n">synonymous</span> <span class="n">to</span> <span class="n">the</span> <span class="n">end</span> <span class="n">of</span> <span class="n">the</span> <span class="n">command</span> <span class="nb">list</span><span class="o">.</span>

    <span class="o">-</span><span class="n">noflatten</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="n">flatten</span> <span class="n">design</span> <span class="n">before</span> <span class="n">synthesis</span>

    <span class="o">-</span><span class="n">retime</span>
        <span class="n">run</span> <span class="s1">&#39;abc&#39;</span> <span class="k">with</span> <span class="s1">&#39;-dff -D 1&#39;</span> <span class="n">options</span>

    <span class="o">-</span><span class="n">nolutram</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="n">use</span> <span class="n">EG_LOGIC_DRAM16X4</span> <span class="n">cells</span> <span class="ow">in</span> <span class="n">output</span> <span class="n">netlist</span>


<span class="n">The</span> <span class="n">following</span> <span class="n">commands</span> <span class="n">are</span> <span class="n">executed</span> <span class="n">by</span> <span class="n">this</span> <span class="n">synthesis</span> <span class="n">command</span><span class="p">:</span>

    <span class="n">begin</span><span class="p">:</span>
        <span class="n">read_verilog</span> <span class="o">-</span><span class="n">lib</span> <span class="o">+/</span><span class="n">anlogic</span><span class="o">/</span><span class="n">cells_sim</span><span class="o">.</span><span class="n">v</span> <span class="o">+/</span><span class="n">anlogic</span><span class="o">/</span><span class="n">eagle_bb</span><span class="o">.</span><span class="n">v</span>
        <span class="n">hierarchy</span> <span class="o">-</span><span class="n">check</span> <span class="o">-</span><span class="n">top</span> <span class="o">&lt;</span><span class="n">top</span><span class="o">&gt;</span>

    <span class="n">flatten</span><span class="p">:</span>    <span class="p">(</span><span class="n">unless</span> <span class="o">-</span><span class="n">noflatten</span><span class="p">)</span>
        <span class="n">proc</span>
        <span class="n">flatten</span>
        <span class="n">tribuf</span> <span class="o">-</span><span class="n">logic</span>
        <span class="n">deminout</span>

    <span class="n">coarse</span><span class="p">:</span>
        <span class="n">synth</span> <span class="o">-</span><span class="n">run</span> <span class="n">coarse</span>

    <span class="n">map_lutram</span><span class="p">:</span>    <span class="p">(</span><span class="n">skip</span> <span class="k">if</span> <span class="o">-</span><span class="n">nolutram</span><span class="p">)</span>
        <span class="n">memory_bram</span> <span class="o">-</span><span class="n">rules</span> <span class="o">+/</span><span class="n">anlogic</span><span class="o">/</span><span class="n">lutrams</span><span class="o">.</span><span class="n">txt</span>
        <span class="n">techmap</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">anlogic</span><span class="o">/</span><span class="n">lutrams_map</span><span class="o">.</span><span class="n">v</span>
        <span class="n">setundef</span> <span class="o">-</span><span class="n">zero</span> <span class="o">-</span><span class="n">params</span> <span class="n">t</span><span class="p">:</span><span class="n">EG_LOGIC_DRAM16X4</span>

    <span class="n">map_ffram</span><span class="p">:</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">fast</span> <span class="o">-</span><span class="n">mux_undef</span> <span class="o">-</span><span class="n">undriven</span> <span class="o">-</span><span class="n">fine</span>
        <span class="n">memory_map</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">undriven</span> <span class="o">-</span><span class="n">fine</span>

    <span class="n">map_gates</span><span class="p">:</span>
        <span class="n">techmap</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">techmap</span><span class="o">.</span><span class="n">v</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">anlogic</span><span class="o">/</span><span class="n">arith_map</span><span class="o">.</span><span class="n">v</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">fast</span>
        <span class="n">abc</span> <span class="o">-</span><span class="n">dff</span> <span class="o">-</span><span class="n">D</span> <span class="mi">1</span>    <span class="p">(</span><span class="n">only</span> <span class="k">if</span> <span class="o">-</span><span class="n">retime</span><span class="p">)</span>

    <span class="n">map_ffs</span><span class="p">:</span>
        <span class="n">techmap</span> <span class="o">-</span><span class="n">D</span> <span class="n">NO_LUT</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">anlogic</span><span class="o">/</span><span class="n">cells_map</span><span class="o">.</span><span class="n">v</span>
        <span class="n">dffinit</span> <span class="o">-</span><span class="n">strinit</span> <span class="n">SET</span> <span class="n">RESET</span> <span class="o">-</span><span class="n">ff</span> <span class="n">AL_MAP_SEQ</span> <span class="n">q</span> <span class="n">REGSET</span> <span class="o">-</span><span class="n">noreinit</span>
        <span class="n">opt_expr</span> <span class="o">-</span><span class="n">mux_undef</span>
        <span class="n">simplemap</span>

    <span class="n">map_luts</span><span class="p">:</span>
        <span class="n">abc</span> <span class="o">-</span><span class="n">lut</span> <span class="mi">4</span><span class="p">:</span><span class="mi">6</span>
        <span class="n">clean</span>

    <span class="n">map_cells</span><span class="p">:</span>
        <span class="n">techmap</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">anlogic</span><span class="o">/</span><span class="n">cells_map</span><span class="o">.</span><span class="n">v</span>
        <span class="n">clean</span>

    <span class="n">map_anlogic</span><span class="p">:</span>
        <span class="n">anlogic_fixcarry</span>
        <span class="n">anlogic_eqn</span>

    <span class="n">check</span><span class="p">:</span>
        <span class="n">hierarchy</span> <span class="o">-</span><span class="n">check</span>
        <span class="n">stat</span>
        <span class="n">check</span> <span class="o">-</span><span class="n">noinit</span>

    <span class="n">edif</span><span class="p">:</span>
        <span class="n">write_edif</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">-</span><span class="n">name</span><span class="o">&gt;</span>

    <span class="n">json</span><span class="p">:</span>
        <span class="n">write_json</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">-</span><span class="n">name</span><span class="o">&gt;</span>
</pre></div>
</div>
</div>
<div class="section" id="synth-coolrunner2-synthesis-for-xilinx-coolrunner-ii-cplds">
<span id="cmd-synth-coolrunner2"></span><h1>synth_coolrunner2 – synthesis for Xilinx Coolrunner-II CPLDs<a class="headerlink" href="#synth-coolrunner2-synthesis-for-xilinx-coolrunner-ii-cplds" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">synth_coolrunner2</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">runs</span> <span class="n">synthesis</span> <span class="k">for</span> <span class="n">Coolrunner</span><span class="o">-</span><span class="n">II</span> <span class="n">CPLDs</span><span class="o">.</span> <span class="n">This</span> <span class="n">work</span> <span class="ow">is</span> <span class="n">experimental</span><span class="o">.</span>
<span class="n">It</span> <span class="ow">is</span> <span class="n">intended</span> <span class="n">to</span> <span class="n">be</span> <span class="n">used</span> <span class="k">with</span> <span class="n">https</span><span class="p">:</span><span class="o">//</span><span class="n">github</span><span class="o">.</span><span class="n">com</span><span class="o">/</span><span class="n">azonenberg</span><span class="o">/</span><span class="n">openfpga</span> <span class="k">as</span> <span class="n">the</span>
<span class="n">place</span><span class="o">-</span><span class="ow">and</span><span class="o">-</span><span class="n">route</span><span class="o">.</span>

    <span class="o">-</span><span class="n">top</span> <span class="o">&lt;</span><span class="n">module</span><span class="o">&gt;</span>
        <span class="n">use</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">module</span> <span class="k">as</span> <span class="n">top</span> <span class="n">module</span> <span class="p">(</span><span class="n">default</span><span class="o">=</span><span class="s1">&#39;top&#39;</span><span class="p">)</span>

    <span class="o">-</span><span class="n">json</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">&gt;</span>
        <span class="n">write</span> <span class="n">the</span> <span class="n">design</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">JSON</span> <span class="n">file</span><span class="o">.</span> <span class="n">writing</span> <span class="n">of</span> <span class="n">an</span> <span class="n">output</span> <span class="n">file</span>
        <span class="ow">is</span> <span class="n">omitted</span> <span class="k">if</span> <span class="n">this</span> <span class="n">parameter</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">specified</span><span class="o">.</span>

    <span class="o">-</span><span class="n">run</span> <span class="o">&lt;</span><span class="n">from_label</span><span class="o">&gt;</span><span class="p">:</span><span class="o">&lt;</span><span class="n">to_label</span><span class="o">&gt;</span>
        <span class="n">only</span> <span class="n">run</span> <span class="n">the</span> <span class="n">commands</span> <span class="n">between</span> <span class="n">the</span> <span class="n">labels</span> <span class="p">(</span><span class="n">see</span> <span class="n">below</span><span class="p">)</span><span class="o">.</span> <span class="n">an</span> <span class="n">empty</span>
        <span class="kn">from</span> <span class="nn">label</span> <span class="ow">is</span> <span class="n">synonymous</span> <span class="n">to</span> <span class="s1">&#39;begin&#39;</span><span class="p">,</span> <span class="ow">and</span> <span class="n">empty</span> <span class="n">to</span> <span class="n">label</span> <span class="ow">is</span>
        <span class="n">synonymous</span> <span class="n">to</span> <span class="n">the</span> <span class="n">end</span> <span class="n">of</span> <span class="n">the</span> <span class="n">command</span> <span class="nb">list</span><span class="o">.</span>

    <span class="o">-</span><span class="n">noflatten</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="n">flatten</span> <span class="n">design</span> <span class="n">before</span> <span class="n">synthesis</span>

    <span class="o">-</span><span class="n">retime</span>
        <span class="n">run</span> <span class="s1">&#39;abc&#39;</span> <span class="k">with</span> <span class="s1">&#39;-dff -D 1&#39;</span> <span class="n">options</span>


<span class="n">The</span> <span class="n">following</span> <span class="n">commands</span> <span class="n">are</span> <span class="n">executed</span> <span class="n">by</span> <span class="n">this</span> <span class="n">synthesis</span> <span class="n">command</span><span class="p">:</span>

    <span class="n">begin</span><span class="p">:</span>
        <span class="n">read_verilog</span> <span class="o">-</span><span class="n">lib</span> <span class="o">+/</span><span class="n">coolrunner2</span><span class="o">/</span><span class="n">cells_sim</span><span class="o">.</span><span class="n">v</span>
        <span class="n">hierarchy</span> <span class="o">-</span><span class="n">check</span> <span class="o">-</span><span class="n">top</span> <span class="o">&lt;</span><span class="n">top</span><span class="o">&gt;</span>

    <span class="n">flatten</span><span class="p">:</span>    <span class="p">(</span><span class="n">unless</span> <span class="o">-</span><span class="n">noflatten</span><span class="p">)</span>
        <span class="n">proc</span>
        <span class="n">flatten</span>
        <span class="n">tribuf</span> <span class="o">-</span><span class="n">logic</span>

    <span class="n">coarse</span><span class="p">:</span>
        <span class="n">synth</span> <span class="o">-</span><span class="n">run</span> <span class="n">coarse</span>

    <span class="n">fine</span><span class="p">:</span>
        <span class="n">extract_counter</span> <span class="o">-</span><span class="nb">dir</span> <span class="n">up</span> <span class="o">-</span><span class="n">allow_arst</span> <span class="n">no</span>
        <span class="n">techmap</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">coolrunner2</span><span class="o">/</span><span class="n">cells_counter_map</span><span class="o">.</span><span class="n">v</span>
        <span class="n">clean</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">fast</span> <span class="o">-</span><span class="n">full</span>
        <span class="n">techmap</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">techmap</span><span class="o">.</span><span class="n">v</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">coolrunner2</span><span class="o">/</span><span class="n">cells_latch</span><span class="o">.</span><span class="n">v</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">fast</span>
        <span class="n">dfflibmap</span> <span class="o">-</span><span class="n">prepare</span> <span class="o">-</span><span class="n">liberty</span> <span class="o">+/</span><span class="n">coolrunner2</span><span class="o">/</span><span class="n">xc2_dff</span><span class="o">.</span><span class="n">lib</span>

    <span class="n">map_tff</span><span class="p">:</span>
        <span class="n">abc</span> <span class="o">-</span><span class="n">g</span> <span class="n">AND</span><span class="p">,</span><span class="n">XOR</span>
        <span class="n">clean</span>
        <span class="n">extract</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">coolrunner2</span><span class="o">/</span><span class="n">tff_extract</span><span class="o">.</span><span class="n">v</span>

    <span class="n">map_pla</span><span class="p">:</span>
        <span class="n">abc</span> <span class="o">-</span><span class="n">sop</span> <span class="o">-</span><span class="n">I</span> <span class="mi">40</span> <span class="o">-</span><span class="n">P</span> <span class="mi">56</span>
        <span class="n">clean</span>

    <span class="n">map_cells</span><span class="p">:</span>
        <span class="n">dfflibmap</span> <span class="o">-</span><span class="n">liberty</span> <span class="o">+/</span><span class="n">coolrunner2</span><span class="o">/</span><span class="n">xc2_dff</span><span class="o">.</span><span class="n">lib</span>
        <span class="n">dffinit</span> <span class="o">-</span><span class="n">ff</span> <span class="n">FDCP</span> <span class="n">Q</span> <span class="n">INIT</span>
        <span class="n">dffinit</span> <span class="o">-</span><span class="n">ff</span> <span class="n">FDCP_N</span> <span class="n">Q</span> <span class="n">INIT</span>
        <span class="n">dffinit</span> <span class="o">-</span><span class="n">ff</span> <span class="n">FTCP</span> <span class="n">Q</span> <span class="n">INIT</span>
        <span class="n">dffinit</span> <span class="o">-</span><span class="n">ff</span> <span class="n">FTCP_N</span> <span class="n">Q</span> <span class="n">INIT</span>
        <span class="n">dffinit</span> <span class="o">-</span><span class="n">ff</span> <span class="n">LDCP</span> <span class="n">Q</span> <span class="n">INIT</span>
        <span class="n">dffinit</span> <span class="o">-</span><span class="n">ff</span> <span class="n">LDCP_N</span> <span class="n">Q</span> <span class="n">INIT</span>
        <span class="n">coolrunner2_sop</span>
        <span class="n">clean</span>
        <span class="n">iopadmap</span> <span class="o">-</span><span class="n">bits</span> <span class="o">-</span><span class="n">inpad</span> <span class="n">IBUF</span> <span class="n">O</span><span class="p">:</span><span class="n">I</span> <span class="o">-</span><span class="n">outpad</span> <span class="n">IOBUFE</span> <span class="n">I</span><span class="p">:</span><span class="n">IO</span> <span class="o">-</span><span class="n">inoutpad</span> <span class="n">IOBUFE</span> <span class="n">O</span><span class="p">:</span><span class="n">IO</span> <span class="o">-</span><span class="n">toutpad</span> <span class="n">IOBUFE</span> <span class="n">E</span><span class="p">:</span><span class="n">I</span><span class="p">:</span><span class="n">IO</span> <span class="o">-</span><span class="n">tinoutpad</span> <span class="n">IOBUFE</span> <span class="n">E</span><span class="p">:</span><span class="n">O</span><span class="p">:</span><span class="n">I</span><span class="p">:</span><span class="n">IO</span>
        <span class="n">attrmvcp</span> <span class="o">-</span><span class="n">attr</span> <span class="n">src</span> <span class="o">-</span><span class="n">attr</span> <span class="n">LOC</span> <span class="n">t</span><span class="p">:</span><span class="n">IOBUFE</span> <span class="n">n</span><span class="p">:</span><span class="o">*</span>
        <span class="n">attrmvcp</span> <span class="o">-</span><span class="n">attr</span> <span class="n">src</span> <span class="o">-</span><span class="n">attr</span> <span class="n">LOC</span> <span class="o">-</span><span class="n">driven</span> <span class="n">t</span><span class="p">:</span><span class="n">IBUF</span> <span class="n">n</span><span class="p">:</span><span class="o">*</span>
        <span class="n">coolrunner2_fixup</span>
        <span class="n">splitnets</span>
        <span class="n">clean</span>

    <span class="n">check</span><span class="p">:</span>
        <span class="n">hierarchy</span> <span class="o">-</span><span class="n">check</span>
        <span class="n">stat</span>
        <span class="n">check</span> <span class="o">-</span><span class="n">noinit</span>

    <span class="n">json</span><span class="p">:</span>
        <span class="n">write_json</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">-</span><span class="n">name</span><span class="o">&gt;</span>
</pre></div>
</div>
</div>
<div class="section" id="synth-easic-synthesis-for-easic-platform">
<span id="cmd-synth-easic"></span><h1>synth_easic – synthesis for eASIC platform<a class="headerlink" href="#synth-easic-synthesis-for-easic-platform" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">synth_easic</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">runs</span> <span class="n">synthesis</span> <span class="k">for</span> <span class="n">eASIC</span> <span class="n">platform</span><span class="o">.</span>

    <span class="o">-</span><span class="n">top</span> <span class="o">&lt;</span><span class="n">module</span><span class="o">&gt;</span>
        <span class="n">use</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">module</span> <span class="k">as</span> <span class="n">top</span> <span class="n">module</span>

    <span class="o">-</span><span class="n">vlog</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">&gt;</span>
        <span class="n">write</span> <span class="n">the</span> <span class="n">design</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">structural</span> <span class="n">Verilog</span> <span class="n">file</span><span class="o">.</span> <span class="n">writing</span> <span class="n">of</span>
        <span class="n">an</span> <span class="n">output</span> <span class="n">file</span> <span class="ow">is</span> <span class="n">omitted</span> <span class="k">if</span> <span class="n">this</span> <span class="n">parameter</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">specified</span><span class="o">.</span>

    <span class="o">-</span><span class="n">etools</span> <span class="o">&lt;</span><span class="n">path</span><span class="o">&gt;</span>
        <span class="nb">set</span> <span class="n">path</span> <span class="n">to</span> <span class="n">the</span> <span class="n">eTools</span> <span class="n">installation</span><span class="o">.</span> <span class="p">(</span><span class="n">default</span><span class="o">=/</span><span class="n">opt</span><span class="o">/</span><span class="n">eTools</span><span class="p">)</span>

    <span class="o">-</span><span class="n">run</span> <span class="o">&lt;</span><span class="n">from_label</span><span class="o">&gt;</span><span class="p">:</span><span class="o">&lt;</span><span class="n">to_label</span><span class="o">&gt;</span>
        <span class="n">only</span> <span class="n">run</span> <span class="n">the</span> <span class="n">commands</span> <span class="n">between</span> <span class="n">the</span> <span class="n">labels</span> <span class="p">(</span><span class="n">see</span> <span class="n">below</span><span class="p">)</span><span class="o">.</span> <span class="n">an</span> <span class="n">empty</span>
        <span class="kn">from</span> <span class="nn">label</span> <span class="ow">is</span> <span class="n">synonymous</span> <span class="n">to</span> <span class="s1">&#39;begin&#39;</span><span class="p">,</span> <span class="ow">and</span> <span class="n">empty</span> <span class="n">to</span> <span class="n">label</span> <span class="ow">is</span>
        <span class="n">synonymous</span> <span class="n">to</span> <span class="n">the</span> <span class="n">end</span> <span class="n">of</span> <span class="n">the</span> <span class="n">command</span> <span class="nb">list</span><span class="o">.</span>

    <span class="o">-</span><span class="n">noflatten</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="n">flatten</span> <span class="n">design</span> <span class="n">before</span> <span class="n">synthesis</span>

    <span class="o">-</span><span class="n">retime</span>
        <span class="n">run</span> <span class="s1">&#39;abc&#39;</span> <span class="k">with</span> <span class="s1">&#39;-dff -D 1&#39;</span> <span class="n">options</span>


<span class="n">The</span> <span class="n">following</span> <span class="n">commands</span> <span class="n">are</span> <span class="n">executed</span> <span class="n">by</span> <span class="n">this</span> <span class="n">synthesis</span> <span class="n">command</span><span class="p">:</span>

    <span class="n">begin</span><span class="p">:</span>
        <span class="n">read_liberty</span> <span class="o">-</span><span class="n">lib</span> <span class="o">&lt;</span><span class="n">etools_phys_clk_lib</span><span class="o">&gt;</span>
        <span class="n">read_liberty</span> <span class="o">-</span><span class="n">lib</span> <span class="o">&lt;</span><span class="n">etools_logic_lut_lib</span><span class="o">&gt;</span>
        <span class="n">hierarchy</span> <span class="o">-</span><span class="n">check</span> <span class="o">-</span><span class="n">top</span> <span class="o">&lt;</span><span class="n">top</span><span class="o">&gt;</span>

    <span class="n">flatten</span><span class="p">:</span>    <span class="p">(</span><span class="n">unless</span> <span class="o">-</span><span class="n">noflatten</span><span class="p">)</span>
        <span class="n">proc</span>
        <span class="n">flatten</span>

    <span class="n">coarse</span><span class="p">:</span>
        <span class="n">synth</span> <span class="o">-</span><span class="n">run</span> <span class="n">coarse</span>

    <span class="n">fine</span><span class="p">:</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">fast</span> <span class="o">-</span><span class="n">mux_undef</span> <span class="o">-</span><span class="n">undriven</span> <span class="o">-</span><span class="n">fine</span>
        <span class="n">memory_map</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">undriven</span> <span class="o">-</span><span class="n">fine</span>
        <span class="n">techmap</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">fast</span>
        <span class="n">abc</span> <span class="o">-</span><span class="n">dff</span> <span class="o">-</span><span class="n">D</span> <span class="mi">1</span>     <span class="p">(</span><span class="n">only</span> <span class="k">if</span> <span class="o">-</span><span class="n">retime</span><span class="p">)</span>
        <span class="n">opt_clean</span>    <span class="p">(</span><span class="n">only</span> <span class="k">if</span> <span class="o">-</span><span class="n">retime</span><span class="p">)</span>

    <span class="nb">map</span><span class="p">:</span>
        <span class="n">dfflibmap</span> <span class="o">-</span><span class="n">liberty</span> <span class="o">&lt;</span><span class="n">etools_phys_clk_lib</span><span class="o">&gt;</span>
        <span class="n">abc</span> <span class="o">-</span><span class="n">liberty</span> <span class="o">&lt;</span><span class="n">etools_logic_lut_lib</span><span class="o">&gt;</span>
        <span class="n">opt_clean</span>

    <span class="n">check</span><span class="p">:</span>
        <span class="n">hierarchy</span> <span class="o">-</span><span class="n">check</span>
        <span class="n">stat</span>
        <span class="n">check</span> <span class="o">-</span><span class="n">noinit</span>

    <span class="n">vlog</span><span class="p">:</span>
        <span class="n">write_verilog</span> <span class="o">-</span><span class="n">noexpr</span> <span class="o">-</span><span class="n">attr2comment</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">-</span><span class="n">name</span><span class="o">&gt;</span>
</pre></div>
</div>
</div>
<div class="section" id="synth-ecp5-synthesis-for-ecp5-fpgas">
<span id="cmd-synth-ecp5"></span><h1>synth_ecp5 – synthesis for ECP5 FPGAs<a class="headerlink" href="#synth-ecp5-synthesis-for-ecp5-fpgas" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>synth_ecp5 [options]

This command runs synthesis for ECP5 FPGAs.

    -top &lt;module&gt;
        use the specified module as top module

    -blif &lt;file&gt;
        write the design to the specified BLIF file. writing of an output file
        is omitted if this parameter is not specified.

    -edif &lt;file&gt;
        write the design to the specified EDIF file. writing of an output file
        is omitted if this parameter is not specified.

    -json &lt;file&gt;
        write the design to the specified JSON file. writing of an output file
        is omitted if this parameter is not specified.

    -run &lt;from_label&gt;:&lt;to_label&gt;
        only run the commands between the labels (see below). an empty
        from label is synonymous to &#39;begin&#39;, and empty to label is
        synonymous to the end of the command list.

    -noflatten
        do not flatten design before synthesis

    -retime
        run &#39;abc&#39; with &#39;-dff -D 1&#39; options

    -noccu2
        do not use CCU2 cells in output netlist

    -nodffe
        do not use flipflops with CE in output netlist

    -nobram
        do not use block RAM cells in output netlist

    -nolutram
        do not use LUT RAM cells in output netlist

    -nowidelut
        do not use PFU muxes to implement LUTs larger than LUT4s

    -asyncprld
        use async PRLD mode to implement DLATCH and DFFSR (EXPERIMENTAL)

    -abc2
        run two passes of &#39;abc&#39; for slightly improved logic density

    -abc9
        use new ABC9 flow (EXPERIMENTAL)

    -vpr
        generate an output netlist (and BLIF file) suitable for VPR
        (this feature is experimental and incomplete)

    -nodsp
        do not map multipliers to MULT18X18D


The following commands are executed by this synthesis command:

    begin:
        read_verilog -lib -specify +/ecp5/cells_sim.v +/ecp5/cells_bb.v
        hierarchy -check -top &lt;top&gt;

    coarse:
        proc
        flatten
        tribuf -logic
        deminout
        opt_expr
        opt_clean
        check
        opt
        wreduce
        peepopt
        opt_clean
        share
        techmap -map +/cmp2lut.v -D LUT_WIDTH=4
        opt_expr
        opt_clean
        techmap -map +/mul2dsp.v -map +/ecp5/dsp_map.v -D DSP_A_MAXWIDTH=18 -D DSP_B_MAXWIDTH=18  -D DSP_A_MINWIDTH=2 -D DSP_B_MINWIDTH=2  -D DSP_NAME=$__MUL18X18    (unless -nodsp)
        chtype -set $mul t:$__soft_mul    (unless -nodsp)
        alumacc
        opt
        fsm
        opt -fast
        memory -nomap
        opt_clean

    map_bram:    (skip if -nobram)
        memory_bram -rules +/ecp5/brams.txt
        techmap -map +/ecp5/brams_map.v

    map_lutram:    (skip if -nolutram)
        memory_bram -rules +/ecp5/lutrams.txt
        techmap -map +/ecp5/lutrams_map.v

    map_ffram:
        opt -fast -mux_undef -undriven -fine
        memory_map -iattr -attr !ram_block -attr !rom_block -attr logic_block -attr syn_ramstyle=auto -attr syn_ramstyle=registers -attr syn_romstyle=auto -attr syn_romstyle=logic
        opt -undriven -fine

    map_gates:
        techmap -map +/techmap.v -map +/ecp5/arith_map.v
        opt -fast
        abc -dff -D 1    (only if -retime)

    map_ffs:
        dff2dffs
        opt_clean
        dff2dffe -direct-match $_DFF_* -direct-match $__DFFS_*
        techmap -D NO_LUT [-D ASYNC_PRLD] -map +/ecp5/cells_map.v
        opt_expr -undriven -mux_undef
        simplemap
        ecp5_ffinit
        ecp5_gsr
        attrmvcp -copy -attr syn_useioff
        opt_clean

    map_luts:
        abc          (only if -abc2)
        techmap -map +/ecp5/latches_map.v
        abc -lut 4:7 -dress
        clean

    map_cells:
        techmap -map +/ecp5/cells_map.v    (with -D NO_LUT in vpr mode)
        opt_lut_ins -tech ecp5
        clean

    check:
        autoname
        hierarchy -check
        stat
        check -noinit

    blif:
        opt_clean -purge                                     (vpr mode)
        write_blif -attr -cname -conn -param &lt;file-name&gt;     (vpr mode)
        write_blif -gates -attr -param &lt;file-name&gt;           (non-vpr mode)

    edif:
        write_edif &lt;file-name&gt;

    json:
        write_json &lt;file-name&gt;
</pre></div>
</div>
</div>
<div class="section" id="synth-efinix-synthesis-for-efinix-fpgas">
<span id="cmd-synth-efinix"></span><h1>synth_efinix – synthesis for Efinix FPGAs<a class="headerlink" href="#synth-efinix-synthesis-for-efinix-fpgas" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">synth_efinix</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">runs</span> <span class="n">synthesis</span> <span class="k">for</span> <span class="n">Efinix</span> <span class="n">FPGAs</span><span class="o">.</span>

    <span class="o">-</span><span class="n">top</span> <span class="o">&lt;</span><span class="n">module</span><span class="o">&gt;</span>
        <span class="n">use</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">module</span> <span class="k">as</span> <span class="n">top</span> <span class="n">module</span>

    <span class="o">-</span><span class="n">edif</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">&gt;</span>
        <span class="n">write</span> <span class="n">the</span> <span class="n">design</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">EDIF</span> <span class="n">file</span><span class="o">.</span> <span class="n">writing</span> <span class="n">of</span> <span class="n">an</span> <span class="n">output</span> <span class="n">file</span>
        <span class="ow">is</span> <span class="n">omitted</span> <span class="k">if</span> <span class="n">this</span> <span class="n">parameter</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">specified</span><span class="o">.</span>

    <span class="o">-</span><span class="n">json</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">&gt;</span>
        <span class="n">write</span> <span class="n">the</span> <span class="n">design</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">JSON</span> <span class="n">file</span><span class="o">.</span> <span class="n">writing</span> <span class="n">of</span> <span class="n">an</span> <span class="n">output</span> <span class="n">file</span>
        <span class="ow">is</span> <span class="n">omitted</span> <span class="k">if</span> <span class="n">this</span> <span class="n">parameter</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">specified</span><span class="o">.</span>

    <span class="o">-</span><span class="n">run</span> <span class="o">&lt;</span><span class="n">from_label</span><span class="o">&gt;</span><span class="p">:</span><span class="o">&lt;</span><span class="n">to_label</span><span class="o">&gt;</span>
        <span class="n">only</span> <span class="n">run</span> <span class="n">the</span> <span class="n">commands</span> <span class="n">between</span> <span class="n">the</span> <span class="n">labels</span> <span class="p">(</span><span class="n">see</span> <span class="n">below</span><span class="p">)</span><span class="o">.</span> <span class="n">an</span> <span class="n">empty</span>
        <span class="kn">from</span> <span class="nn">label</span> <span class="ow">is</span> <span class="n">synonymous</span> <span class="n">to</span> <span class="s1">&#39;begin&#39;</span><span class="p">,</span> <span class="ow">and</span> <span class="n">empty</span> <span class="n">to</span> <span class="n">label</span> <span class="ow">is</span>
        <span class="n">synonymous</span> <span class="n">to</span> <span class="n">the</span> <span class="n">end</span> <span class="n">of</span> <span class="n">the</span> <span class="n">command</span> <span class="nb">list</span><span class="o">.</span>

    <span class="o">-</span><span class="n">noflatten</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="n">flatten</span> <span class="n">design</span> <span class="n">before</span> <span class="n">synthesis</span>

    <span class="o">-</span><span class="n">retime</span>
        <span class="n">run</span> <span class="s1">&#39;abc&#39;</span> <span class="k">with</span> <span class="s1">&#39;-dff -D 1&#39;</span> <span class="n">options</span>

    <span class="o">-</span><span class="n">nobram</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="n">use</span> <span class="n">EFX_RAM_5K</span> <span class="n">cells</span> <span class="ow">in</span> <span class="n">output</span> <span class="n">netlist</span>


<span class="n">The</span> <span class="n">following</span> <span class="n">commands</span> <span class="n">are</span> <span class="n">executed</span> <span class="n">by</span> <span class="n">this</span> <span class="n">synthesis</span> <span class="n">command</span><span class="p">:</span>

    <span class="n">begin</span><span class="p">:</span>
        <span class="n">read_verilog</span> <span class="o">-</span><span class="n">lib</span> <span class="o">+/</span><span class="n">efinix</span><span class="o">/</span><span class="n">cells_sim</span><span class="o">.</span><span class="n">v</span>
        <span class="n">hierarchy</span> <span class="o">-</span><span class="n">check</span> <span class="o">-</span><span class="n">top</span> <span class="o">&lt;</span><span class="n">top</span><span class="o">&gt;</span>

    <span class="n">flatten</span><span class="p">:</span>    <span class="p">(</span><span class="n">unless</span> <span class="o">-</span><span class="n">noflatten</span><span class="p">)</span>
        <span class="n">proc</span>
        <span class="n">flatten</span>
        <span class="n">tribuf</span> <span class="o">-</span><span class="n">logic</span>
        <span class="n">deminout</span>

    <span class="n">coarse</span><span class="p">:</span>
        <span class="n">synth</span> <span class="o">-</span><span class="n">run</span> <span class="n">coarse</span>
        <span class="n">memory_bram</span> <span class="o">-</span><span class="n">rules</span> <span class="o">+/</span><span class="n">efinix</span><span class="o">/</span><span class="n">brams</span><span class="o">.</span><span class="n">txt</span>
        <span class="n">techmap</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">efinix</span><span class="o">/</span><span class="n">brams_map</span><span class="o">.</span><span class="n">v</span>
        <span class="n">setundef</span> <span class="o">-</span><span class="n">zero</span> <span class="o">-</span><span class="n">params</span> <span class="n">t</span><span class="p">:</span><span class="n">EFX_RAM_5K</span>

    <span class="n">map_ffram</span><span class="p">:</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">fast</span> <span class="o">-</span><span class="n">mux_undef</span> <span class="o">-</span><span class="n">undriven</span> <span class="o">-</span><span class="n">fine</span>
        <span class="n">memory_map</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">undriven</span> <span class="o">-</span><span class="n">fine</span>

    <span class="n">map_gates</span><span class="p">:</span>
        <span class="n">techmap</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">techmap</span><span class="o">.</span><span class="n">v</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">efinix</span><span class="o">/</span><span class="n">arith_map</span><span class="o">.</span><span class="n">v</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">fast</span>
        <span class="n">abc</span> <span class="o">-</span><span class="n">dff</span> <span class="o">-</span><span class="n">D</span> <span class="mi">1</span>    <span class="p">(</span><span class="n">only</span> <span class="k">if</span> <span class="o">-</span><span class="n">retime</span><span class="p">)</span>

    <span class="n">map_ffs</span><span class="p">:</span>
        <span class="n">techmap</span> <span class="o">-</span><span class="n">D</span> <span class="n">NO_LUT</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">efinix</span><span class="o">/</span><span class="n">cells_map</span><span class="o">.</span><span class="n">v</span>
        <span class="n">dffinit</span> <span class="o">-</span><span class="n">strinit</span> <span class="n">SET</span> <span class="n">RESET</span> <span class="o">-</span><span class="n">ff</span> <span class="n">AL_MAP_SEQ</span> <span class="n">q</span> <span class="n">REGSET</span> <span class="o">-</span><span class="n">noreinit</span>
        <span class="n">opt_expr</span> <span class="o">-</span><span class="n">mux_undef</span>
        <span class="n">simplemap</span>

    <span class="n">map_luts</span><span class="p">:</span>
        <span class="n">abc</span> <span class="o">-</span><span class="n">lut</span> <span class="mi">4</span>
        <span class="n">clean</span>

    <span class="n">map_cells</span><span class="p">:</span>
        <span class="n">techmap</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">efinix</span><span class="o">/</span><span class="n">cells_map</span><span class="o">.</span><span class="n">v</span>
        <span class="n">clean</span>

    <span class="n">map_gbuf</span><span class="p">:</span>
        <span class="n">efinix_gbuf</span>
        <span class="n">efinix_fixcarry</span>
        <span class="n">clean</span>

    <span class="n">check</span><span class="p">:</span>
        <span class="n">hierarchy</span> <span class="o">-</span><span class="n">check</span>
        <span class="n">stat</span>
        <span class="n">check</span> <span class="o">-</span><span class="n">noinit</span>

    <span class="n">edif</span><span class="p">:</span>
        <span class="n">write_edif</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">-</span><span class="n">name</span><span class="o">&gt;</span>

    <span class="n">json</span><span class="p">:</span>
        <span class="n">write_json</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">-</span><span class="n">name</span><span class="o">&gt;</span>
</pre></div>
</div>
</div>
<div class="section" id="synth-gowin-synthesis-for-gowin-fpgas">
<span id="cmd-synth-gowin"></span><h1>synth_gowin – synthesis for Gowin FPGAs<a class="headerlink" href="#synth-gowin-synthesis-for-gowin-fpgas" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>synth_gowin [options]

This command runs synthesis for Gowin FPGAs. This work is experimental.

    -top &lt;module&gt;
        use the specified module as top module (default=&#39;top&#39;)

    -vout &lt;file&gt;
        write the design to the specified Verilog netlist file. writing of an
        output file is omitted if this parameter is not specified.

    -run &lt;from_label&gt;:&lt;to_label&gt;
        only run the commands between the labels (see below). an empty
        from label is synonymous to &#39;begin&#39;, and empty to label is
        synonymous to the end of the command list.

    -nodffe
        do not use flipflops with CE in output netlist

    -nobram
        do not use BRAM cells in output netlist

    -nolutram
        do not use distributed RAM cells in output netlist

    -noflatten
        do not flatten design before synthesis

    -retime
        run &#39;abc&#39; with &#39;-dff -D 1&#39; options

    -nowidelut
        do not use muxes to implement LUTs larger than LUT4s

    -noiopads
        do not emit IOB at top level ports


The following commands are executed by this synthesis command:

    begin:
        read_verilog -lib +/gowin/cells_sim.v
        hierarchy -check -top &lt;top&gt;

    flatten:    (unless -noflatten)
        proc
        flatten
        tribuf -logic
        deminout

    coarse:
        synth -run coarse

    map_bram:    (skip if -nobram)
        memory_bram -rules +/gowin/brams.txt
        techmap -map +/gowin/brams_map.v

    map_lutram:    (skip if -nolutram)
        memory_bram -rules +/gowin/lutrams.txt
        techmap -map +/gowin/lutrams_map.v
        determine_init

    map_ffram:
        opt -fast -mux_undef -undriven -fine
        memory_map
        opt -undriven -fine

    map_gates:
        techmap -map +/techmap.v -map +/gowin/arith_map.v
        opt -fast
        abc -dff -D 1    (only if -retime)
        splitnets

    map_ffs:
        dff2dffs -match-init
        opt_clean
        dff2dffe -direct-match $_DFF_* -direct-match $__DFFS_*
        techmap -map +/gowin/cells_map.v
        opt_expr -mux_undef
        simplemap

    map_luts:
        abc -lut 4:8
        clean

    map_cells:
        techmap -map +/gowin/cells_map.v
        opt_lut_ins -tech gowin
        setundef -undriven -params -zero
        hilomap -singleton -hicell VCC V -locell GND G
        iopadmap -bits -inpad IBUF O:I -outpad OBUF I:O -toutpad TBUF OEN:I:O -tinoutpad IOBUF OEN:O:I:IO    (unless -noiopads)
        clean

    check:
        hierarchy -check
        stat
        check -noinit

    vout:
        write_verilog -decimal -attr2comment -defparam -renameprefix gen &lt;file-name&gt;
</pre></div>
</div>
</div>
<div class="section" id="synth-greenpak4-synthesis-for-greenpak4-fpgas">
<span id="cmd-synth-greenpak4"></span><h1>synth_greenpak4 – synthesis for GreenPAK4 FPGAs<a class="headerlink" href="#synth-greenpak4-synthesis-for-greenpak4-fpgas" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">synth_greenpak4</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">runs</span> <span class="n">synthesis</span> <span class="k">for</span> <span class="n">GreenPAK4</span> <span class="n">FPGAs</span><span class="o">.</span> <span class="n">This</span> <span class="n">work</span> <span class="ow">is</span> <span class="n">experimental</span><span class="o">.</span>
<span class="n">It</span> <span class="ow">is</span> <span class="n">intended</span> <span class="n">to</span> <span class="n">be</span> <span class="n">used</span> <span class="k">with</span> <span class="n">https</span><span class="p">:</span><span class="o">//</span><span class="n">github</span><span class="o">.</span><span class="n">com</span><span class="o">/</span><span class="n">azonenberg</span><span class="o">/</span><span class="n">openfpga</span> <span class="k">as</span> <span class="n">the</span>
<span class="n">place</span><span class="o">-</span><span class="ow">and</span><span class="o">-</span><span class="n">route</span><span class="o">.</span>

    <span class="o">-</span><span class="n">top</span> <span class="o">&lt;</span><span class="n">module</span><span class="o">&gt;</span>
        <span class="n">use</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">module</span> <span class="k">as</span> <span class="n">top</span> <span class="n">module</span> <span class="p">(</span><span class="n">default</span><span class="o">=</span><span class="s1">&#39;top&#39;</span><span class="p">)</span>

    <span class="o">-</span><span class="n">part</span> <span class="o">&lt;</span><span class="n">part</span><span class="o">&gt;</span>
        <span class="n">synthesize</span> <span class="k">for</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">part</span><span class="o">.</span> <span class="n">Valid</span> <span class="n">values</span> <span class="n">are</span> <span class="n">SLG46140V</span><span class="p">,</span>
        <span class="n">SLG46620V</span><span class="p">,</span> <span class="ow">and</span> <span class="n">SLG46621V</span> <span class="p">(</span><span class="n">default</span><span class="p">)</span><span class="o">.</span>

    <span class="o">-</span><span class="n">json</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">&gt;</span>
        <span class="n">write</span> <span class="n">the</span> <span class="n">design</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">JSON</span> <span class="n">file</span><span class="o">.</span> <span class="n">writing</span> <span class="n">of</span> <span class="n">an</span> <span class="n">output</span> <span class="n">file</span>
        <span class="ow">is</span> <span class="n">omitted</span> <span class="k">if</span> <span class="n">this</span> <span class="n">parameter</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">specified</span><span class="o">.</span>

    <span class="o">-</span><span class="n">run</span> <span class="o">&lt;</span><span class="n">from_label</span><span class="o">&gt;</span><span class="p">:</span><span class="o">&lt;</span><span class="n">to_label</span><span class="o">&gt;</span>
        <span class="n">only</span> <span class="n">run</span> <span class="n">the</span> <span class="n">commands</span> <span class="n">between</span> <span class="n">the</span> <span class="n">labels</span> <span class="p">(</span><span class="n">see</span> <span class="n">below</span><span class="p">)</span><span class="o">.</span> <span class="n">an</span> <span class="n">empty</span>
        <span class="kn">from</span> <span class="nn">label</span> <span class="ow">is</span> <span class="n">synonymous</span> <span class="n">to</span> <span class="s1">&#39;begin&#39;</span><span class="p">,</span> <span class="ow">and</span> <span class="n">empty</span> <span class="n">to</span> <span class="n">label</span> <span class="ow">is</span>
        <span class="n">synonymous</span> <span class="n">to</span> <span class="n">the</span> <span class="n">end</span> <span class="n">of</span> <span class="n">the</span> <span class="n">command</span> <span class="nb">list</span><span class="o">.</span>

    <span class="o">-</span><span class="n">noflatten</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="n">flatten</span> <span class="n">design</span> <span class="n">before</span> <span class="n">synthesis</span>

    <span class="o">-</span><span class="n">retime</span>
        <span class="n">run</span> <span class="s1">&#39;abc&#39;</span> <span class="k">with</span> <span class="s1">&#39;-dff -D 1&#39;</span> <span class="n">options</span>


<span class="n">The</span> <span class="n">following</span> <span class="n">commands</span> <span class="n">are</span> <span class="n">executed</span> <span class="n">by</span> <span class="n">this</span> <span class="n">synthesis</span> <span class="n">command</span><span class="p">:</span>

    <span class="n">begin</span><span class="p">:</span>
        <span class="n">read_verilog</span> <span class="o">-</span><span class="n">lib</span> <span class="o">+/</span><span class="n">greenpak4</span><span class="o">/</span><span class="n">cells_sim</span><span class="o">.</span><span class="n">v</span>
        <span class="n">hierarchy</span> <span class="o">-</span><span class="n">check</span> <span class="o">-</span><span class="n">top</span> <span class="o">&lt;</span><span class="n">top</span><span class="o">&gt;</span>

    <span class="n">flatten</span><span class="p">:</span>    <span class="p">(</span><span class="n">unless</span> <span class="o">-</span><span class="n">noflatten</span><span class="p">)</span>
        <span class="n">proc</span>
        <span class="n">flatten</span>
        <span class="n">tribuf</span> <span class="o">-</span><span class="n">logic</span>

    <span class="n">coarse</span><span class="p">:</span>
        <span class="n">synth</span> <span class="o">-</span><span class="n">run</span> <span class="n">coarse</span>

    <span class="n">fine</span><span class="p">:</span>
        <span class="n">extract_counter</span> <span class="o">-</span><span class="n">pout</span> <span class="n">GP_DCMP</span><span class="p">,</span><span class="n">GP_DAC</span> <span class="o">-</span><span class="n">maxwidth</span> <span class="mi">14</span>
        <span class="n">clean</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">fast</span> <span class="o">-</span><span class="n">mux_undef</span> <span class="o">-</span><span class="n">undriven</span> <span class="o">-</span><span class="n">fine</span>
        <span class="n">memory_map</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">undriven</span> <span class="o">-</span><span class="n">fine</span>
        <span class="n">techmap</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">techmap</span><span class="o">.</span><span class="n">v</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">greenpak4</span><span class="o">/</span><span class="n">cells_latch</span><span class="o">.</span><span class="n">v</span>
        <span class="n">dfflibmap</span> <span class="o">-</span><span class="n">prepare</span> <span class="o">-</span><span class="n">liberty</span> <span class="o">+/</span><span class="n">greenpak4</span><span class="o">/</span><span class="n">gp_dff</span><span class="o">.</span><span class="n">lib</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">fast</span>
        <span class="n">abc</span> <span class="o">-</span><span class="n">dff</span> <span class="o">-</span><span class="n">D</span> <span class="mi">1</span>    <span class="p">(</span><span class="n">only</span> <span class="k">if</span> <span class="o">-</span><span class="n">retime</span><span class="p">)</span>

    <span class="n">map_luts</span><span class="p">:</span>
        <span class="n">nlutmap</span> <span class="o">-</span><span class="k">assert</span> <span class="o">-</span><span class="n">luts</span> <span class="mi">0</span><span class="p">,</span><span class="mi">6</span><span class="p">,</span><span class="mi">8</span><span class="p">,</span><span class="mi">2</span>     <span class="p">(</span><span class="k">for</span> <span class="o">-</span><span class="n">part</span> <span class="n">SLG46140V</span><span class="p">)</span>
        <span class="n">nlutmap</span> <span class="o">-</span><span class="k">assert</span> <span class="o">-</span><span class="n">luts</span> <span class="mi">2</span><span class="p">,</span><span class="mi">8</span><span class="p">,</span><span class="mi">16</span><span class="p">,</span><span class="mi">2</span>    <span class="p">(</span><span class="k">for</span> <span class="o">-</span><span class="n">part</span> <span class="n">SLG46620V</span><span class="p">)</span>
        <span class="n">nlutmap</span> <span class="o">-</span><span class="k">assert</span> <span class="o">-</span><span class="n">luts</span> <span class="mi">2</span><span class="p">,</span><span class="mi">8</span><span class="p">,</span><span class="mi">16</span><span class="p">,</span><span class="mi">2</span>    <span class="p">(</span><span class="k">for</span> <span class="o">-</span><span class="n">part</span> <span class="n">SLG46621V</span><span class="p">)</span>
        <span class="n">clean</span>

    <span class="n">map_cells</span><span class="p">:</span>
        <span class="n">shregmap</span> <span class="o">-</span><span class="n">tech</span> <span class="n">greenpak4</span>
        <span class="n">dfflibmap</span> <span class="o">-</span><span class="n">liberty</span> <span class="o">+/</span><span class="n">greenpak4</span><span class="o">/</span><span class="n">gp_dff</span><span class="o">.</span><span class="n">lib</span>
        <span class="n">dffinit</span> <span class="o">-</span><span class="n">ff</span> <span class="n">GP_DFF</span> <span class="n">Q</span> <span class="n">INIT</span>
        <span class="n">dffinit</span> <span class="o">-</span><span class="n">ff</span> <span class="n">GP_DFFR</span> <span class="n">Q</span> <span class="n">INIT</span>
        <span class="n">dffinit</span> <span class="o">-</span><span class="n">ff</span> <span class="n">GP_DFFS</span> <span class="n">Q</span> <span class="n">INIT</span>
        <span class="n">dffinit</span> <span class="o">-</span><span class="n">ff</span> <span class="n">GP_DFFSR</span> <span class="n">Q</span> <span class="n">INIT</span>
        <span class="n">iopadmap</span> <span class="o">-</span><span class="n">bits</span> <span class="o">-</span><span class="n">inpad</span> <span class="n">GP_IBUF</span> <span class="n">OUT</span><span class="p">:</span><span class="n">IN</span> <span class="o">-</span><span class="n">outpad</span> <span class="n">GP_OBUF</span> <span class="n">IN</span><span class="p">:</span><span class="n">OUT</span> <span class="o">-</span><span class="n">inoutpad</span> <span class="n">GP_OBUF</span> <span class="n">OUT</span><span class="p">:</span><span class="n">IN</span> <span class="o">-</span><span class="n">toutpad</span> <span class="n">GP_OBUFT</span> <span class="n">OE</span><span class="p">:</span><span class="n">IN</span><span class="p">:</span><span class="n">OUT</span> <span class="o">-</span><span class="n">tinoutpad</span> <span class="n">GP_IOBUF</span> <span class="n">OE</span><span class="p">:</span><span class="n">OUT</span><span class="p">:</span><span class="n">IN</span><span class="p">:</span><span class="n">IO</span>
        <span class="n">attrmvcp</span> <span class="o">-</span><span class="n">attr</span> <span class="n">src</span> <span class="o">-</span><span class="n">attr</span> <span class="n">LOC</span> <span class="n">t</span><span class="p">:</span><span class="n">GP_OBUF</span> <span class="n">t</span><span class="p">:</span><span class="n">GP_OBUFT</span> <span class="n">t</span><span class="p">:</span><span class="n">GP_IOBUF</span> <span class="n">n</span><span class="p">:</span><span class="o">*</span>
        <span class="n">attrmvcp</span> <span class="o">-</span><span class="n">attr</span> <span class="n">src</span> <span class="o">-</span><span class="n">attr</span> <span class="n">LOC</span> <span class="o">-</span><span class="n">driven</span> <span class="n">t</span><span class="p">:</span><span class="n">GP_IBUF</span> <span class="n">n</span><span class="p">:</span><span class="o">*</span>
        <span class="n">techmap</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">greenpak4</span><span class="o">/</span><span class="n">cells_map</span><span class="o">.</span><span class="n">v</span>
        <span class="n">greenpak4_dffinv</span>
        <span class="n">clean</span>

    <span class="n">check</span><span class="p">:</span>
        <span class="n">hierarchy</span> <span class="o">-</span><span class="n">check</span>
        <span class="n">stat</span>
        <span class="n">check</span> <span class="o">-</span><span class="n">noinit</span>

    <span class="n">json</span><span class="p">:</span>
        <span class="n">write_json</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">-</span><span class="n">name</span><span class="o">&gt;</span>
</pre></div>
</div>
</div>
<div class="section" id="synth-ice40-synthesis-for-ice40-fpgas">
<span id="cmd-synth-ice40"></span><h1>synth_ice40 – synthesis for iCE40 FPGAs<a class="headerlink" href="#synth-ice40-synthesis-for-ice40-fpgas" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>synth_ice40 [options]

This command runs synthesis for iCE40 FPGAs.

    -device &lt; hx | lp | u &gt;
        relevant only for &#39;-abc9&#39; flow, optimise timing for the specified device.
        default: hx

    -top &lt;module&gt;
        use the specified module as top module

    -blif &lt;file&gt;
        write the design to the specified BLIF file. writing of an output file
        is omitted if this parameter is not specified.

    -edif &lt;file&gt;
        write the design to the specified EDIF file. writing of an output file
        is omitted if this parameter is not specified.

    -json &lt;file&gt;
        write the design to the specified JSON file. writing of an output file
        is omitted if this parameter is not specified.

    -run &lt;from_label&gt;:&lt;to_label&gt;
        only run the commands between the labels (see below). an empty
        from label is synonymous to &#39;begin&#39;, and empty to label is
        synonymous to the end of the command list.

    -noflatten
        do not flatten design before synthesis

    -retime
        run &#39;abc&#39; with &#39;-dff -D 1&#39; options

    -nocarry
        do not use SB_CARRY cells in output netlist

    -nodffe
        do not use SB_DFFE* cells in output netlist

    -dffe_min_ce_use &lt;min_ce_use&gt;
        do not use SB_DFFE* cells if the resulting CE line would go to less
        than min_ce_use SB_DFFE* in output netlist

    -nobram
        do not use SB_RAM40_4K* cells in output netlist

    -dsp
        use iCE40 UltraPlus DSP cells for large arithmetic

    -noabc
        use built-in Yosys LUT techmapping instead of abc

    -abc2
        run two passes of &#39;abc&#39; for slightly improved logic density

    -vpr
        generate an output netlist (and BLIF file) suitable for VPR
        (this feature is experimental and incomplete)

    -abc9
        use new ABC9 flow (EXPERIMENTAL)

    -flowmap
        use FlowMap LUT techmapping instead of abc (EXPERIMENTAL)


The following commands are executed by this synthesis command:

    begin:
        read_verilog -D ICE40_HX -lib -specify +/ice40/cells_sim.v
        hierarchy -check -top &lt;top&gt;
        proc

    flatten:    (unless -noflatten)
        flatten
        tribuf -logic
        deminout

    coarse:
        opt_expr
        opt_clean
        check
        opt
        wreduce
        peepopt
        opt_clean
        share
        techmap -map +/cmp2lut.v -D LUT_WIDTH=4
        opt_expr
        opt_clean
        memory_dff
        wreduce t:$mul
        techmap -map +/mul2dsp.v -map +/ice40/dsp_map.v -D DSP_A_MAXWIDTH=16 -D DSP_B_MAXWIDTH=16 -D DSP_A_MINWIDTH=2 -D DSP_B_MINWIDTH=2 -D DSP_Y_MINWIDTH=11 -D DSP_NAME=$__MUL16X16    (if -dsp)
        select a:mul2dsp                  (if -dsp)
        setattr -unset mul2dsp            (if -dsp)
        opt_expr -fine                    (if -dsp)
        wreduce                           (if -dsp)
        select -clear                     (if -dsp)
        ice40_dsp                         (if -dsp)
        chtype -set $mul t:$__soft_mul    (if -dsp)
        alumacc
        opt
        fsm
        opt -fast
        memory -nomap
        opt_clean

    map_bram:    (skip if -nobram)
        memory_bram -rules +/ice40/brams.txt
        techmap -map +/ice40/brams_map.v
        ice40_braminit

    map_ffram:
        opt -fast -mux_undef -undriven -fine
        memory_map -iattr -attr !ram_block -attr !rom_block -attr logic_block -attr syn_ramstyle=auto -attr syn_ramstyle=registers -attr syn_romstyle=auto -attr syn_romstyle=logic
        opt -undriven -fine

    map_gates:
        ice40_wrapcarry
        techmap -map +/techmap.v -map +/ice40/arith_map.v
        opt -fast
        abc -dff -D 1    (only if -retime)
        ice40_opt

    map_ffs:
        dff2dffe -direct-match $_DFF_*
        techmap -D NO_LUT -D NO_ADDER -map +/ice40/cells_map.v
        opt_expr -mux_undef
        simplemap
        ice40_ffinit
        ice40_ffssr
        ice40_opt -full

    map_luts:
        abc          (only if -abc2)
        ice40_opt    (only if -abc2)
        techmap -map +/ice40/latches_map.v
        simplemap                                   (if -noabc or -flowmap)
        techmap -map +/gate2lut.v -D LUT_WIDTH=4    (only if -noabc)
        flowmap -maxlut 4    (only if -flowmap)
        abc -dress -lut 4    (skip if -noabc)
        ice40_wrapcarry -unwrap
        techmap -D NO_LUT -map +/ice40/cells_map.v
        clean
        opt_lut -dlogic SB_CARRY:I0=2:I1=1:CI=0

    map_cells:
        techmap -map +/ice40/cells_map.v    (with -D NO_LUT in vpr mode)
        clean

    check:
        autoname
        hierarchy -check
        stat
        check -noinit

    blif:
        opt_clean -purge                                     (vpr mode)
        write_blif -attr -cname -conn -param &lt;file-name&gt;     (vpr mode)
        write_blif -gates -attr -param &lt;file-name&gt;           (non-vpr mode)

    edif:
        write_edif &lt;file-name&gt;

    json:
        write_json &lt;file-name&gt;
</pre></div>
</div>
</div>
<div class="section" id="synth-intel-synthesis-for-intel-altera-fpgas">
<span id="cmd-synth-intel"></span><h1>synth_intel – synthesis for Intel (Altera) FPGAs.<a class="headerlink" href="#synth-intel-synthesis-for-intel-altera-fpgas" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>synth_intel [options]

This command runs synthesis for Intel FPGAs.

    -family &lt;max10 | arria10gx | cyclone10lp | cyclonev | cycloneiv | cycloneive&gt;
        generate the synthesis netlist for the specified family.
        MAX10 is the default target if no family argument specified.
        For Cyclone IV GX devices, use cycloneiv argument; for Cyclone IV E, use cycloneive.
        Cyclone V and Arria 10 GX devices are experimental.

    -top &lt;module&gt;
        use the specified module as top module (default=&#39;top&#39;)

    -vqm &lt;file&gt;
        write the design to the specified Verilog Quartus Mapping File. Writing of an
        output file is omitted if this parameter is not specified.
        Note that this backend has not been tested and is likely incompatible
        with recent versions of Quartus.

    -vpr &lt;file&gt;
        write BLIF files for VPR flow experiments. The synthesized BLIF output file is not
        compatible with the Quartus flow. Writing of an
        output file is omitted if this parameter is not specified.

    -run &lt;from_label&gt;:&lt;to_label&gt;
        only run the commands between the labels (see below). an empty
        from label is synonymous to &#39;begin&#39;, and empty to label is
        synonymous to the end of the command list.

    -iopads
        use IO pad cells in output netlist

    -nobram
        do not use block RAM cells in output netlist

    -noflatten
        do not flatten design before synthesis

    -retime
        run &#39;abc&#39; with &#39;-dff -D 1&#39; options

The following commands are executed by this synthesis command:

    begin:

    family:
        read_verilog -sv -lib +/intel/max10/cells_sim.v
        read_verilog -sv -lib +/intel/common/m9k_bb.v
        read_verilog -sv -lib +/intel/common/altpll_bb.v
        hierarchy -check -top &lt;top&gt;

    flatten:    (unless -noflatten)
        proc
        flatten
        tribuf -logic
        deminout

    coarse:
        synth -run coarse

    map_bram:    (skip if -nobram)
        memory_bram -rules +/intel/common/brams_m9k.txt    (if applicable for family)
        techmap -map +/intel/common/brams_map_m9k.v    (if applicable for family)

    map_ffram:
        opt -fast -mux_undef -undriven -fine -full
        memory_map
        opt -undriven -fine
        dff2dffe -direct-match $_DFF_*
        opt -fine
        techmap -map +/techmap.v
        opt -full
        clean -purge
        setundef -undriven -zero
        abc -markgroups -dff -D 1    (only if -retime)

    map_luts:
        abc -lut 4
        clean

    map_cells:
        iopadmap -bits -outpad $__outpad I:O -inpad $__inpad O:I    (if -iopads)
        techmap -map +/intel/max10/cells_map.v
        dffinit -highlow -ff dffeas q power_up
        clean -purge

    check:
        hierarchy -check
        stat
        check -noinit

    vqm:
        write_verilog -attr2comment -defparam -nohex -decimal -renameprefix syn_ &lt;file-name&gt;

    vpr:
        opt_clean -purge
        write_blif &lt;file-name&gt;


WARNING: THE &#39;synth_intel&#39; COMMAND IS EXPERIMENTAL.
</pre></div>
</div>
</div>
<div class="section" id="synth-sf2-synthesis-for-smartfusion2-and-igloo2-fpgas">
<span id="cmd-synth-sf2"></span><h1>synth_sf2 – synthesis for SmartFusion2 and IGLOO2 FPGAs<a class="headerlink" href="#synth-sf2-synthesis-for-smartfusion2-and-igloo2-fpgas" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">synth_sf2</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">runs</span> <span class="n">synthesis</span> <span class="k">for</span> <span class="n">SmartFusion2</span> <span class="ow">and</span> <span class="n">IGLOO2</span> <span class="n">FPGAs</span><span class="o">.</span>

    <span class="o">-</span><span class="n">top</span> <span class="o">&lt;</span><span class="n">module</span><span class="o">&gt;</span>
        <span class="n">use</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">module</span> <span class="k">as</span> <span class="n">top</span> <span class="n">module</span>

    <span class="o">-</span><span class="n">edif</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">&gt;</span>
        <span class="n">write</span> <span class="n">the</span> <span class="n">design</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">EDIF</span> <span class="n">file</span><span class="o">.</span> <span class="n">writing</span> <span class="n">of</span> <span class="n">an</span> <span class="n">output</span> <span class="n">file</span>
        <span class="ow">is</span> <span class="n">omitted</span> <span class="k">if</span> <span class="n">this</span> <span class="n">parameter</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">specified</span><span class="o">.</span>

    <span class="o">-</span><span class="n">vlog</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">&gt;</span>
        <span class="n">write</span> <span class="n">the</span> <span class="n">design</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">Verilog</span> <span class="n">file</span><span class="o">.</span> <span class="n">writing</span> <span class="n">of</span> <span class="n">an</span> <span class="n">output</span> <span class="n">file</span>
        <span class="ow">is</span> <span class="n">omitted</span> <span class="k">if</span> <span class="n">this</span> <span class="n">parameter</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">specified</span><span class="o">.</span>

    <span class="o">-</span><span class="n">json</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">&gt;</span>
        <span class="n">write</span> <span class="n">the</span> <span class="n">design</span> <span class="n">to</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">JSON</span> <span class="n">file</span><span class="o">.</span> <span class="n">writing</span> <span class="n">of</span> <span class="n">an</span> <span class="n">output</span> <span class="n">file</span>
        <span class="ow">is</span> <span class="n">omitted</span> <span class="k">if</span> <span class="n">this</span> <span class="n">parameter</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">specified</span><span class="o">.</span>

    <span class="o">-</span><span class="n">run</span> <span class="o">&lt;</span><span class="n">from_label</span><span class="o">&gt;</span><span class="p">:</span><span class="o">&lt;</span><span class="n">to_label</span><span class="o">&gt;</span>
        <span class="n">only</span> <span class="n">run</span> <span class="n">the</span> <span class="n">commands</span> <span class="n">between</span> <span class="n">the</span> <span class="n">labels</span> <span class="p">(</span><span class="n">see</span> <span class="n">below</span><span class="p">)</span><span class="o">.</span> <span class="n">an</span> <span class="n">empty</span>
        <span class="kn">from</span> <span class="nn">label</span> <span class="ow">is</span> <span class="n">synonymous</span> <span class="n">to</span> <span class="s1">&#39;begin&#39;</span><span class="p">,</span> <span class="ow">and</span> <span class="n">empty</span> <span class="n">to</span> <span class="n">label</span> <span class="ow">is</span>
        <span class="n">synonymous</span> <span class="n">to</span> <span class="n">the</span> <span class="n">end</span> <span class="n">of</span> <span class="n">the</span> <span class="n">command</span> <span class="nb">list</span><span class="o">.</span>

    <span class="o">-</span><span class="n">noflatten</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="n">flatten</span> <span class="n">design</span> <span class="n">before</span> <span class="n">synthesis</span>

    <span class="o">-</span><span class="n">noiobs</span>
        <span class="n">run</span> <span class="n">synthesis</span> <span class="ow">in</span> <span class="s2">&quot;block mode&quot;</span><span class="p">,</span> <span class="n">i</span><span class="o">.</span><span class="n">e</span><span class="o">.</span> <span class="n">do</span> <span class="ow">not</span> <span class="n">insert</span> <span class="n">IO</span> <span class="n">buffers</span>

    <span class="o">-</span><span class="n">clkbuf</span>
        <span class="n">insert</span> <span class="n">direct</span> <span class="n">PAD</span><span class="o">-&gt;</span><span class="n">global_net</span> <span class="n">buffers</span>

    <span class="o">-</span><span class="n">retime</span>
        <span class="n">run</span> <span class="s1">&#39;abc&#39;</span> <span class="k">with</span> <span class="s1">&#39;-dff -D 1&#39;</span> <span class="n">options</span>


<span class="n">The</span> <span class="n">following</span> <span class="n">commands</span> <span class="n">are</span> <span class="n">executed</span> <span class="n">by</span> <span class="n">this</span> <span class="n">synthesis</span> <span class="n">command</span><span class="p">:</span>

    <span class="n">begin</span><span class="p">:</span>
        <span class="n">read_verilog</span> <span class="o">-</span><span class="n">lib</span> <span class="o">+/</span><span class="n">sf2</span><span class="o">/</span><span class="n">cells_sim</span><span class="o">.</span><span class="n">v</span>
        <span class="n">hierarchy</span> <span class="o">-</span><span class="n">check</span> <span class="o">-</span><span class="n">top</span> <span class="o">&lt;</span><span class="n">top</span><span class="o">&gt;</span>

    <span class="n">flatten</span><span class="p">:</span>    <span class="p">(</span><span class="n">unless</span> <span class="o">-</span><span class="n">noflatten</span><span class="p">)</span>
        <span class="n">proc</span>
        <span class="n">flatten</span>
        <span class="n">tribuf</span> <span class="o">-</span><span class="n">logic</span>
        <span class="n">deminout</span>

    <span class="n">coarse</span><span class="p">:</span>
        <span class="n">synth</span> <span class="o">-</span><span class="n">run</span> <span class="n">coarse</span>

    <span class="n">fine</span><span class="p">:</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">fast</span> <span class="o">-</span><span class="n">mux_undef</span> <span class="o">-</span><span class="n">undriven</span> <span class="o">-</span><span class="n">fine</span>
        <span class="n">memory_map</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">undriven</span> <span class="o">-</span><span class="n">fine</span>
        <span class="n">techmap</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">techmap</span><span class="o">.</span><span class="n">v</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">sf2</span><span class="o">/</span><span class="n">arith_map</span><span class="o">.</span><span class="n">v</span>
        <span class="n">opt</span> <span class="o">-</span><span class="n">fast</span>
        <span class="n">abc</span> <span class="o">-</span><span class="n">dff</span> <span class="o">-</span><span class="n">D</span> <span class="mi">1</span>    <span class="p">(</span><span class="n">only</span> <span class="k">if</span> <span class="o">-</span><span class="n">retime</span><span class="p">)</span>

    <span class="n">map_ffs</span><span class="p">:</span>
        <span class="n">techmap</span> <span class="o">-</span><span class="n">D</span> <span class="n">NO_LUT</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">sf2</span><span class="o">/</span><span class="n">cells_map</span><span class="o">.</span><span class="n">v</span>
        <span class="n">opt_expr</span> <span class="o">-</span><span class="n">mux_undef</span>
        <span class="n">simplemap</span>

    <span class="n">map_luts</span><span class="p">:</span>
        <span class="n">abc</span> <span class="o">-</span><span class="n">lut</span> <span class="mi">4</span>
        <span class="n">clean</span>

    <span class="n">map_cells</span><span class="p">:</span>
        <span class="n">techmap</span> <span class="o">-</span><span class="nb">map</span> <span class="o">+/</span><span class="n">sf2</span><span class="o">/</span><span class="n">cells_map</span><span class="o">.</span><span class="n">v</span>
        <span class="n">clean</span>

    <span class="n">map_iobs</span><span class="p">:</span>
        <span class="n">sf2_iobs</span> <span class="p">[</span><span class="o">-</span><span class="n">clkbuf</span><span class="p">]</span>    <span class="p">(</span><span class="n">unless</span> <span class="o">-</span><span class="n">noiobs</span><span class="p">)</span>
        <span class="n">clean</span>

    <span class="n">check</span><span class="p">:</span>
        <span class="n">hierarchy</span> <span class="o">-</span><span class="n">check</span>
        <span class="n">stat</span>
        <span class="n">check</span> <span class="o">-</span><span class="n">noinit</span>

    <span class="n">edif</span><span class="p">:</span>
        <span class="n">write_edif</span> <span class="o">-</span><span class="n">gndvccy</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">-</span><span class="n">name</span><span class="o">&gt;</span>

    <span class="n">vlog</span><span class="p">:</span>
        <span class="n">write_verilog</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">-</span><span class="n">name</span><span class="o">&gt;</span>

    <span class="n">json</span><span class="p">:</span>
        <span class="n">write_json</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">-</span><span class="n">name</span><span class="o">&gt;</span>
</pre></div>
</div>
</div>
<div class="section" id="synth-xilinx-synthesis-for-xilinx-fpgas">
<span id="cmd-synth-xilinx"></span><h1>synth_xilinx – synthesis for Xilinx FPGAs<a class="headerlink" href="#synth-xilinx-synthesis-for-xilinx-fpgas" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>synth_xilinx [options]

This command runs synthesis for Xilinx FPGAs. This command does not operate on
partly selected designs. At the moment this command creates netlists that are
compatible with 7-Series Xilinx devices.

    -top &lt;module&gt;
        use the specified module as top module

    -family &lt;family&gt;
        run synthesis for the specified Xilinx architecture
        generate the synthesis netlist for the specified family.
        supported values:
        - xcup: Ultrascale Plus
        - xcu: Ultrascale
        - xc7: Series 7 (default)
        - xc6s: Spartan 6
        - xc6v: Virtex 6
        - xc5v: Virtex 5 (EXPERIMENTAL)
        - xc4v: Virtex 4 (EXPERIMENTAL)
        - xc3sda: Spartan 3A DSP (EXPERIMENTAL)
        - xc3sa: Spartan 3A (EXPERIMENTAL)
        - xc3se: Spartan 3E (EXPERIMENTAL)
        - xc3s: Spartan 3 (EXPERIMENTAL)
        - xc2vp: Virtex 2 Pro (EXPERIMENTAL)
        - xc2v: Virtex 2 (EXPERIMENTAL)
        - xcve: Virtex E, Spartan 2E (EXPERIMENTAL)
        - xcv: Virtex, Spartan 2 (EXPERIMENTAL)

    -edif &lt;file&gt;
        write the design to the specified edif file. writing of an output file
        is omitted if this parameter is not specified.

    -blif &lt;file&gt;
        write the design to the specified BLIF file. writing of an output file
        is omitted if this parameter is not specified.

    -vpr
        generate an output netlist (and BLIF file) suitable for VPR
        (this feature is experimental and incomplete)

    -ise
        generate an output netlist suitable for ISE

    -nobram
        do not use block RAM cells in output netlist

    -nolutram
        do not use distributed RAM cells in output netlist

    -nosrl
        do not use distributed SRL cells in output netlist

    -nocarry
        do not use XORCY/MUXCY/CARRY4 cells in output netlist

    -nowidelut
        do not use MUXF[5-9] resources to implement LUTs larger than native for the target

    -nodsp
        do not use DSP48*s to implement multipliers and associated logic

    -noiopad
        disable I/O buffer insertion (useful for hierarchical or
        out-of-context flows)

    -noclkbuf
        disable automatic clock buffer insertion

    -uram
        infer URAM288s for large memories (xcup only)

    -widemux &lt;int&gt;
        enable inference of hard multiplexer resources (MUXF[78]) for muxes at or
        above this number of inputs (minimum value 2, recommended value &gt;= 5).
        default: 0 (no inference)

    -run &lt;from_label&gt;:&lt;to_label&gt;
        only run the commands between the labels (see below). an empty
        from label is synonymous to &#39;begin&#39;, and empty to label is
        synonymous to the end of the command list.

    -flatten
        flatten design before synthesis

    -dff
        run &#39;abc&#39;/&#39;abc9&#39; with -dff option

    -retime
        run &#39;abc&#39; with &#39;-D 1&#39; option to enable flip-flop retiming.
        implies -dff.

    -abc9
        use new ABC9 flow (EXPERIMENTAL)


The following commands are executed by this synthesis command:

    begin:
        read_verilog -lib -specify +/xilinx/cells_sim.v
        read_verilog -lib +/xilinx/cells_xtra.v
        hierarchy -check -auto-top

    prepare:
        proc
        flatten    (with &#39;-flatten&#39;)
        tribuf -logic
        deminout
        opt_expr
        opt_clean
        check
        opt
        wreduce [-keepdc]    (option for &#39;-widemux&#39;)
        peepopt
        opt_clean
        muxpack        (&#39;-widemux&#39; only)
        pmux2shiftx    (skip if &#39;-nosrl&#39; and &#39;-widemux=0&#39;)
        clean          (skip if &#39;-nosrl&#39; and &#39;-widemux=0&#39;)

    map_dsp:    (skip if &#39;-nodsp&#39;)
        memory_dff
        techmap -map +/mul2dsp.v -map +/xilinx/{family}_dsp_map.v {options}
        select a:mul2dsp
        setattr -unset mul2dsp
        opt_expr -fine
        wreduce
        select -clear
        xilinx_dsp -family &lt;family&gt;
        chtype -set $mul t:$__soft_mul

    coarse:
        techmap -map +/cmp2lut.v -map +/cmp2lcu.v -D LUT_WIDTH=[46]
        alumacc
        share
        opt
        fsm
        opt -fast
        memory -nomap
        opt_clean

    map_uram:    (only if &#39;-uram&#39;)
        memory_bram -rules +/xilinx/{family}_urams.txt
        techmap -map +/xilinx/{family}_urams_map.v

    map_bram:    (skip if &#39;-nobram&#39;)
        memory_bram -rules +/xilinx/{family}_brams.txt
        techmap -map +/xilinx/{family}_brams_map.v

    map_lutram:    (skip if &#39;-nolutram&#39;)
        memory_bram -rules +/xilinx/lut[46]_lutrams.txt
        techmap -map +/xilinx/lutrams_map.v

    map_ffram:
        simplemap t:$dff t:$adff t:$mux
        dff2dffs [-match-init]    (-match-init for xc6s only)
        opt -fast -full
        memory_map

    fine:
        dff2dffe -direct-match $_DFF_* -direct-match $__DFFS_*
        muxcover &lt;internal options&gt; (&#39;-widemux&#39; only)
        opt -full
        xilinx_srl -variable -minlen 3    (skip if &#39;-nosrl&#39;)
        techmap  -map +/techmap.v -D LUT_SIZE=[46] [-map +/xilinx/mux_map.v] -map +/xilinx/arith_map.v
        opt -fast

    map_cells:
        iopadmap -bits -outpad OBUF I:O -inpad IBUF O:I -toutpad $__XILINX_TOUTPAD OE:I:O -tinoutpad $__XILINX_TINOUTPAD OE:O:I:IO A:top    (skip if &#39;-noiopad&#39;)
        techmap -map +/techmap.v -map +/xilinx/cells_map.v
        clean

    map_ffs:
        techmap -map +/xilinx/{family}_ff_map.v    (&#39;-abc9&#39; only)

    map_luts:
        opt_expr -mux_undef
        abc -luts 2:2,3,6:5[,10,20] [-dff] [-D 1]    (option for &#39;nowidelut&#39;, &#39;-dff&#39;, &#39;-retime&#39;)
        clean
        xilinx_srl -fixed -minlen 3    (skip if &#39;-nosrl&#39;)
        techmap -map +/xilinx/lut_map.v -map +/xilinx/cells_map.v -map +/xilinx/{family}_ff_map.v -D LUT_WIDTH=[46]
        xilinx_dffopt [-lut4]
        opt_lut_ins -tech xilinx

    finalize:
        clkbufmap -buf BUFG O:I    (skip if &#39;-noclkbuf&#39;)
        extractinv -inv INV O:I    (only if &#39;-ise&#39;)
        clean

    check:
        hierarchy -check
        stat -tech xilinx
        check -noinit

    edif:
        write_edif -pvector bra

    blif:
        write_blif
</pre></div>
</div>
</div>
<div class="section" id="tcl-execute-a-tcl-script-file">
<span id="cmd-tcl"></span><h1>tcl – execute a TCL script file<a class="headerlink" href="#tcl-execute-a-tcl-script-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>tcl &lt;filename&gt; [args]

This command executes the tcl commands in the specified file.
Use &#39;yosys cmd&#39; to run the yosys command &#39;cmd&#39; from tcl.

The tcl command &#39;yosys -import&#39; can be used to import all yosys
commands directly as tcl commands to the tcl shell. Yosys commands
&#39;proc&#39; and &#39;rename&#39; are wrapped to tcl commands &#39;procs&#39; and &#39;renames&#39;
in order to avoid a name collision with the built in commands.

If any arguments are specified, these arguments are provided to the script via
the standard $argc and $argv variables.
</pre></div>
</div>
</div>
<div class="section" id="techmap-generic-technology-mapper">
<span id="cmd-techmap"></span><h1>techmap – generic technology mapper<a class="headerlink" href="#techmap-generic-technology-mapper" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>techmap [-map filename] [selection]

This pass implements a very simple technology mapper that replaces cells in
the design with implementations given in form of a Verilog or ilang source
file.

    -map filename
        the library of cell implementations to be used.
        without this parameter a builtin library is used that
        transforms the internal RTL cells to the internal gate
        library.

    -map %&lt;design-name&gt;
        like -map above, but with an in-memory design instead of a file.

    -extern
        load the cell implementations as separate modules into the design
        instead of inlining them.

    -max_iter &lt;number&gt;
        only run the specified number of iterations on each module.
        default: unlimited

    -recursive
        instead of the iterative breadth-first algorithm use a recursive
        depth-first algorithm. both methods should yield equivalent results,
        but may differ in performance.

    -autoproc
        Automatically call &quot;proc&quot; on implementations that contain processes.

    -wb
        Ignore the &#39;whitebox&#39; attribute on cell implementations.

    -assert
        this option will cause techmap to exit with an error if it can&#39;t map
        a selected cell. only cell types that end on an underscore are accepted
        as final cell types by this mode.

    -D &lt;define&gt;, -I &lt;incdir&gt;
        this options are passed as-is to the Verilog frontend for loading the
        map file. Note that the Verilog frontend is also called with the
        &#39;-nooverwrite&#39; option set.

When a module in the map file has the &#39;techmap_celltype&#39; attribute set, it will
match cells with a type that match the text value of this attribute. Otherwise
the module name will be used to match the cell.

When a module in the map file has the &#39;techmap_simplemap&#39; attribute set, techmap
will use &#39;simplemap&#39; (see &#39;help simplemap&#39;) to map cells matching the module.

When a module in the map file has the &#39;techmap_maccmap&#39; attribute set, techmap
will use &#39;maccmap&#39; (see &#39;help maccmap&#39;) to map cells matching the module.

When a module in the map file has the &#39;techmap_wrap&#39; attribute set, techmap
will create a wrapper for the cell and then run the command string that the
attribute is set to on the wrapper module.

When a port on a module in the map file has the &#39;techmap_autopurge&#39; attribute
set, and that port is not connected in the instantiation that is mapped, then
then a cell port connected only to such wires will be omitted in the mapped
version of the circuit.

All wires in the modules from the map file matching the pattern _TECHMAP_*
or *._TECHMAP_* are special wires that are used to pass instructions from
the mapping module to the techmap command. At the moment the following special
wires are supported:

    _TECHMAP_FAIL_
        When this wire is set to a non-zero constant value, techmap will not
        use this module and instead try the next module with a matching
        &#39;techmap_celltype&#39; attribute.

        When such a wire exists but does not have a constant value after all
        _TECHMAP_DO_* commands have been executed, an error is generated.

    _TECHMAP_DO_*
        This wires are evaluated in alphabetical order. The constant text value
        of this wire is a yosys command (or sequence of commands) that is run
        by techmap on the module. A common use case is to run &#39;proc&#39; on modules
        that are written using always-statements.

        When such a wire has a non-constant value at the time it is to be
        evaluated, an error is produced. That means it is possible for such a
        wire to start out as non-constant and evaluate to a constant value
        during processing of other _TECHMAP_DO_* commands.

        A _TECHMAP_DO_* command may start with the special token &#39;CONSTMAP; &#39;.
        in this case techmap will create a copy for each distinct configuration
        of constant inputs and shorted inputs at this point and import the
        constant and connected bits into the map module. All further commands
        are executed in this copy. This is a very convenient way of creating
        optimized specializations of techmap modules without using the special
        parameters described below.

        A _TECHMAP_DO_* command may start with the special token &#39;RECURSION; &#39;.
        then techmap will recursively replace the cells in the module with their
        implementation. This is not affected by the -max_iter option.

        It is possible to combine both prefixes to &#39;RECURSION; CONSTMAP; &#39;.

    _TECHMAP_REMOVEINIT_&lt;port-name&gt;_
        When this wire is set to a constant value, the init attribute of the wire(s)
        connected to this port will be consumed.  This wire must have the same
        width as the given port, and for every bit that is set to 1 in the value,
        the corresponding init attribute bit will be changed to 1&#39;bx.  If all
        bits of an init attribute are left as x, it will be removed.

In addition to this special wires, techmap also supports special parameters in
modules in the map file:

    _TECHMAP_CELLTYPE_
        When a parameter with this name exists, it will be set to the type name
        of the cell that matches the module.

    _TECHMAP_CONSTMSK_&lt;port-name&gt;_
    _TECHMAP_CONSTVAL_&lt;port-name&gt;_
        When this pair of parameters is available in a module for a port, then
        former has a 1-bit for each constant input bit and the latter has the
        value for this bit. The unused bits of the latter are set to undef (x).

    _TECHMAP_WIREINIT_&lt;port-name&gt;_
        When a parameter with this name exists, it will be set to the initial
        value of the wire(s) connected to the given port, as specified by the init
        attribute. If the attribute doesn&#39;t exist, x will be filled for the
        missing bits.  To remove the init attribute bits used, use the
        _TECHMAP_REMOVEINIT_*_ wires.

    _TECHMAP_BITS_CONNMAP_
    _TECHMAP_CONNMAP_&lt;port-name&gt;_
        For an N-bit port, the _TECHMAP_CONNMAP_&lt;port-name&gt;_ parameter, if it
        exists, will be set to an N*_TECHMAP_BITS_CONNMAP_ bit vector containing
        N words (of _TECHMAP_BITS_CONNMAP_ bits each) that assign each single
        bit driver a unique id. The values 0-3 are reserved for 0, 1, x, and z.
        This can be used to detect shorted inputs.

When a module in the map file has a parameter where the according cell in the
design has a port, the module from the map file is only used if the port in
the design is connected to a constant value. The parameter is then set to the
constant value.

A cell with the name _TECHMAP_REPLACE_ in the map file will inherit the name
and attributes of the cell that is being replaced.
A cell with a name of the form `_TECHMAP_REPLACE_.&lt;suffix&gt;` in the map file will
be named thus but with the `_TECHMAP_REPLACE_&#39; prefix substituted with the name
of the cell being replaced.
Similarly, a wire named in the form `_TECHMAP_REPLACE_.&lt;suffix&gt;` will cause a
new wire alias to be created and named as above but with the `_TECHMAP_REPLACE_&#39;
prefix also substituted.

See &#39;help extract&#39; for a pass that does the opposite thing.

See &#39;help flatten&#39; for a pass that does flatten the design (which is
essentially techmap but using the design itself as map library).
</pre></div>
</div>
</div>
<div class="section" id="tee-redirect-command-output-to-file">
<span id="cmd-tee"></span><h1>tee – redirect command output to file<a class="headerlink" href="#tee-redirect-command-output-to-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">tee</span> <span class="p">[</span><span class="o">-</span><span class="n">q</span><span class="p">]</span> <span class="p">[</span><span class="o">-</span><span class="n">o</span> <span class="n">logfile</span><span class="o">|-</span><span class="n">a</span> <span class="n">logfile</span><span class="p">]</span> <span class="n">cmd</span>

<span class="n">Execute</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">command</span><span class="p">,</span> <span class="n">optionally</span> <span class="n">writing</span> <span class="n">the</span> <span class="n">commands</span> <span class="n">output</span> <span class="n">to</span> <span class="n">the</span>
<span class="n">specified</span> <span class="n">logfile</span><span class="p">(</span><span class="n">s</span><span class="p">)</span><span class="o">.</span>

    <span class="o">-</span><span class="n">q</span>
        <span class="n">Do</span> <span class="ow">not</span> <span class="nb">print</span> <span class="n">output</span> <span class="n">to</span> <span class="n">the</span> <span class="n">normal</span> <span class="n">destination</span> <span class="p">(</span><span class="n">console</span> <span class="ow">and</span><span class="o">/</span><span class="ow">or</span> <span class="n">log</span> <span class="n">file</span><span class="p">)</span><span class="o">.</span>

    <span class="o">-</span><span class="n">o</span> <span class="n">logfile</span>
        <span class="n">Write</span> <span class="n">output</span> <span class="n">to</span> <span class="n">this</span> <span class="n">file</span><span class="p">,</span> <span class="n">truncate</span> <span class="k">if</span> <span class="n">exists</span><span class="o">.</span>

    <span class="o">-</span><span class="n">a</span> <span class="n">logfile</span>
        <span class="n">Write</span> <span class="n">output</span> <span class="n">to</span> <span class="n">this</span> <span class="n">file</span><span class="p">,</span> <span class="n">append</span> <span class="k">if</span> <span class="n">exists</span><span class="o">.</span>

    <span class="o">+</span><span class="n">INT</span><span class="p">,</span> <span class="o">-</span><span class="n">INT</span>
        <span class="n">Add</span><span class="o">/</span><span class="n">subtract</span> <span class="n">INT</span> <span class="kn">from</span> <span class="nn">the</span> <span class="o">-</span><span class="n">v</span> <span class="n">setting</span> <span class="k">for</span> <span class="n">this</span> <span class="n">command</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="test-abcloop-automatically-test-handling-of-loops-in-abc-command">
<span id="cmd-test-abcloop"></span><h1>test_abcloop – automatically test handling of loops in abc command<a class="headerlink" href="#test-abcloop-automatically-test-handling-of-loops-in-abc-command" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">test_abcloop</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span>

<span class="n">Test</span> <span class="n">handling</span> <span class="n">of</span> <span class="n">logic</span> <span class="n">loops</span> <span class="ow">in</span> <span class="n">ABC</span><span class="o">.</span>

    <span class="o">-</span><span class="n">n</span> <span class="p">{</span><span class="n">integer</span><span class="p">}</span>
        <span class="n">create</span> <span class="n">this</span> <span class="n">number</span> <span class="n">of</span> <span class="n">circuits</span> <span class="ow">and</span> <span class="n">test</span> <span class="n">them</span> <span class="p">(</span><span class="n">default</span> <span class="o">=</span> <span class="mi">100</span><span class="p">)</span><span class="o">.</span>

    <span class="o">-</span><span class="n">s</span> <span class="p">{</span><span class="n">positive_integer</span><span class="p">}</span>
        <span class="n">use</span> <span class="n">this</span> <span class="n">value</span> <span class="k">as</span> <span class="n">rng</span> <span class="n">seed</span> <span class="n">value</span> <span class="p">(</span><span class="n">default</span> <span class="o">=</span> <span class="n">unix</span> <span class="n">time</span><span class="p">)</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="test-autotb-generate-simple-test-benches">
<span id="cmd-test-autotb"></span><h1>test_autotb – generate simple test benches<a class="headerlink" href="#test-autotb-generate-simple-test-benches" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">test_autotb</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">filename</span><span class="p">]</span>

<span class="n">Automatically</span> <span class="n">create</span> <span class="n">primitive</span> <span class="n">Verilog</span> <span class="n">test</span> <span class="n">benches</span> <span class="k">for</span> <span class="nb">all</span> <span class="n">modules</span> <span class="ow">in</span> <span class="n">the</span>
<span class="n">design</span><span class="o">.</span> <span class="n">The</span> <span class="n">generated</span> <span class="n">testbenches</span> <span class="n">toggle</span> <span class="n">the</span> <span class="nb">input</span> <span class="n">pins</span> <span class="n">of</span> <span class="n">the</span> <span class="n">module</span> <span class="ow">in</span>
<span class="n">a</span> <span class="n">semi</span><span class="o">-</span><span class="n">random</span> <span class="n">manner</span> <span class="ow">and</span> <span class="n">dumps</span> <span class="n">the</span> <span class="n">resulting</span> <span class="n">output</span> <span class="n">signals</span><span class="o">.</span>

<span class="n">This</span> <span class="n">can</span> <span class="n">be</span> <span class="n">used</span> <span class="n">to</span> <span class="n">check</span> <span class="n">the</span> <span class="n">synthesis</span> <span class="n">results</span> <span class="k">for</span> <span class="n">simple</span> <span class="n">circuits</span> <span class="n">by</span>
<span class="n">comparing</span> <span class="n">the</span> <span class="n">testbench</span> <span class="n">output</span> <span class="k">for</span> <span class="n">the</span> <span class="nb">input</span> <span class="n">files</span> <span class="ow">and</span> <span class="n">the</span> <span class="n">synthesis</span> <span class="n">results</span><span class="o">.</span>

<span class="n">The</span> <span class="n">backend</span> <span class="n">automatically</span> <span class="n">detects</span> <span class="n">clock</span> <span class="n">signals</span><span class="o">.</span> <span class="n">Additionally</span> <span class="n">a</span> <span class="n">signal</span> <span class="n">can</span>
<span class="n">be</span> <span class="n">forced</span> <span class="n">to</span> <span class="n">be</span> <span class="n">interpreted</span> <span class="k">as</span> <span class="n">clock</span> <span class="n">signal</span> <span class="n">by</span> <span class="n">setting</span> <span class="n">the</span> <span class="n">attribute</span>
<span class="s1">&#39;gentb_clock&#39;</span> <span class="n">on</span> <span class="n">the</span> <span class="n">signal</span><span class="o">.</span>

<span class="n">The</span> <span class="n">attribute</span> <span class="s1">&#39;gentb_constant&#39;</span> <span class="n">can</span> <span class="n">be</span> <span class="n">used</span> <span class="n">to</span> <span class="n">force</span> <span class="n">a</span> <span class="n">signal</span> <span class="n">to</span> <span class="n">a</span> <span class="n">constant</span>
<span class="n">value</span> <span class="n">after</span> <span class="n">initialization</span><span class="o">.</span> <span class="n">This</span> <span class="n">can</span> <span class="n">e</span><span class="o">.</span><span class="n">g</span><span class="o">.</span> <span class="n">be</span> <span class="n">used</span> <span class="n">to</span> <span class="n">force</span> <span class="n">a</span> <span class="n">reset</span> <span class="n">signal</span>
<span class="n">low</span> <span class="ow">in</span> <span class="n">order</span> <span class="n">to</span> <span class="n">explore</span> <span class="n">more</span> <span class="n">inner</span> <span class="n">states</span> <span class="ow">in</span> <span class="n">a</span> <span class="n">state</span> <span class="n">machine</span><span class="o">.</span>

<span class="n">The</span> <span class="n">attribute</span> <span class="s1">&#39;gentb_skip&#39;</span> <span class="n">can</span> <span class="n">be</span> <span class="n">attached</span> <span class="n">to</span> <span class="n">modules</span> <span class="n">to</span> <span class="n">suppress</span> <span class="n">testbench</span>
<span class="n">generation</span><span class="o">.</span>

    <span class="o">-</span><span class="n">n</span> <span class="o">&lt;</span><span class="nb">int</span><span class="o">&gt;</span>
        <span class="n">number</span> <span class="n">of</span> <span class="n">iterations</span> <span class="n">the</span> <span class="n">test</span> <span class="n">bench</span> <span class="n">should</span> <span class="n">run</span> <span class="p">(</span><span class="n">default</span> <span class="o">=</span> <span class="mi">1000</span><span class="p">)</span>

    <span class="o">-</span><span class="n">seed</span> <span class="o">&lt;</span><span class="nb">int</span><span class="o">&gt;</span>
        <span class="n">seed</span> <span class="n">used</span> <span class="k">for</span> <span class="n">pseudo</span><span class="o">-</span><span class="n">random</span> <span class="n">number</span> <span class="n">generation</span> <span class="p">(</span><span class="n">default</span> <span class="o">=</span> <span class="mi">0</span><span class="p">)</span><span class="o">.</span>
        <span class="n">a</span> <span class="n">value</span> <span class="n">of</span> <span class="mi">0</span> <span class="n">will</span> <span class="n">cause</span> <span class="n">an</span> <span class="n">arbitrary</span> <span class="n">seed</span> <span class="n">to</span> <span class="n">be</span> <span class="n">chosen</span><span class="p">,</span> <span class="n">based</span> <span class="n">on</span>
        <span class="n">the</span> <span class="n">current</span> <span class="n">system</span> <span class="n">time</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="test-cell-automatically-test-the-implementation-of-a-cell-type">
<span id="cmd-test-cell"></span><h1>test_cell – automatically test the implementation of a cell type<a class="headerlink" href="#test-cell-automatically-test-the-implementation-of-a-cell-type" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>test_cell [options] {cell-types}

Tests the internal implementation of the given cell type (for example &#39;$add&#39;)
by comparing SAT solver, EVAL and TECHMAP implementations of the cell types..

Run with &#39;all&#39; instead of a cell type to run the test on all supported
cell types. Use for example &#39;all /$add&#39; for all cell types except $add.

    -n {integer}
        create this number of cell instances and test them (default = 100).

    -s {positive_integer}
        use this value as rng seed value (default = unix time).

    -f {ilang_file}
        don&#39;t generate circuits. instead load the specified ilang file.

    -w {filename_prefix}
        don&#39;t test anything. just generate the circuits and write them
        to ilang files with the specified prefix

    -map {filename}
        pass this option to techmap.

    -simlib
        use &quot;techmap -D SIMLIB_NOCHECKS -map +/simlib.v -max_iter 2 -autoproc&quot;

    -aigmap
        instead of calling &quot;techmap&quot;, call &quot;aigmap&quot;

    -muxdiv
        when creating test benches with dividers, create an additional mux
        to mask out the division-by-zero case

    -script {script_file}
        instead of calling &quot;techmap&quot;, call &quot;script {script_file}&quot;.

    -const
        set some input bits to random constant values

    -nosat
        do not check SAT model or run SAT equivalence checking

    -noeval
        do not check const-eval models

    -edges
        test cell edges db creator against sat-based implementation

    -v
        print additional debug information to the console

    -vlog {filename}
        create a Verilog test bench to test simlib and write_verilog
</pre></div>
</div>
</div>
<div class="section" id="test-pmgen-test-pass-for-pmgen">
<span id="cmd-test-pmgen"></span><h1>test_pmgen – test pass for pmgen<a class="headerlink" href="#test-pmgen-test-pass-for-pmgen" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>test_pmgen -reduce_chain [options] [selection]

Demo for recursive pmgen patterns. Map chains of AND/OR/XOR to $reduce_*.


    test_pmgen -reduce_tree [options] [selection]

Demo for recursive pmgen patterns. Map trees of AND/OR/XOR to $reduce_*.


    test_pmgen -eqpmux [options] [selection]

Demo for recursive pmgen patterns. Optimize EQ/NE/PMUX circuits.


    test_pmgen -generate [options] &lt;pattern_name&gt;

Create modules that match the specified pattern.
</pre></div>
</div>
</div>
<div class="section" id="torder-print-cells-in-topological-order">
<span id="cmd-torder"></span><h1>torder – print cells in topological order<a class="headerlink" href="#torder-print-cells-in-topological-order" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">torder</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">prints</span> <span class="n">the</span> <span class="n">selected</span> <span class="n">cells</span> <span class="ow">in</span> <span class="n">topological</span> <span class="n">order</span><span class="o">.</span>

    <span class="o">-</span><span class="n">stop</span> <span class="o">&lt;</span><span class="n">cell_type</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">cell_port</span><span class="o">&gt;</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="n">use</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">cell</span> <span class="n">port</span> <span class="ow">in</span> <span class="n">topological</span> <span class="n">sorting</span>

    <span class="o">-</span><span class="n">noautostop</span>
        <span class="n">by</span> <span class="n">default</span> <span class="n">Q</span> <span class="n">outputs</span> <span class="n">of</span> <span class="n">internal</span> <span class="n">FF</span> <span class="n">cells</span> <span class="ow">and</span> <span class="n">memory</span> <span class="n">read</span> <span class="n">port</span> <span class="n">outputs</span>
        <span class="n">are</span> <span class="ow">not</span> <span class="n">used</span> <span class="ow">in</span> <span class="n">topological</span> <span class="n">sorting</span><span class="o">.</span> <span class="n">this</span> <span class="n">option</span> <span class="n">deactivates</span> <span class="n">that</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="trace-redirect-command-output-to-file">
<span id="cmd-trace"></span><h1>trace – redirect command output to file<a class="headerlink" href="#trace-redirect-command-output-to-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">trace</span> <span class="n">cmd</span>

<span class="n">Execute</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">command</span><span class="p">,</span> <span class="n">logging</span> <span class="nb">all</span> <span class="n">changes</span> <span class="n">the</span> <span class="n">command</span> <span class="n">performs</span> <span class="n">on</span>
<span class="n">the</span> <span class="n">design</span> <span class="ow">in</span> <span class="n">real</span> <span class="n">time</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="tribuf-infer-tri-state-buffers">
<span id="cmd-tribuf"></span><h1>tribuf – infer tri-state buffers<a class="headerlink" href="#tribuf-infer-tri-state-buffers" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>tribuf [options] [selection]

This pass transforms $mux cells with &#39;z&#39; inputs to tristate buffers.

    -merge
        merge multiple tri-state buffers driving the same net
        into a single buffer.

    -logic
        convert tri-state buffers that do not drive output ports
        to non-tristate logic. this option implies -merge.
</pre></div>
</div>
</div>
<div class="section" id="uniquify-create-unique-copies-of-modules">
<span id="cmd-uniquify"></span><h1>uniquify – create unique copies of modules<a class="headerlink" href="#uniquify-create-unique-copies-of-modules" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">uniquify</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">By</span> <span class="n">default</span><span class="p">,</span> <span class="n">a</span> <span class="n">module</span> <span class="n">that</span> <span class="ow">is</span> <span class="n">instantiated</span> <span class="n">by</span> <span class="n">several</span> <span class="n">other</span> <span class="n">modules</span> <span class="ow">is</span> <span class="n">only</span>
<span class="n">kept</span> <span class="n">once</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">design</span><span class="o">.</span> <span class="n">This</span> <span class="n">preserves</span> <span class="n">the</span> <span class="n">original</span> <span class="n">modularity</span> <span class="n">of</span> <span class="n">the</span> <span class="n">design</span>
<span class="ow">and</span> <span class="n">reduces</span> <span class="n">the</span> <span class="n">overall</span> <span class="n">size</span> <span class="n">of</span> <span class="n">the</span> <span class="n">design</span> <span class="ow">in</span> <span class="n">memory</span><span class="o">.</span> <span class="n">But</span> <span class="n">it</span> <span class="n">prevents</span> <span class="n">certain</span>
<span class="n">optimizations</span> <span class="ow">and</span> <span class="n">other</span> <span class="n">operations</span> <span class="n">on</span> <span class="n">the</span> <span class="n">design</span><span class="o">.</span> <span class="n">This</span> <span class="k">pass</span> <span class="n">creates</span> <span class="n">unique</span>
<span class="n">modules</span> <span class="k">for</span> <span class="nb">all</span> <span class="n">selected</span> <span class="n">cells</span><span class="o">.</span> <span class="n">The</span> <span class="n">created</span> <span class="n">modules</span> <span class="n">are</span> <span class="n">marked</span> <span class="k">with</span> <span class="n">the</span>
<span class="s1">&#39;unique&#39;</span> <span class="n">attribute</span><span class="o">.</span>

<span class="n">This</span> <span class="n">commands</span> <span class="n">only</span> <span class="n">operates</span> <span class="n">on</span> <span class="n">modules</span> <span class="n">that</span> <span class="n">by</span> <span class="n">themself</span> <span class="n">have</span> <span class="n">the</span> <span class="s1">&#39;unique&#39;</span>
<span class="n">attribute</span> <span class="nb">set</span> <span class="p">(</span><span class="n">the</span> <span class="s1">&#39;top&#39;</span> <span class="n">module</span> <span class="ow">is</span> <span class="n">unique</span> <span class="n">implicitly</span><span class="p">)</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="verific-load-verilog-and-vhdl-designs-using-verific">
<span id="cmd-verific"></span><h1>verific – load Verilog and VHDL designs using Verific<a class="headerlink" href="#verific-load-verilog-and-vhdl-designs-using-verific" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">verific</span> <span class="p">{</span><span class="o">-</span><span class="n">vlog95</span><span class="o">|-</span><span class="n">vlog2k</span><span class="o">|-</span><span class="n">sv2005</span><span class="o">|-</span><span class="n">sv2009</span><span class="o">|-</span><span class="n">sv2012</span><span class="o">|-</span><span class="n">sv</span><span class="p">}</span> <span class="o">&lt;</span><span class="n">verilog</span><span class="o">-</span><span class="n">file</span><span class="o">&gt;..</span>

<span class="n">Load</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">Verilog</span><span class="o">/</span><span class="n">SystemVerilog</span> <span class="n">files</span> <span class="n">into</span> <span class="n">Verific</span><span class="o">.</span>

<span class="n">All</span> <span class="n">files</span> <span class="n">specified</span> <span class="ow">in</span> <span class="n">one</span> <span class="n">call</span> <span class="n">to</span> <span class="n">this</span> <span class="n">command</span> <span class="n">are</span> <span class="n">one</span> <span class="n">compilation</span> <span class="n">unit</span><span class="o">.</span>
<span class="n">Files</span> <span class="n">passed</span> <span class="n">to</span> <span class="n">different</span> <span class="n">calls</span> <span class="n">to</span> <span class="n">this</span> <span class="n">command</span> <span class="n">are</span> <span class="n">treated</span> <span class="k">as</span> <span class="n">belonging</span> <span class="n">to</span>
<span class="n">different</span> <span class="n">compilation</span> <span class="n">units</span><span class="o">.</span>

<span class="n">Additional</span> <span class="o">-</span><span class="n">D</span><span class="o">&lt;</span><span class="n">macro</span><span class="o">&gt;</span><span class="p">[</span><span class="o">=&lt;</span><span class="n">value</span><span class="o">&gt;</span><span class="p">]</span> <span class="n">options</span> <span class="n">may</span> <span class="n">be</span> <span class="n">added</span> <span class="n">after</span> <span class="n">the</span> <span class="n">option</span> <span class="n">indicating</span>
<span class="n">the</span> <span class="n">language</span> <span class="n">version</span> <span class="p">(</span><span class="ow">and</span> <span class="n">before</span> <span class="n">file</span> <span class="n">names</span><span class="p">)</span> <span class="n">to</span> <span class="nb">set</span> <span class="n">additional</span> <span class="n">verilog</span> <span class="n">defines</span><span class="o">.</span>
<span class="n">The</span> <span class="n">macros</span> <span class="n">SYNTHESIS</span> <span class="ow">and</span> <span class="n">VERIFIC</span> <span class="n">are</span> <span class="n">defined</span> <span class="n">implicitly</span><span class="o">.</span>


    <span class="n">verific</span> <span class="o">-</span><span class="n">formal</span> <span class="o">&lt;</span><span class="n">verilog</span><span class="o">-</span><span class="n">file</span><span class="o">&gt;..</span>

<span class="n">Like</span> <span class="o">-</span><span class="n">sv</span><span class="p">,</span> <span class="n">but</span> <span class="n">define</span> <span class="n">FORMAL</span> <span class="n">instead</span> <span class="n">of</span> <span class="n">SYNTHESIS</span><span class="o">.</span>


    <span class="n">verific</span> <span class="p">{</span><span class="o">-</span><span class="n">vhdl87</span><span class="o">|-</span><span class="n">vhdl93</span><span class="o">|-</span><span class="n">vhdl2k</span><span class="o">|-</span><span class="n">vhdl2008</span><span class="o">|-</span><span class="n">vhdl</span><span class="p">}</span> <span class="o">&lt;</span><span class="n">vhdl</span><span class="o">-</span><span class="n">file</span><span class="o">&gt;..</span>

<span class="n">Load</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">VHDL</span> <span class="n">files</span> <span class="n">into</span> <span class="n">Verific</span><span class="o">.</span>


    <span class="n">verific</span> <span class="p">[</span><span class="o">-</span><span class="n">work</span> <span class="o">&lt;</span><span class="n">libname</span><span class="o">&gt;</span><span class="p">]</span> <span class="p">{</span><span class="o">-</span><span class="n">sv</span><span class="o">|-</span><span class="n">vhdl</span><span class="o">|...</span><span class="p">}</span> <span class="o">&lt;</span><span class="n">hdl</span><span class="o">-</span><span class="n">file</span><span class="o">&gt;</span>

<span class="n">Load</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">Verilog</span><span class="o">/</span><span class="n">SystemVerilog</span><span class="o">/</span><span class="n">VHDL</span> <span class="n">file</span> <span class="n">into</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">library</span><span class="o">.</span>
<span class="p">(</span><span class="n">default</span> <span class="n">library</span> <span class="n">when</span> <span class="o">-</span><span class="n">work</span> <span class="ow">is</span> <span class="ow">not</span> <span class="n">present</span><span class="p">:</span> <span class="s2">&quot;work&quot;</span><span class="p">)</span>


    <span class="n">verific</span> <span class="p">[</span><span class="o">-</span><span class="n">L</span> <span class="o">&lt;</span><span class="n">libname</span><span class="o">&gt;</span><span class="p">]</span> <span class="p">{</span><span class="o">-</span><span class="n">sv</span><span class="o">|-</span><span class="n">vhdl</span><span class="o">|...</span><span class="p">}</span> <span class="o">&lt;</span><span class="n">hdl</span><span class="o">-</span><span class="n">file</span><span class="o">&gt;</span>

<span class="n">Look</span> <span class="n">up</span> <span class="n">external</span> <span class="n">definitions</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">library</span><span class="o">.</span>
<span class="p">(</span><span class="o">-</span><span class="n">L</span> <span class="n">may</span> <span class="n">be</span> <span class="n">used</span> <span class="n">more</span> <span class="n">than</span> <span class="n">once</span><span class="p">)</span>


    <span class="n">verific</span> <span class="o">-</span><span class="n">vlog</span><span class="o">-</span><span class="n">incdir</span> <span class="o">&lt;</span><span class="n">directory</span><span class="o">&gt;..</span>

<span class="n">Add</span> <span class="n">Verilog</span> <span class="n">include</span> <span class="n">directories</span><span class="o">.</span>


    <span class="n">verific</span> <span class="o">-</span><span class="n">vlog</span><span class="o">-</span><span class="n">libdir</span> <span class="o">&lt;</span><span class="n">directory</span><span class="o">&gt;..</span>

<span class="n">Add</span> <span class="n">Verilog</span> <span class="n">library</span> <span class="n">directories</span><span class="o">.</span> <span class="n">Verific</span> <span class="n">will</span> <span class="n">search</span> <span class="ow">in</span> <span class="n">this</span> <span class="n">directories</span> <span class="n">to</span>
<span class="n">find</span> <span class="n">undefined</span> <span class="n">modules</span><span class="o">.</span>


    <span class="n">verific</span> <span class="o">-</span><span class="n">vlog</span><span class="o">-</span><span class="n">define</span> <span class="o">&lt;</span><span class="n">macro</span><span class="o">&gt;</span><span class="p">[</span><span class="o">=&lt;</span><span class="n">value</span><span class="o">&gt;</span><span class="p">]</span><span class="o">..</span>

<span class="n">Add</span> <span class="n">Verilog</span> <span class="n">defines</span><span class="o">.</span>


    <span class="n">verific</span> <span class="o">-</span><span class="n">vlog</span><span class="o">-</span><span class="n">undef</span> <span class="o">&lt;</span><span class="n">macro</span><span class="o">&gt;..</span>

<span class="n">Remove</span> <span class="n">Verilog</span> <span class="n">defines</span> <span class="n">previously</span> <span class="nb">set</span> <span class="k">with</span> <span class="o">-</span><span class="n">vlog</span><span class="o">-</span><span class="n">define</span><span class="o">.</span>


    <span class="n">verific</span> <span class="o">-</span><span class="nb">set</span><span class="o">-</span><span class="n">error</span> <span class="o">&lt;</span><span class="n">msg_id</span><span class="o">&gt;..</span>
    <span class="n">verific</span> <span class="o">-</span><span class="nb">set</span><span class="o">-</span><span class="n">warning</span> <span class="o">&lt;</span><span class="n">msg_id</span><span class="o">&gt;..</span>
    <span class="n">verific</span> <span class="o">-</span><span class="nb">set</span><span class="o">-</span><span class="n">info</span> <span class="o">&lt;</span><span class="n">msg_id</span><span class="o">&gt;..</span>
    <span class="n">verific</span> <span class="o">-</span><span class="nb">set</span><span class="o">-</span><span class="n">ignore</span> <span class="o">&lt;</span><span class="n">msg_id</span><span class="o">&gt;..</span>

<span class="n">Set</span> <span class="n">message</span> <span class="n">severity</span><span class="o">.</span> <span class="o">&lt;</span><span class="n">msg_id</span><span class="o">&gt;</span> <span class="ow">is</span> <span class="n">the</span> <span class="n">string</span> <span class="ow">in</span> <span class="n">square</span> <span class="n">brackets</span> <span class="n">when</span> <span class="n">a</span> <span class="n">message</span>
<span class="ow">is</span> <span class="n">printed</span><span class="p">,</span> <span class="n">such</span> <span class="k">as</span> <span class="n">VERI</span><span class="o">-</span><span class="mf">1209.</span>


    <span class="n">verific</span> <span class="o">-</span><span class="kn">import</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="o">&lt;</span><span class="n">top</span><span class="o">-</span><span class="n">module</span><span class="o">&gt;..</span>

<span class="n">Elaborate</span> <span class="n">the</span> <span class="n">design</span> <span class="k">for</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">top</span> <span class="n">modules</span><span class="p">,</span> <span class="kn">import</span> <span class="nn">to</span> <span class="n">Yosys</span> <span class="ow">and</span>
<span class="n">reset</span> <span class="n">the</span> <span class="n">internal</span> <span class="n">state</span> <span class="n">of</span> <span class="n">Verific</span><span class="o">.</span>

<span class="n">Import</span> <span class="n">options</span><span class="p">:</span>

  <span class="o">-</span><span class="nb">all</span>
    <span class="n">Elaborate</span> <span class="nb">all</span> <span class="n">modules</span><span class="p">,</span> <span class="ow">not</span> <span class="n">just</span> <span class="n">the</span> <span class="n">hierarchy</span> <span class="n">below</span> <span class="n">the</span> <span class="n">given</span> <span class="n">top</span>
    <span class="n">modules</span><span class="o">.</span> <span class="n">With</span> <span class="n">this</span> <span class="n">option</span> <span class="n">the</span> <span class="nb">list</span> <span class="n">of</span> <span class="n">modules</span> <span class="n">to</span> <span class="kn">import</span> <span class="nn">is</span> <span class="n">optional</span><span class="o">.</span>

  <span class="o">-</span><span class="n">gates</span>
    <span class="n">Create</span> <span class="n">a</span> <span class="n">gate</span><span class="o">-</span><span class="n">level</span> <span class="n">netlist</span><span class="o">.</span>

  <span class="o">-</span><span class="n">flatten</span>
    <span class="n">Flatten</span> <span class="n">the</span> <span class="n">design</span> <span class="ow">in</span> <span class="n">Verific</span> <span class="n">before</span> <span class="n">importing</span><span class="o">.</span>

  <span class="o">-</span><span class="n">extnets</span>
    <span class="n">Resolve</span> <span class="n">references</span> <span class="n">to</span> <span class="n">external</span> <span class="n">nets</span> <span class="n">by</span> <span class="n">adding</span> <span class="n">module</span> <span class="n">ports</span> <span class="k">as</span> <span class="n">needed</span><span class="o">.</span>

  <span class="o">-</span><span class="n">autocover</span>
    <span class="n">Generate</span> <span class="n">automatic</span> <span class="n">cover</span> <span class="n">statements</span> <span class="k">for</span> <span class="nb">all</span> <span class="n">asserts</span>

  <span class="o">-</span><span class="n">fullinit</span>
    <span class="n">Keep</span> <span class="nb">all</span> <span class="n">register</span> <span class="n">initializations</span><span class="p">,</span> <span class="n">even</span> <span class="n">those</span> <span class="k">for</span> <span class="n">non</span><span class="o">-</span><span class="n">FF</span> <span class="n">registers</span><span class="o">.</span>

  <span class="o">-</span><span class="n">chparam</span> <span class="n">name</span> <span class="n">value</span>
    <span class="n">Elaborate</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">top</span> <span class="n">modules</span> <span class="p">(</span><span class="nb">all</span> <span class="n">modules</span> <span class="n">when</span> <span class="o">-</span><span class="nb">all</span> <span class="n">given</span><span class="p">)</span> <span class="n">using</span>
    <span class="n">this</span> <span class="n">parameter</span> <span class="n">value</span><span class="o">.</span> <span class="n">Modules</span> <span class="n">on</span> <span class="n">which</span> <span class="n">this</span> <span class="n">parameter</span> <span class="n">does</span> <span class="ow">not</span> <span class="n">exist</span> <span class="n">will</span>
    <span class="n">cause</span> <span class="n">Verific</span> <span class="n">to</span> <span class="n">produce</span> <span class="n">a</span> <span class="n">VERI</span><span class="o">-</span><span class="mi">1928</span> <span class="ow">or</span> <span class="n">VHDL</span><span class="o">-</span><span class="mi">1676</span> <span class="n">message</span><span class="o">.</span> <span class="n">This</span> <span class="n">option</span>
    <span class="n">can</span> <span class="n">be</span> <span class="n">specified</span> <span class="n">multiple</span> <span class="n">times</span> <span class="n">to</span> <span class="n">override</span> <span class="n">multiple</span> <span class="n">parameters</span><span class="o">.</span>
    <span class="n">String</span> <span class="n">values</span> <span class="n">must</span> <span class="n">be</span> <span class="n">passed</span> <span class="ow">in</span> <span class="n">double</span> <span class="n">quotes</span> <span class="p">(</span><span class="s2">&quot;).</span>

  <span class="o">-</span><span class="n">v</span><span class="p">,</span> <span class="o">-</span><span class="n">vv</span>
    <span class="n">Verbose</span> <span class="n">log</span> <span class="n">messages</span><span class="o">.</span> <span class="p">(</span><span class="o">-</span><span class="n">vv</span> <span class="ow">is</span> <span class="n">even</span> <span class="n">more</span> <span class="n">verbose</span> <span class="n">than</span> <span class="o">-</span><span class="n">v</span><span class="o">.</span><span class="p">)</span>

<span class="n">The</span> <span class="n">following</span> <span class="n">additional</span> <span class="kn">import</span> <span class="nn">options</span> <span class="n">are</span> <span class="n">useful</span> <span class="k">for</span> <span class="n">debugging</span> <span class="n">the</span> <span class="n">Verific</span>
<span class="n">bindings</span> <span class="p">(</span><span class="k">for</span> <span class="n">Yosys</span> <span class="ow">and</span><span class="o">/</span><span class="ow">or</span> <span class="n">Verific</span> <span class="n">developers</span><span class="p">):</span>

  <span class="o">-</span><span class="n">k</span>
    <span class="n">Keep</span> <span class="n">going</span> <span class="n">after</span> <span class="n">an</span> <span class="n">unsupported</span> <span class="n">verific</span> <span class="n">primitive</span> <span class="ow">is</span> <span class="n">found</span><span class="o">.</span> <span class="n">The</span>
    <span class="n">unsupported</span> <span class="n">primitive</span> <span class="ow">is</span> <span class="n">added</span> <span class="k">as</span> <span class="n">blockbox</span> <span class="n">module</span> <span class="n">to</span> <span class="n">the</span> <span class="n">design</span><span class="o">.</span>
    <span class="n">This</span> <span class="n">will</span> <span class="n">also</span> <span class="n">add</span> <span class="nb">all</span> <span class="n">SVA</span> <span class="n">related</span> <span class="n">cells</span> <span class="n">to</span> <span class="n">the</span> <span class="n">design</span> <span class="n">parallel</span> <span class="n">to</span>
    <span class="n">the</span> <span class="n">checker</span> <span class="n">logic</span> <span class="n">inferred</span> <span class="n">by</span> <span class="n">it</span><span class="o">.</span>

  <span class="o">-</span><span class="n">V</span>
    <span class="n">Import</span> <span class="n">Verific</span> <span class="n">netlist</span> <span class="k">as</span><span class="o">-</span><span class="ow">is</span> <span class="n">without</span> <span class="n">translating</span> <span class="n">to</span> <span class="n">Yosys</span> <span class="n">cell</span> <span class="n">types</span><span class="o">.</span>

  <span class="o">-</span><span class="n">nosva</span>
    <span class="n">Ignore</span> <span class="n">SVA</span> <span class="n">properties</span><span class="p">,</span> <span class="n">do</span> <span class="ow">not</span> <span class="n">infer</span> <span class="n">checker</span> <span class="n">logic</span><span class="o">.</span>

  <span class="o">-</span><span class="n">L</span> <span class="o">&lt;</span><span class="nb">int</span><span class="o">&gt;</span>
    <span class="n">Maximum</span> <span class="n">number</span> <span class="n">of</span> <span class="n">ctrl</span> <span class="n">bits</span> <span class="k">for</span> <span class="n">SVA</span> <span class="n">checker</span> <span class="n">FSMs</span> <span class="p">(</span><span class="n">default</span><span class="o">=</span><span class="mi">16</span><span class="p">)</span><span class="o">.</span>

  <span class="o">-</span><span class="n">n</span>
    <span class="n">Keep</span> <span class="nb">all</span> <span class="n">Verific</span> <span class="n">names</span> <span class="n">on</span> <span class="n">instances</span> <span class="ow">and</span> <span class="n">nets</span><span class="o">.</span> <span class="n">By</span> <span class="n">default</span> <span class="n">only</span>
    <span class="n">user</span><span class="o">-</span><span class="n">declared</span> <span class="n">names</span> <span class="n">are</span> <span class="n">preserved</span><span class="o">.</span>

  <span class="o">-</span><span class="n">d</span> <span class="o">&lt;</span><span class="n">dump_file</span><span class="o">&gt;</span>
    <span class="n">Dump</span> <span class="n">the</span> <span class="n">Verific</span> <span class="n">netlist</span> <span class="k">as</span> <span class="n">a</span> <span class="n">verilog</span> <span class="n">file</span><span class="o">.</span>


<span class="n">Use</span> <span class="n">YosysHQ</span> <span class="n">Tabby</span> <span class="n">CAD</span> <span class="n">Suite</span> <span class="k">if</span> <span class="n">you</span> <span class="n">need</span> <span class="n">Yosys</span><span class="o">+</span><span class="n">Verific</span><span class="o">.</span>
<span class="n">https</span><span class="p">:</span><span class="o">//</span><span class="n">www</span><span class="o">.</span><span class="n">yosyshq</span><span class="o">.</span><span class="n">com</span><span class="o">/</span>\<span class="n">n</span><span class="s2">&quot;);</span>

<span class="n">Contact</span> <span class="n">office</span><span class="nd">@yosyshq</span><span class="o">.</span><span class="n">com</span> <span class="k">for</span> <span class="n">free</span> <span class="n">evaluation</span>
<span class="n">binaries</span> <span class="n">of</span> <span class="n">YosysHQ</span> <span class="n">Tabby</span> <span class="n">CAD</span> <span class="n">Suite</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="verilog-defaults-set-default-options-for-read-verilog">
<span id="cmd-verilog-defaults"></span><h1>verilog_defaults – set default options for read_verilog<a class="headerlink" href="#verilog-defaults-set-default-options-for-read-verilog" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">verilog_defaults</span> <span class="o">-</span><span class="n">add</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span>

<span class="n">Add</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">options</span> <span class="n">to</span> <span class="n">the</span> <span class="nb">list</span> <span class="n">of</span> <span class="n">default</span> <span class="n">options</span> <span class="n">to</span> <span class="n">read_verilog</span><span class="o">.</span>


    <span class="n">verilog_defaults</span> <span class="o">-</span><span class="n">clear</span>

<span class="n">Clear</span> <span class="n">the</span> <span class="nb">list</span> <span class="n">of</span> <span class="n">Verilog</span> <span class="n">default</span> <span class="n">options</span><span class="o">.</span>


    <span class="n">verilog_defaults</span> <span class="o">-</span><span class="n">push</span>
    <span class="n">verilog_defaults</span> <span class="o">-</span><span class="n">pop</span>

<span class="n">Push</span> <span class="ow">or</span> <span class="n">pop</span> <span class="n">the</span> <span class="nb">list</span> <span class="n">of</span> <span class="n">default</span> <span class="n">options</span> <span class="n">to</span> <span class="n">a</span> <span class="n">stack</span><span class="o">.</span> <span class="n">Note</span> <span class="n">that</span> <span class="o">-</span><span class="n">push</span> <span class="n">does</span>
<span class="ow">not</span> <span class="n">imply</span> <span class="o">-</span><span class="n">clear</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="verilog-defines-define-and-undefine-verilog-defines">
<span id="cmd-verilog-defines"></span><h1>verilog_defines – define and undefine verilog defines<a class="headerlink" href="#verilog-defines-define-and-undefine-verilog-defines" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">verilog_defines</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span>

<span class="n">Define</span> <span class="ow">and</span> <span class="n">undefine</span> <span class="n">verilog</span> <span class="n">preprocessor</span> <span class="n">macros</span><span class="o">.</span>

    <span class="o">-</span><span class="n">Dname</span><span class="p">[</span><span class="o">=</span><span class="n">definition</span><span class="p">]</span>
        <span class="n">define</span> <span class="n">the</span> <span class="n">preprocessor</span> <span class="n">symbol</span> <span class="s1">&#39;name&#39;</span> <span class="ow">and</span> <span class="nb">set</span> <span class="n">its</span> <span class="n">optional</span> <span class="n">value</span>
        <span class="s1">&#39;definition&#39;</span>

    <span class="o">-</span><span class="n">Uname</span><span class="p">[</span><span class="o">=</span><span class="n">definition</span><span class="p">]</span>
        <span class="n">undefine</span> <span class="n">the</span> <span class="n">preprocessor</span> <span class="n">symbol</span> <span class="s1">&#39;name&#39;</span>

    <span class="o">-</span><span class="n">reset</span>
        <span class="n">clear</span> <span class="nb">list</span> <span class="n">of</span> <span class="n">defined</span> <span class="n">preprocessor</span> <span class="n">symbols</span>

    <span class="o">-</span><span class="nb">list</span>
        <span class="nb">list</span> <span class="n">currently</span> <span class="n">defined</span> <span class="n">preprocessor</span> <span class="n">symbols</span>
</pre></div>
</div>
</div>
<div class="section" id="wbflip-flip-the-whitebox-attribute">
<span id="cmd-wbflip"></span><h1>wbflip – flip the whitebox attribute<a class="headerlink" href="#wbflip-flip-the-whitebox-attribute" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">wbflip</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Flip</span> <span class="n">the</span> <span class="n">whitebox</span> <span class="n">attribute</span> <span class="n">on</span> <span class="n">selected</span> <span class="n">cells</span><span class="o">.</span> <span class="n">I</span><span class="o">.</span><span class="n">e</span><span class="o">.</span> <span class="k">if</span> <span class="n">it</span><span class="s1">&#39;s set, unset it, and</span>
<span class="n">vice</span><span class="o">-</span><span class="n">versa</span><span class="o">.</span> <span class="n">Blackbox</span> <span class="n">cells</span> <span class="n">are</span> <span class="ow">not</span> <span class="n">effected</span> <span class="n">by</span> <span class="n">this</span> <span class="n">command</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="wreduce-reduce-the-word-size-of-operations-if-possible">
<span id="cmd-wreduce"></span><h1>wreduce – reduce the word size of operations if possible<a class="headerlink" href="#wreduce-reduce-the-word-size-of-operations-if-possible" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">wreduce</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">This</span> <span class="n">command</span> <span class="n">reduces</span> <span class="n">the</span> <span class="n">word</span> <span class="n">size</span> <span class="n">of</span> <span class="n">operations</span><span class="o">.</span> <span class="n">For</span> <span class="n">example</span> <span class="n">it</span> <span class="n">will</span> <span class="n">replace</span>
<span class="n">the</span> <span class="mi">32</span> <span class="n">bit</span> <span class="n">adders</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">following</span> <span class="n">code</span> <span class="k">with</span> <span class="n">adders</span> <span class="n">of</span> <span class="n">more</span> <span class="n">appropriate</span> <span class="n">widths</span><span class="p">:</span>

    <span class="n">module</span> <span class="n">test</span><span class="p">(</span><span class="nb">input</span> <span class="p">[</span><span class="mi">3</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">,</span> <span class="n">output</span> <span class="p">[</span><span class="mi">7</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">y</span><span class="p">);</span>
        <span class="n">assign</span> <span class="n">y</span> <span class="o">=</span> <span class="n">a</span> <span class="o">+</span> <span class="n">b</span> <span class="o">+</span> <span class="n">c</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
    <span class="n">endmodule</span>

<span class="n">Options</span><span class="p">:</span>

    <span class="o">-</span><span class="n">memx</span>
        <span class="n">Do</span> <span class="ow">not</span> <span class="n">change</span> <span class="n">the</span> <span class="n">width</span> <span class="n">of</span> <span class="n">memory</span> <span class="n">address</span> <span class="n">ports</span><span class="o">.</span> <span class="n">Use</span> <span class="n">this</span> <span class="n">options</span> <span class="ow">in</span>
        <span class="n">flows</span> <span class="n">that</span> <span class="n">use</span> <span class="n">the</span> <span class="s1">&#39;memory_memx&#39;</span> <span class="k">pass</span><span class="o">.</span>

    <span class="o">-</span><span class="n">keepdc</span>
        <span class="n">Do</span> <span class="ow">not</span> <span class="n">optimize</span> <span class="n">explicit</span> <span class="n">don</span><span class="s1">&#39;t-care values.</span>
</pre></div>
</div>
</div>
<div class="section" id="write-aiger-write-design-to-aiger-file">
<span id="cmd-write-aiger"></span><h1>write_aiger – write design to AIGER file<a class="headerlink" href="#write-aiger-write-design-to-aiger-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>write_aiger [options] [filename]

Write the current design to an AIGER file. The design must be flattened and
must not contain any cell types except $_AND_, $_NOT_, simple FF types,
$assert and $assume cells, and $initstate cells.

$assert and $assume cells are converted to AIGER bad state properties and
invariant constraints.

    -ascii
        write ASCII version of AIGER format

    -zinit
        convert FFs to zero-initialized FFs, adding additional inputs for
        uninitialized FFs.

    -miter
        design outputs are AIGER bad state properties

    -symbols
        include a symbol table in the generated AIGER file

    -map &lt;filename&gt;
        write an extra file with port and latch symbols

    -vmap &lt;filename&gt;
        like -map, but more verbose

    -I, -O, -B, -L
        If the design contains no input/output/assert/flip-flop then create one
        dummy input/output/bad_state-pin or latch to make the tools reading the
        AIGER file happy.
</pre></div>
</div>
</div>
<div class="section" id="write-blif-write-design-to-blif-file">
<span id="cmd-write-blif"></span><h1>write_blif – write design to BLIF file<a class="headerlink" href="#write-blif-write-design-to-blif-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>write_blif [options] [filename]

Write the current design to an BLIF file.

    -top top_module
        set the specified module as design top module

    -buf &lt;cell-type&gt; &lt;in-port&gt; &lt;out-port&gt;
        use cells of type &lt;cell-type&gt; with the specified port names for buffers

    -unbuf &lt;cell-type&gt; &lt;in-port&gt; &lt;out-port&gt;
        replace buffer cells with the specified name and port names with
        a .names statement that models a buffer

    -true &lt;cell-type&gt; &lt;out-port&gt;
    -false &lt;cell-type&gt; &lt;out-port&gt;
    -undef &lt;cell-type&gt; &lt;out-port&gt;
        use the specified cell types to drive nets that are constant 1, 0, or
        undefined. when &#39;-&#39; is used as &lt;cell-type&gt;, then &lt;out-port&gt; specifies
        the wire name to be used for the constant signal and no cell driving
        that wire is generated. when &#39;+&#39; is used as &lt;cell-type&gt;, then &lt;out-port&gt;
        specifies the wire name to be used for the constant signal and a .names
        statement is generated to drive the wire.

    -noalias
        if a net name is aliasing another net name, then by default a net
        without fanout is created that is driven by the other net. This option
        suppresses the generation of this nets without fanout.

The following options can be useful when the generated file is not going to be
read by a BLIF parser but a custom tool. It is recommended to not name the output
file *.blif when any of this options is used.

    -icells
        do not translate Yosys&#39;s internal gates to generic BLIF logic
        functions. Instead create .subckt or .gate lines for all cells.

    -gates
        print .gate instead of .subckt lines for all cells that are not
        instantiations of other modules from this design.

    -conn
        do not generate buffers for connected wires. instead use the
        non-standard .conn statement.

    -attr
        use the non-standard .attr statement to write cell attributes

    -param
        use the non-standard .param statement to write cell parameters

    -cname
        use the non-standard .cname statement to write cell names

    -iname, -iattr
        enable -cname and -attr functionality for .names statements
        (the .cname and .attr statements will be included in the BLIF
        output after the truth table for the .names statement)

    -blackbox
        write blackbox cells with .blackbox statement.

    -impltf
        do not write definitions for the $true, $false and $undef wires.
</pre></div>
</div>
</div>
<div class="section" id="write-btor-write-design-to-btor-file">
<span id="cmd-write-btor"></span><h1>write_btor – write design to BTOR file<a class="headerlink" href="#write-btor-write-design-to-btor-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">write_btor</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">filename</span><span class="p">]</span>

<span class="n">Write</span> <span class="n">a</span> <span class="n">BTOR</span> <span class="n">description</span> <span class="n">of</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span><span class="o">.</span>

  <span class="o">-</span><span class="n">v</span>
    <span class="n">Add</span> <span class="n">comments</span> <span class="ow">and</span> <span class="n">indentation</span> <span class="n">to</span> <span class="n">BTOR</span> <span class="n">output</span> <span class="n">file</span>

  <span class="o">-</span><span class="n">s</span>
    <span class="n">Output</span> <span class="n">only</span> <span class="n">a</span> <span class="n">single</span> <span class="n">bad</span> <span class="nb">property</span> <span class="k">for</span> <span class="nb">all</span> <span class="n">asserts</span>

  <span class="o">-</span><span class="n">c</span>
    <span class="n">Output</span> <span class="n">cover</span> <span class="n">properties</span> <span class="n">using</span> <span class="s1">&#39;bad&#39;</span> <span class="n">statements</span> <span class="n">instead</span> <span class="n">of</span> <span class="n">asserts</span>

  <span class="o">-</span><span class="n">i</span> <span class="o">&lt;</span><span class="n">filename</span><span class="o">&gt;</span>
    <span class="n">Create</span> <span class="n">additional</span> <span class="n">info</span> <span class="n">file</span> <span class="k">with</span> <span class="n">auxiliary</span> <span class="n">information</span>
</pre></div>
</div>
</div>
<div class="section" id="write-cxxrtl-convert-design-to-c-rtl-simulation">
<span id="cmd-write-cxxrtl"></span><h1>write_cxxrtl – convert design to C++ RTL simulation<a class="headerlink" href="#write-cxxrtl-convert-design-to-c-rtl-simulation" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>write_cxxrtl [options] [filename]

Write C++ code for simulating the design. The generated code requires a driver;
the following simple driver is provided as an example:

    #include &quot;top.cc&quot;

    int main() {
      cxxrtl_design::p_top top;
      while (1) {
        top.p_clk.next = value&lt;1&gt; {1u};
        top.step();
        top.p_clk.next = value&lt;1&gt; {0u};
        top.step();
      }
    }

The following options are supported by this backend:

    -O &lt;level&gt;
        set the optimization level. the default is -O5. higher optimization
        levels dramatically decrease compile and run time, and highest level
        possible for a design should be used.

    -O0
        no optimization.

    -O1
        elide internal wires if possible.

    -O2
        like -O1, and localize internal wires if possible.

    -O3
        like -O2, and elide public wires not marked (*keep*) if possible.

    -O4
        like -O3, and localize public wires not marked (*keep*) if possible.

    -O5
        like -O4, and run `splitnets -driver; opt_clean -purge` first.
</pre></div>
</div>
</div>
<div class="section" id="write-edif-write-design-to-edif-netlist-file">
<span id="cmd-write-edif"></span><h1>write_edif – write design to EDIF netlist file<a class="headerlink" href="#write-edif-write-design-to-edif-netlist-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">write_edif</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">filename</span><span class="p">]</span>

<span class="n">Write</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span> <span class="n">to</span> <span class="n">an</span> <span class="n">EDIF</span> <span class="n">netlist</span> <span class="n">file</span><span class="o">.</span>

    <span class="o">-</span><span class="n">top</span> <span class="n">top_module</span>
        <span class="nb">set</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">module</span> <span class="k">as</span> <span class="n">design</span> <span class="n">top</span> <span class="n">module</span>

    <span class="o">-</span><span class="n">nogndvcc</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="n">create</span> <span class="s2">&quot;GND&quot;</span> <span class="ow">and</span> <span class="s2">&quot;VCC&quot;</span> <span class="n">cells</span><span class="o">.</span> <span class="p">(</span><span class="n">this</span> <span class="n">will</span> <span class="n">produce</span> <span class="n">an</span> <span class="n">error</span>
        <span class="k">if</span> <span class="n">the</span> <span class="n">design</span> <span class="n">contains</span> <span class="n">constant</span> <span class="n">nets</span><span class="o">.</span> <span class="n">use</span> <span class="s2">&quot;hilomap&quot;</span> <span class="n">to</span> <span class="nb">map</span> <span class="n">to</span> <span class="n">custom</span>
        <span class="n">constant</span> <span class="n">drivers</span> <span class="n">first</span><span class="p">)</span>

    <span class="o">-</span><span class="n">gndvccy</span>
        <span class="n">create</span> <span class="s2">&quot;GND&quot;</span> <span class="ow">and</span> <span class="s2">&quot;VCC&quot;</span> <span class="n">cells</span> <span class="k">with</span> <span class="s2">&quot;Y&quot;</span> <span class="n">outputs</span><span class="o">.</span> <span class="p">(</span><span class="n">the</span> <span class="n">default</span> <span class="ow">is</span> <span class="s2">&quot;G&quot;</span>
        <span class="k">for</span> <span class="s2">&quot;GND&quot;</span> <span class="ow">and</span> <span class="s2">&quot;P&quot;</span> <span class="k">for</span> <span class="s2">&quot;VCC&quot;</span><span class="o">.</span><span class="p">)</span>

    <span class="o">-</span><span class="n">attrprop</span>
        <span class="n">create</span> <span class="n">EDIF</span> <span class="n">properties</span> <span class="k">for</span> <span class="n">cell</span> <span class="n">attributes</span>

    <span class="o">-</span><span class="n">pvector</span> <span class="p">{</span><span class="n">par</span><span class="o">|</span><span class="n">bra</span><span class="o">|</span><span class="n">ang</span><span class="p">}</span>
        <span class="n">sets</span> <span class="n">the</span> <span class="n">delimiting</span> <span class="n">character</span> <span class="k">for</span> <span class="n">module</span> <span class="n">port</span> <span class="n">rename</span> <span class="n">clauses</span> <span class="n">to</span>
        <span class="n">parentheses</span><span class="p">,</span> <span class="n">square</span> <span class="n">brackets</span><span class="p">,</span> <span class="ow">or</span> <span class="n">angle</span> <span class="n">brackets</span><span class="o">.</span>

<span class="n">Unfortunately</span> <span class="n">there</span> <span class="n">are</span> <span class="n">different</span> <span class="s2">&quot;flavors&quot;</span> <span class="n">of</span> <span class="n">the</span> <span class="n">EDIF</span> <span class="n">file</span> <span class="nb">format</span><span class="o">.</span> <span class="n">This</span>
<span class="n">command</span> <span class="n">generates</span> <span class="n">EDIF</span> <span class="n">files</span> <span class="k">for</span> <span class="n">the</span> <span class="n">Xilinx</span> <span class="n">place</span><span class="o">&amp;</span><span class="n">route</span> <span class="n">tools</span><span class="o">.</span> <span class="n">It</span> <span class="n">might</span> <span class="n">be</span>
<span class="n">necessary</span> <span class="n">to</span> <span class="n">make</span> <span class="n">small</span> <span class="n">modifications</span> <span class="n">to</span> <span class="n">this</span> <span class="n">command</span> <span class="n">when</span> <span class="n">a</span> <span class="n">different</span> <span class="n">tool</span>
<span class="ow">is</span> <span class="n">targeted</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="write-file-write-a-text-to-a-file">
<span id="cmd-write-file"></span><h1>write_file – write a text to a file<a class="headerlink" href="#write-file-write-a-text-to-a-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>write_file [options] output_file [input_file]

Write the text from the input file to the output file.

    -a
        Append to output file (instead of overwriting)


Inside a script the input file can also can a here-document:

    write_file hello.txt &lt;&lt;EOT
    Hello World!
    EOT
</pre></div>
</div>
</div>
<div class="section" id="write-firrtl-write-design-to-a-firrtl-file">
<span id="cmd-write-firrtl"></span><h1>write_firrtl – write design to a FIRRTL file<a class="headerlink" href="#write-firrtl-write-design-to-a-firrtl-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">write_firrtl</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">filename</span><span class="p">]</span>

<span class="n">Write</span> <span class="n">a</span> <span class="n">FIRRTL</span> <span class="n">netlist</span> <span class="n">of</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span><span class="o">.</span>
<span class="n">The</span> <span class="n">following</span> <span class="n">commands</span> <span class="n">are</span> <span class="n">executed</span> <span class="n">by</span> <span class="n">this</span> <span class="n">command</span><span class="p">:</span>
        <span class="n">pmuxtree</span>
</pre></div>
</div>
</div>
<div class="section" id="write-ilang-write-design-to-ilang-file">
<span id="cmd-write-ilang"></span><h1>write_ilang – write design to ilang file<a class="headerlink" href="#write-ilang-write-design-to-ilang-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">write_ilang</span> <span class="p">[</span><span class="n">filename</span><span class="p">]</span>

<span class="n">Write</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span> <span class="n">to</span> <span class="n">an</span> <span class="s1">&#39;ilang&#39;</span> <span class="n">file</span><span class="o">.</span> <span class="p">(</span><span class="n">ilang</span> <span class="ow">is</span> <span class="n">a</span> <span class="n">text</span> <span class="n">representation</span>
<span class="n">of</span> <span class="n">a</span> <span class="n">design</span> <span class="ow">in</span> <span class="n">yosys</span><span class="s1">&#39;s internal format.)</span>

    <span class="o">-</span><span class="n">selected</span>
        <span class="n">only</span> <span class="n">write</span> <span class="n">selected</span> <span class="n">parts</span> <span class="n">of</span> <span class="n">the</span> <span class="n">design</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="write-intersynth-write-design-to-intersynth-netlist-file">
<span id="cmd-write-intersynth"></span><h1>write_intersynth – write design to InterSynth netlist file<a class="headerlink" href="#write-intersynth-write-design-to-intersynth-netlist-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">write_intersynth</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">filename</span><span class="p">]</span>

<span class="n">Write</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span> <span class="n">to</span> <span class="n">an</span> <span class="s1">&#39;intersynth&#39;</span> <span class="n">netlist</span> <span class="n">file</span><span class="o">.</span> <span class="n">InterSynth</span> <span class="ow">is</span>
<span class="n">a</span> <span class="n">tool</span> <span class="k">for</span> <span class="n">Coarse</span><span class="o">-</span><span class="n">Grain</span> <span class="n">Example</span><span class="o">-</span><span class="n">Driven</span> <span class="n">Interconnect</span> <span class="n">Synthesis</span><span class="o">.</span>

    <span class="o">-</span><span class="n">notypes</span>
        <span class="n">do</span> <span class="ow">not</span> <span class="n">generate</span> <span class="n">celltypes</span> <span class="ow">and</span> <span class="n">conntypes</span> <span class="n">commands</span><span class="o">.</span> <span class="n">i</span><span class="o">.</span><span class="n">e</span><span class="o">.</span> <span class="n">just</span> <span class="n">output</span>
        <span class="n">the</span> <span class="n">netlists</span><span class="o">.</span> <span class="n">this</span> <span class="ow">is</span> <span class="n">used</span> <span class="k">for</span> <span class="n">postsilicon</span> <span class="n">synthesis</span><span class="o">.</span>

    <span class="o">-</span><span class="n">lib</span> <span class="o">&lt;</span><span class="n">verilog_or_ilang_file</span><span class="o">&gt;</span>
        <span class="n">Use</span> <span class="n">the</span> <span class="n">specified</span> <span class="n">library</span> <span class="n">file</span> <span class="k">for</span> <span class="n">determining</span> <span class="n">whether</span> <span class="n">cell</span> <span class="n">ports</span> <span class="n">are</span>
        <span class="n">inputs</span> <span class="ow">or</span> <span class="n">outputs</span><span class="o">.</span> <span class="n">This</span> <span class="n">option</span> <span class="n">can</span> <span class="n">be</span> <span class="n">used</span> <span class="n">multiple</span> <span class="n">times</span> <span class="n">to</span> <span class="n">specify</span>
        <span class="n">more</span> <span class="n">than</span> <span class="n">one</span> <span class="n">library</span><span class="o">.</span>

    <span class="o">-</span><span class="n">selected</span>
        <span class="n">only</span> <span class="n">write</span> <span class="n">selected</span> <span class="n">modules</span><span class="o">.</span> <span class="n">modules</span> <span class="n">must</span> <span class="n">be</span> <span class="n">selected</span> <span class="n">entirely</span> <span class="ow">or</span>
        <span class="ow">not</span> <span class="n">at</span> <span class="nb">all</span><span class="o">.</span>

<span class="n">http</span><span class="p">:</span><span class="o">//</span><span class="n">www</span><span class="o">.</span><span class="n">clifford</span><span class="o">.</span><span class="n">at</span><span class="o">/</span><span class="n">intersynth</span><span class="o">/</span>
</pre></div>
</div>
</div>
<div class="section" id="write-json-write-design-to-a-json-file">
<span id="cmd-write-json"></span><h1>write_json – write design to a JSON file<a class="headerlink" href="#write-json-write-design-to-a-json-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>write_json [options] [filename]

Write a JSON netlist of the current design.

    -aig
        include AIG models for the different gate types

    -compat-int
        emit 32-bit or smaller fully-defined parameter values directly
        as JSON numbers (for compatibility with old parsers)


The general syntax of the JSON output created by this command is as follows:

    {
      &quot;modules&quot;: {
        &lt;module_name&gt;: {
          &quot;ports&quot;: {
            &lt;port_name&gt;: &lt;port_details&gt;,
            ...
          },
          &quot;cells&quot;: {
            &lt;cell_name&gt;: &lt;cell_details&gt;,
            ...
          },
          &quot;netnames&quot;: {
            &lt;net_name&gt;: &lt;net_details&gt;,
            ...
          }
        }
      },
      &quot;models&quot;: {
        ...
      },
    }

Where &lt;port_details&gt; is:

    {
      &quot;direction&quot;: &lt;&quot;input&quot; | &quot;output&quot; | &quot;inout&quot;&gt;,
      &quot;bits&quot;: &lt;bit_vector&gt;
    }

And &lt;cell_details&gt; is:

    {
      &quot;hide_name&quot;: &lt;1 | 0&gt;,
      &quot;type&quot;: &lt;cell_type&gt;,
      &quot;parameters&quot;: {
        &lt;parameter_name&gt;: &lt;parameter_value&gt;,
        ...
      },
      &quot;attributes&quot;: {
        &lt;attribute_name&gt;: &lt;attribute_value&gt;,
        ...
      },
      &quot;port_directions&quot;: {
        &lt;port_name&gt;: &lt;&quot;input&quot; | &quot;output&quot; | &quot;inout&quot;&gt;,
        ...
      },
      &quot;connections&quot;: {
        &lt;port_name&gt;: &lt;bit_vector&gt;,
        ...
      },
    }

And &lt;net_details&gt; is:

    {
      &quot;hide_name&quot;: &lt;1 | 0&gt;,
      &quot;bits&quot;: &lt;bit_vector&gt;
    }

The &quot;hide_name&quot; fields are set to 1 when the name of this cell or net is
automatically created and is likely not of interest for a regular user.

The &quot;port_directions&quot; section is only included for cells for which the
interface is known.

Module and cell ports and nets can be single bit wide or vectors of multiple
bits. Each individual signal bit is assigned a unique integer. The &lt;bit_vector&gt;
values referenced above are vectors of this integers. Signal bits that are
connected to a constant driver are denoted as string &quot;0&quot;, &quot;1&quot;, &quot;x&quot;, or
&quot;z&quot; instead of a number.

Bit vectors (including integers) are written as string holding the binaryrepresentation of the value. Strings are written as strings, with an appendedblank in cases of strings of the form /[01xz]* */.

For example the following Verilog code:

    module test(input x, y);
      (* keep *) foo #(.P(42), .Q(1337))
          foo_inst (.A({x, y}), .B({y, x}), .C({4&#39;d10, {4{x}}}));
    endmodule

Translates to the following JSON output:

    {
      &quot;modules&quot;: {
        &quot;test&quot;: {
          &quot;ports&quot;: {
            &quot;x&quot;: {
              &quot;direction&quot;: &quot;input&quot;,
              &quot;bits&quot;: [ 2 ]
            },
            &quot;y&quot;: {
              &quot;direction&quot;: &quot;input&quot;,
              &quot;bits&quot;: [ 3 ]
            }
          },
          &quot;cells&quot;: {
            &quot;foo_inst&quot;: {
              &quot;hide_name&quot;: 0,
              &quot;type&quot;: &quot;foo&quot;,
              &quot;parameters&quot;: {
                &quot;Q&quot;: 1337,
                &quot;P&quot;: 42
              },
              &quot;attributes&quot;: {
                &quot;keep&quot;: 1,
                &quot;src&quot;: &quot;test.v:2&quot;
              },
              &quot;connections&quot;: {
                &quot;C&quot;: [ 2, 2, 2, 2, &quot;0&quot;, &quot;1&quot;, &quot;0&quot;, &quot;1&quot; ],
                &quot;B&quot;: [ 2, 3 ],
                &quot;A&quot;: [ 3, 2 ]
              }
            }
          },
          &quot;netnames&quot;: {
            &quot;y&quot;: {
              &quot;hide_name&quot;: 0,
              &quot;bits&quot;: [ 3 ],
              &quot;attributes&quot;: {
                &quot;src&quot;: &quot;test.v:1&quot;
              }
            },
            &quot;x&quot;: {
              &quot;hide_name&quot;: 0,
              &quot;bits&quot;: [ 2 ],
              &quot;attributes&quot;: {
                &quot;src&quot;: &quot;test.v:1&quot;
              }
            }
          }
        }
      }
    }

The models are given as And-Inverter-Graphs (AIGs) in the following form:

    &quot;models&quot;: {
      &lt;model_name&gt;: [
        /*   0 */ [ &lt;node-spec&gt; ],
        /*   1 */ [ &lt;node-spec&gt; ],
        /*   2 */ [ &lt;node-spec&gt; ],
        ...
      ],
      ...
    },

The following node-types may be used:

    [ &quot;port&quot;, &lt;portname&gt;, &lt;bitindex&gt;, &lt;out-list&gt; ]
      - the value of the specified input port bit

    [ &quot;nport&quot;, &lt;portname&gt;, &lt;bitindex&gt;, &lt;out-list&gt; ]
      - the inverted value of the specified input port bit

    [ &quot;and&quot;, &lt;node-index&gt;, &lt;node-index&gt;, &lt;out-list&gt; ]
      - the ANDed value of the specified nodes

    [ &quot;nand&quot;, &lt;node-index&gt;, &lt;node-index&gt;, &lt;out-list&gt; ]
      - the inverted ANDed value of the specified nodes

    [ &quot;true&quot;, &lt;out-list&gt; ]
      - the constant value 1

    [ &quot;false&quot;, &lt;out-list&gt; ]
      - the constant value 0

All nodes appear in topological order. I.e. only nodes with smaller indices
are referenced by &quot;and&quot; and &quot;nand&quot; nodes.

The optional &lt;out-list&gt; at the end of a node specification is a list of
output portname and bitindex pairs, specifying the outputs driven by this node.

For example, the following is the model for a 3-input 3-output $reduce_and cell
inferred by the following code:

    module test(input [2:0] in, output [2:0] out);
      assign in = &amp;out;
    endmodule

    &quot;$reduce_and:3U:3&quot;: [
      /*   0 */ [ &quot;port&quot;, &quot;A&quot;, 0 ],
      /*   1 */ [ &quot;port&quot;, &quot;A&quot;, 1 ],
      /*   2 */ [ &quot;and&quot;, 0, 1 ],
      /*   3 */ [ &quot;port&quot;, &quot;A&quot;, 2 ],
      /*   4 */ [ &quot;and&quot;, 2, 3, &quot;Y&quot;, 0 ],
      /*   5 */ [ &quot;false&quot;, &quot;Y&quot;, 1, &quot;Y&quot;, 2 ]
    ]

Future version of Yosys might add support for additional fields in the JSON
format. A program processing this format must ignore all unknown fields.
</pre></div>
</div>
</div>
<div class="section" id="write-simplec-convert-design-to-simple-c-code">
<span id="cmd-write-simplec"></span><h1>write_simplec – convert design to simple C code<a class="headerlink" href="#write-simplec-convert-design-to-simple-c-code" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">write_simplec</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">filename</span><span class="p">]</span>

<span class="n">Write</span> <span class="n">simple</span> <span class="n">C</span> <span class="n">code</span> <span class="k">for</span> <span class="n">simulating</span> <span class="n">the</span> <span class="n">design</span><span class="o">.</span> <span class="n">The</span> <span class="n">C</span> <span class="n">code</span> <span class="n">written</span> <span class="n">can</span> <span class="n">be</span> <span class="n">used</span> <span class="n">to</span>
<span class="n">simulate</span> <span class="n">the</span> <span class="n">design</span> <span class="ow">in</span> <span class="n">a</span> <span class="n">C</span> <span class="n">environment</span><span class="p">,</span> <span class="n">but</span> <span class="n">the</span> <span class="n">purpose</span> <span class="n">of</span> <span class="n">this</span> <span class="n">command</span> <span class="ow">is</span> <span class="n">to</span>
<span class="n">generate</span> <span class="n">code</span> <span class="n">that</span> <span class="n">works</span> <span class="n">well</span> <span class="k">with</span> <span class="n">C</span><span class="o">-</span><span class="n">based</span> <span class="n">formal</span> <span class="n">verification</span><span class="o">.</span>

    <span class="o">-</span><span class="n">verbose</span>
        <span class="n">this</span> <span class="n">will</span> <span class="nb">print</span> <span class="n">the</span> <span class="n">recursive</span> <span class="n">walk</span> <span class="n">used</span> <span class="n">to</span> <span class="n">export</span> <span class="n">the</span> <span class="n">modules</span><span class="o">.</span>

    <span class="o">-</span><span class="n">i8</span><span class="p">,</span> <span class="o">-</span><span class="n">i16</span><span class="p">,</span> <span class="o">-</span><span class="n">i32</span><span class="p">,</span> <span class="o">-</span><span class="n">i64</span>
        <span class="nb">set</span> <span class="n">the</span> <span class="n">maximum</span> <span class="n">integer</span> <span class="n">bit</span> <span class="n">width</span> <span class="n">to</span> <span class="n">use</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">generated</span> <span class="n">code</span><span class="o">.</span>

<span class="n">THIS</span> <span class="n">COMMAND</span> <span class="n">IS</span> <span class="n">UNDER</span> <span class="n">CONSTRUCTION</span>
</pre></div>
</div>
</div>
<div class="section" id="write-smt2-write-design-to-smt-libv2-file">
<span id="cmd-write-smt2"></span><h1>write_smt2 – write design to SMT-LIBv2 file<a class="headerlink" href="#write-smt2-write-design-to-smt-libv2-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>write_smt2 [options] [filename]

Write a SMT-LIBv2 [1] description of the current design. For a module with name
&#39;&lt;mod&gt;&#39; this will declare the sort &#39;&lt;mod&gt;_s&#39; (state of the module) and will
define and declare functions operating on that state.

The following SMT2 functions are generated for a module with name &#39;&lt;mod&gt;&#39;.
Some declarations/definitions are printed with a special comment. A prover
using the SMT2 files can use those comments to collect all relevant metadata
about the design.

    ; yosys-smt2-module &lt;mod&gt;
    (declare-sort |&lt;mod&gt;_s| 0)
        The sort representing a state of module &lt;mod&gt;.

    (define-fun |&lt;mod&gt;_h| ((state |&lt;mod&gt;_s|)) Bool (...))
        This function must be asserted for each state to establish the
        design hierarchy.

    ; yosys-smt2-input &lt;wirename&gt; &lt;width&gt;
    ; yosys-smt2-output &lt;wirename&gt; &lt;width&gt;
    ; yosys-smt2-register &lt;wirename&gt; &lt;width&gt;
    ; yosys-smt2-wire &lt;wirename&gt; &lt;width&gt;
    (define-fun |&lt;mod&gt;_n &lt;wirename&gt;| (|&lt;mod&gt;_s|) (_ BitVec &lt;width&gt;))
    (define-fun |&lt;mod&gt;_n &lt;wirename&gt;| (|&lt;mod&gt;_s|) Bool)
        For each port, register, and wire with the &#39;keep&#39; attribute set an
        accessor function is generated. Single-bit wires are returned as Bool,
        multi-bit wires as BitVec.

    ; yosys-smt2-cell &lt;submod&gt; &lt;instancename&gt;
    (declare-fun |&lt;mod&gt;_h &lt;instancename&gt;| (|&lt;mod&gt;_s|) |&lt;submod&gt;_s|)
        There is a function like that for each hierarchical instance. It
        returns the sort that represents the state of the sub-module that
        implements the instance.

    (declare-fun |&lt;mod&gt;_is| (|&lt;mod&gt;_s|) Bool)
        This function must be asserted &#39;true&#39; for initial states, and &#39;false&#39;
        otherwise.

    (define-fun |&lt;mod&gt;_i| ((state |&lt;mod&gt;_s|)) Bool (...))
        This function must be asserted &#39;true&#39; for initial states. For
        non-initial states it must be left unconstrained.

    (define-fun |&lt;mod&gt;_t| ((state |&lt;mod&gt;_s|) (next_state |&lt;mod&gt;_s|)) Bool (...))
        This function evaluates to &#39;true&#39; if the states &#39;state&#39; and
        &#39;next_state&#39; form a valid state transition.

    (define-fun |&lt;mod&gt;_a| ((state |&lt;mod&gt;_s|)) Bool (...))
        This function evaluates to &#39;true&#39; if all assertions hold in the state.

    (define-fun |&lt;mod&gt;_u| ((state |&lt;mod&gt;_s|)) Bool (...))
        This function evaluates to &#39;true&#39; if all assumptions hold in the state.

    ; yosys-smt2-assert &lt;id&gt; &lt;filename:linenum&gt;
    (define-fun |&lt;mod&gt;_a &lt;id&gt;| ((state |&lt;mod&gt;_s|)) Bool (...))
        Each $assert cell is converted into one of this functions. The function
        evaluates to &#39;true&#39; if the assert statement holds in the state.

    ; yosys-smt2-assume &lt;id&gt; &lt;filename:linenum&gt;
    (define-fun |&lt;mod&gt;_u &lt;id&gt;| ((state |&lt;mod&gt;_s|)) Bool (...))
        Each $assume cell is converted into one of this functions. The function
        evaluates to &#39;true&#39; if the assume statement holds in the state.

    ; yosys-smt2-cover &lt;id&gt; &lt;filename:linenum&gt;
    (define-fun |&lt;mod&gt;_c &lt;id&gt;| ((state |&lt;mod&gt;_s|)) Bool (...))
        Each $cover cell is converted into one of this functions. The function
        evaluates to &#39;true&#39; if the cover statement is activated in the state.

Options:

    -verbose
        this will print the recursive walk used to export the modules.

    -stbv
        Use a BitVec sort to represent a state instead of an uninterpreted
        sort. As a side-effect this will prevent use of arrays to model
        memories.

    -stdt
        Use SMT-LIB 2.6 style datatypes to represent a state instead of an
        uninterpreted sort.

    -nobv
        disable support for BitVec (FixedSizeBitVectors theory). without this
        option multi-bit wires are represented using the BitVec sort and
        support for coarse grain cells (incl. arithmetic) is enabled.

    -nomem
        disable support for memories (via ArraysEx theory). this option is
        implied by -nobv. only $mem cells without merged registers in
        read ports are supported. call &quot;memory&quot; with -nordff to make sure
        that no registers are merged into $mem read ports. &#39;&lt;mod&gt;_m&#39; functions
        will be generated for accessing the arrays that are used to represent
        memories.

    -wires
        create &#39;&lt;mod&gt;_n&#39; functions for all public wires. by default only ports,
        registers, and wires with the &#39;keep&#39; attribute are exported.

    -tpl &lt;template_file&gt;
        use the given template file. the line containing only the token &#39;%%&#39;
        is replaced with the regular output of this command.

[1] For more information on SMT-LIBv2 visit http://smt-lib.org/ or read David
R. Cok&#39;s tutorial: http://www.grammatech.com/resources/smt/SMTLIBTutorial.pdf

---------------------------------------------------------------------------

Example:

Consider the following module (test.v). We want to prove that the output can
never transition from a non-zero value to a zero value.

        module test(input clk, output reg [3:0] y);
          always @(posedge clk)
            y &lt;= (y &lt;&lt; 1) | ^y;
        endmodule

For this proof we create the following template (test.tpl).

        ; we need QF_UFBV for this proof
        (set-logic QF_UFBV)

        ; insert the auto-generated code here
        %%

        ; declare two state variables s1 and s2
        (declare-fun s1 () test_s)
        (declare-fun s2 () test_s)

        ; state s2 is the successor of state s1
        (assert (test_t s1 s2))

        ; we are looking for a model with y non-zero in s1
        (assert (distinct (|test_n y| s1) #b0000))

        ; we are looking for a model with y zero in s2
        (assert (= (|test_n y| s2) #b0000))

        ; is there such a model?
        (check-sat)

The following yosys script will create a &#39;test.smt2&#39; file for our proof:

        read_verilog test.v
        hierarchy -check; proc; opt; check -assert
        write_smt2 -bv -tpl test.tpl test.smt2

Running &#39;cvc4 test.smt2&#39; will print &#39;unsat&#39; because y can never transition
from non-zero to zero in the test design.
</pre></div>
</div>
</div>
<div class="section" id="write-smv-write-design-to-smv-file">
<span id="cmd-write-smv"></span><h1>write_smv – write design to SMV file<a class="headerlink" href="#write-smv-write-design-to-smv-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">write_smv</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">filename</span><span class="p">]</span>

<span class="n">Write</span> <span class="n">an</span> <span class="n">SMV</span> <span class="n">description</span> <span class="n">of</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span><span class="o">.</span>

    <span class="o">-</span><span class="n">verbose</span>
        <span class="n">this</span> <span class="n">will</span> <span class="nb">print</span> <span class="n">the</span> <span class="n">recursive</span> <span class="n">walk</span> <span class="n">used</span> <span class="n">to</span> <span class="n">export</span> <span class="n">the</span> <span class="n">modules</span><span class="o">.</span>

    <span class="o">-</span><span class="n">tpl</span> <span class="o">&lt;</span><span class="n">template_file</span><span class="o">&gt;</span>
        <span class="n">use</span> <span class="n">the</span> <span class="n">given</span> <span class="n">template</span> <span class="n">file</span><span class="o">.</span> <span class="n">the</span> <span class="n">line</span> <span class="n">containing</span> <span class="n">only</span> <span class="n">the</span> <span class="n">token</span> <span class="s1">&#39;</span><span class="si">%%</span><span class="s1">&#39;</span>
        <span class="ow">is</span> <span class="n">replaced</span> <span class="k">with</span> <span class="n">the</span> <span class="n">regular</span> <span class="n">output</span> <span class="n">of</span> <span class="n">this</span> <span class="n">command</span><span class="o">.</span>

<span class="n">THIS</span> <span class="n">COMMAND</span> <span class="n">IS</span> <span class="n">UNDER</span> <span class="n">CONSTRUCTION</span>
</pre></div>
</div>
</div>
<div class="section" id="write-spice-write-design-to-spice-netlist-file">
<span id="cmd-write-spice"></span><h1>write_spice – write design to SPICE netlist file<a class="headerlink" href="#write-spice-write-design-to-spice-netlist-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>write_spice [options] [filename]

Write the current design to an SPICE netlist file.

    -big_endian
        generate multi-bit ports in MSB first order
        (default is LSB first)

    -neg net_name
        set the net name for constant 0 (default: Vss)

    -pos net_name
        set the net name for constant 1 (default: Vdd)

    -nc_prefix
        prefix for not-connected nets (default: _NC)

    -inames
        include names of internal ($-prefixed) nets in outputs
        (default is to use net numbers instead)

    -top top_module
        set the specified module as design top module
</pre></div>
</div>
</div>
<div class="section" id="write-table-write-design-as-connectivity-table">
<span id="cmd-write-table"></span><h1>write_table – write design as connectivity table<a class="headerlink" href="#write-table-write-design-as-connectivity-table" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">write_table</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">filename</span><span class="p">]</span>

<span class="n">Write</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span> <span class="k">as</span> <span class="n">connectivity</span> <span class="n">table</span><span class="o">.</span> <span class="n">The</span> <span class="n">output</span> <span class="ow">is</span> <span class="n">a</span> <span class="n">tab</span><span class="o">-</span><span class="n">separated</span>
<span class="n">ASCII</span> <span class="n">table</span> <span class="k">with</span> <span class="n">the</span> <span class="n">following</span> <span class="n">columns</span><span class="p">:</span>

  <span class="n">module</span> <span class="n">name</span>
  <span class="n">cell</span> <span class="n">name</span>
  <span class="n">cell</span> <span class="nb">type</span>
  <span class="n">cell</span> <span class="n">port</span>
  <span class="n">direction</span>
  <span class="n">signal</span>

<span class="n">module</span> <span class="n">inputs</span> <span class="ow">and</span> <span class="n">outputs</span> <span class="n">are</span> <span class="n">output</span> <span class="n">using</span> <span class="n">cell</span> <span class="nb">type</span> <span class="ow">and</span> <span class="n">port</span> <span class="s1">&#39;-&#39;</span> <span class="ow">and</span> <span class="k">with</span>
<span class="s1">&#39;pi&#39;</span> <span class="p">(</span><span class="n">primary</span> <span class="nb">input</span><span class="p">)</span> <span class="ow">or</span> <span class="s1">&#39;po&#39;</span> <span class="p">(</span><span class="n">primary</span> <span class="n">output</span><span class="p">)</span> <span class="ow">or</span> <span class="s1">&#39;pio&#39;</span> <span class="k">as</span> <span class="n">direction</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="write-verilog-write-design-to-verilog-file">
<span id="cmd-write-verilog"></span><h1>write_verilog – write design to Verilog file<a class="headerlink" href="#write-verilog-write-design-to-verilog-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">write_verilog</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">filename</span><span class="p">]</span>

<span class="n">Write</span> <span class="n">the</span> <span class="n">current</span> <span class="n">design</span> <span class="n">to</span> <span class="n">a</span> <span class="n">Verilog</span> <span class="n">file</span><span class="o">.</span>

    <span class="o">-</span><span class="n">norename</span>
        <span class="n">without</span> <span class="n">this</span> <span class="n">option</span> <span class="nb">all</span> <span class="n">internal</span> <span class="nb">object</span> <span class="n">names</span> <span class="p">(</span><span class="n">the</span> <span class="n">ones</span> <span class="k">with</span> <span class="n">a</span> <span class="n">dollar</span>
        <span class="n">instead</span> <span class="n">of</span> <span class="n">a</span> <span class="n">backslash</span> <span class="n">prefix</span><span class="p">)</span> <span class="n">are</span> <span class="n">changed</span> <span class="n">to</span> <span class="n">short</span> <span class="n">names</span> <span class="ow">in</span> <span class="n">the</span>
        <span class="nb">format</span> <span class="s1">&#39;_&lt;number&gt;_&#39;</span><span class="o">.</span>

    <span class="o">-</span><span class="n">renameprefix</span> <span class="o">&lt;</span><span class="n">prefix</span><span class="o">&gt;</span>
        <span class="n">insert</span> <span class="n">this</span> <span class="n">prefix</span> <span class="ow">in</span> <span class="n">front</span> <span class="n">of</span> <span class="n">auto</span><span class="o">-</span><span class="n">generated</span> <span class="n">instance</span> <span class="n">names</span>

    <span class="o">-</span><span class="n">noattr</span>
        <span class="k">with</span> <span class="n">this</span> <span class="n">option</span> <span class="n">no</span> <span class="n">attributes</span> <span class="n">are</span> <span class="n">included</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">output</span>

    <span class="o">-</span><span class="n">attr2comment</span>
        <span class="k">with</span> <span class="n">this</span> <span class="n">option</span> <span class="n">attributes</span> <span class="n">are</span> <span class="n">included</span> <span class="k">as</span> <span class="n">comments</span> <span class="ow">in</span> <span class="n">the</span> <span class="n">output</span>

    <span class="o">-</span><span class="n">noexpr</span>
        <span class="n">without</span> <span class="n">this</span> <span class="n">option</span> <span class="nb">all</span> <span class="n">internal</span> <span class="n">cells</span> <span class="n">are</span> <span class="n">converted</span> <span class="n">to</span> <span class="n">Verilog</span>
        <span class="n">expressions</span><span class="o">.</span>

    <span class="o">-</span><span class="n">siminit</span>
        <span class="n">add</span> <span class="n">initial</span> <span class="n">statements</span> <span class="k">with</span> <span class="n">hierarchical</span> <span class="n">refs</span> <span class="n">to</span> <span class="n">initialize</span> <span class="n">FFs</span> <span class="n">when</span>
        <span class="ow">in</span> <span class="o">-</span><span class="n">noexpr</span> <span class="n">mode</span><span class="o">.</span>

    <span class="o">-</span><span class="n">nodec</span>
        <span class="mi">32</span><span class="o">-</span><span class="n">bit</span> <span class="n">constant</span> <span class="n">values</span> <span class="n">are</span> <span class="n">by</span> <span class="n">default</span> <span class="n">dumped</span> <span class="k">as</span> <span class="n">decimal</span> <span class="n">numbers</span><span class="p">,</span>
        <span class="ow">not</span> <span class="n">bit</span> <span class="n">pattern</span><span class="o">.</span> <span class="n">This</span> <span class="n">option</span> <span class="n">deactivates</span> <span class="n">this</span> <span class="n">feature</span> <span class="ow">and</span> <span class="n">instead</span>
        <span class="n">will</span> <span class="n">write</span> <span class="n">out</span> <span class="nb">all</span> <span class="n">constants</span> <span class="ow">in</span> <span class="n">binary</span><span class="o">.</span>

    <span class="o">-</span><span class="n">decimal</span>
        <span class="n">dump</span> <span class="mi">32</span><span class="o">-</span><span class="n">bit</span> <span class="n">constants</span> <span class="ow">in</span> <span class="n">decimal</span> <span class="ow">and</span> <span class="n">without</span> <span class="n">size</span> <span class="ow">and</span> <span class="n">radix</span>

    <span class="o">-</span><span class="n">nohex</span>
        <span class="n">constant</span> <span class="n">values</span> <span class="n">that</span> <span class="n">are</span> <span class="n">compatible</span> <span class="k">with</span> <span class="nb">hex</span> <span class="n">output</span> <span class="n">are</span> <span class="n">usually</span>
        <span class="n">dumped</span> <span class="k">as</span> <span class="nb">hex</span> <span class="n">values</span><span class="o">.</span> <span class="n">This</span> <span class="n">option</span> <span class="n">deactivates</span> <span class="n">this</span> <span class="n">feature</span> <span class="ow">and</span>
        <span class="n">instead</span> <span class="n">will</span> <span class="n">write</span> <span class="n">out</span> <span class="nb">all</span> <span class="n">constants</span> <span class="ow">in</span> <span class="n">binary</span><span class="o">.</span>

    <span class="o">-</span><span class="n">nostr</span>
        <span class="n">Parameters</span> <span class="ow">and</span> <span class="n">attributes</span> <span class="n">that</span> <span class="n">are</span> <span class="n">specified</span> <span class="k">as</span> <span class="n">strings</span> <span class="ow">in</span> <span class="n">the</span>
        <span class="n">original</span> <span class="nb">input</span> <span class="n">will</span> <span class="n">be</span> <span class="n">output</span> <span class="k">as</span> <span class="n">strings</span> <span class="n">by</span> <span class="n">this</span> <span class="n">back</span><span class="o">-</span><span class="n">end</span><span class="o">.</span> <span class="n">This</span>
        <span class="n">deactivates</span> <span class="n">this</span> <span class="n">feature</span> <span class="ow">and</span> <span class="n">instead</span> <span class="n">will</span> <span class="n">write</span> <span class="n">string</span> <span class="n">constants</span>
        <span class="k">as</span> <span class="n">binary</span> <span class="n">numbers</span><span class="o">.</span>

    <span class="o">-</span><span class="n">extmem</span>
        <span class="n">instead</span> <span class="n">of</span> <span class="n">initializing</span> <span class="n">memories</span> <span class="n">using</span> <span class="n">assignments</span> <span class="n">to</span> <span class="n">individual</span>
        <span class="n">elements</span><span class="p">,</span> <span class="n">use</span> <span class="n">the</span> <span class="s1">&#39;$readmemh&#39;</span> <span class="n">function</span> <span class="n">to</span> <span class="n">read</span> <span class="n">initialization</span> <span class="n">data</span>
        <span class="kn">from</span> <span class="nn">a</span> <span class="n">file</span><span class="o">.</span> <span class="n">This</span> <span class="n">data</span> <span class="ow">is</span> <span class="n">written</span> <span class="n">to</span> <span class="n">a</span> <span class="n">file</span> <span class="n">named</span> <span class="n">by</span> <span class="n">appending</span>
        <span class="n">a</span> <span class="n">sequential</span> <span class="n">index</span> <span class="n">to</span> <span class="n">the</span> <span class="n">Verilog</span> <span class="n">filename</span> <span class="ow">and</span> <span class="n">replacing</span> <span class="n">the</span> <span class="n">extension</span>
        <span class="k">with</span> <span class="s1">&#39;.mem&#39;</span><span class="p">,</span> <span class="n">e</span><span class="o">.</span><span class="n">g</span><span class="o">.</span> <span class="s1">&#39;write_verilog -extmem foo.v&#39;</span> <span class="n">writes</span> <span class="s1">&#39;foo-1.mem&#39;</span><span class="p">,</span>
        <span class="s1">&#39;foo-2.mem&#39;</span> <span class="ow">and</span> <span class="n">so</span> <span class="n">on</span><span class="o">.</span>

    <span class="o">-</span><span class="n">defparam</span>
        <span class="n">use</span> <span class="s1">&#39;defparam&#39;</span> <span class="n">statements</span> <span class="n">instead</span> <span class="n">of</span> <span class="n">the</span> <span class="n">Verilog</span><span class="o">-</span><span class="mi">2001</span> <span class="n">syntax</span> <span class="k">for</span>
        <span class="n">cell</span> <span class="n">parameters</span><span class="o">.</span>

    <span class="o">-</span><span class="n">blackboxes</span>
        <span class="n">usually</span> <span class="n">modules</span> <span class="k">with</span> <span class="n">the</span> <span class="s1">&#39;blackbox&#39;</span> <span class="n">attribute</span> <span class="n">are</span> <span class="n">ignored</span><span class="o">.</span> <span class="k">with</span>
        <span class="n">this</span> <span class="n">option</span> <span class="nb">set</span> <span class="n">only</span> <span class="n">the</span> <span class="n">modules</span> <span class="k">with</span> <span class="n">the</span> <span class="s1">&#39;blackbox&#39;</span> <span class="n">attribute</span>
        <span class="n">are</span> <span class="n">written</span> <span class="n">to</span> <span class="n">the</span> <span class="n">output</span> <span class="n">file</span><span class="o">.</span>

    <span class="o">-</span><span class="n">selected</span>
        <span class="n">only</span> <span class="n">write</span> <span class="n">selected</span> <span class="n">modules</span><span class="o">.</span> <span class="n">modules</span> <span class="n">must</span> <span class="n">be</span> <span class="n">selected</span> <span class="n">entirely</span> <span class="ow">or</span>
        <span class="ow">not</span> <span class="n">at</span> <span class="nb">all</span><span class="o">.</span>

    <span class="o">-</span><span class="n">v</span>
        <span class="n">verbose</span> <span class="n">output</span> <span class="p">(</span><span class="nb">print</span> <span class="n">new</span> <span class="n">names</span> <span class="n">of</span> <span class="nb">all</span> <span class="n">renamed</span> <span class="n">wires</span> <span class="ow">and</span> <span class="n">cells</span><span class="p">)</span>

<span class="n">Note</span> <span class="n">that</span> <span class="n">RTLIL</span> <span class="n">processes</span> <span class="n">can</span><span class="s1">&#39;t always be mapped directly to Verilog</span>
<span class="n">always</span> <span class="n">blocks</span><span class="o">.</span> <span class="n">This</span> <span class="n">frontend</span> <span class="n">should</span> <span class="n">only</span> <span class="n">be</span> <span class="n">used</span> <span class="n">to</span> <span class="n">export</span> <span class="n">an</span> <span class="n">RTLIL</span>
<span class="n">netlist</span><span class="p">,</span> <span class="n">i</span><span class="o">.</span><span class="n">e</span><span class="o">.</span> <span class="n">after</span> <span class="n">the</span> <span class="s2">&quot;proc&quot;</span> <span class="k">pass</span> <span class="n">has</span> <span class="n">been</span> <span class="n">used</span> <span class="n">to</span> <span class="n">convert</span> <span class="nb">all</span>
<span class="n">processes</span> <span class="n">to</span> <span class="n">logic</span> <span class="n">networks</span> <span class="ow">and</span> <span class="n">registers</span><span class="o">.</span> <span class="n">A</span> <span class="n">warning</span> <span class="ow">is</span> <span class="n">generated</span> <span class="n">when</span>
<span class="n">this</span> <span class="n">command</span> <span class="ow">is</span> <span class="n">called</span> <span class="n">on</span> <span class="n">a</span> <span class="n">design</span> <span class="k">with</span> <span class="n">RTLIL</span> <span class="n">processes</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="write-xaiger-write-design-to-xaiger-file">
<span id="cmd-write-xaiger"></span><h1>write_xaiger – write design to XAIGER file<a class="headerlink" href="#write-xaiger-write-design-to-xaiger-file" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>write_xaiger [options] [filename]

Write the top module (according to the (* top *) attribute or if only one module
is currently selected) to an XAIGER file. Any non $_NOT_, $_AND_, $_ABC9_FF_, ornon (* abc9_box_id *) cells will be converted into psuedo-inputs and
pseudo-outputs. Whitebox contents will be taken from the &#39;&lt;module-name&gt;$holes&#39;
module, if it exists.

    -ascii
        write ASCII version of AIGER format

    -map &lt;filename&gt;
        write an extra file with port and box symbols
</pre></div>
</div>
</div>
<div class="section" id="xilinx-dffopt-xilinx-optimize-ff-control-signal-usage">
<span id="cmd-xilinx-dffopt"></span><h1>xilinx_dffopt – Xilinx: optimize FF control signal usage<a class="headerlink" href="#xilinx-dffopt-xilinx-optimize-ff-control-signal-usage" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">xilinx_dffopt</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Converts</span> <span class="n">hardware</span> <span class="n">clock</span> <span class="n">enable</span> <span class="ow">and</span> <span class="nb">set</span><span class="o">/</span><span class="n">reset</span> <span class="n">signals</span> <span class="n">on</span> <span class="n">FFs</span> <span class="n">to</span> <span class="n">emulation</span>
<span class="n">using</span> <span class="n">LUTs</span><span class="p">,</span> <span class="k">if</span> <span class="n">doing</span> <span class="n">so</span> <span class="n">would</span> <span class="n">improve</span> <span class="n">area</span><span class="o">.</span>  <span class="n">Operates</span> <span class="n">on</span> <span class="n">post</span><span class="o">-</span><span class="n">techmap</span> <span class="n">Xilinx</span>
<span class="n">cells</span> <span class="p">(</span><span class="n">LUT</span><span class="o">*</span><span class="p">,</span> <span class="n">FD</span><span class="o">*</span><span class="p">)</span><span class="o">.</span>

    <span class="o">-</span><span class="n">lut4</span>
        <span class="n">Assume</span> <span class="n">a</span> <span class="n">LUT4</span><span class="o">-</span><span class="n">based</span> <span class="n">device</span> <span class="p">(</span><span class="n">instead</span> <span class="n">of</span> <span class="n">a</span> <span class="n">LUT6</span><span class="o">-</span><span class="n">based</span> <span class="n">device</span><span class="p">)</span><span class="o">.</span>
</pre></div>
</div>
</div>
<div class="section" id="xilinx-dsp-xilinx-pack-resources-into-dsps">
<span id="cmd-xilinx-dsp"></span><h1>xilinx_dsp – Xilinx: pack resources into DSPs<a class="headerlink" href="#xilinx-dsp-xilinx-pack-resources-into-dsps" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>xilinx_dsp [options] [selection]

Pack input registers (A2, A1, B2, B1, C, D, AD; with optional enable/reset),
pipeline registers (M; with optional enable/reset), output registers (P; with
optional enable/reset), pre-adder and/or post-adder into Xilinx DSP resources.

Multiply-accumulate operations using the post-adder with feedback on the &#39;C&#39;
input will be folded into the DSP. In this scenario only, the &#39;C&#39; input can be
used to override the current accumulation result with a new value, which will
be added to the multiplier result to form the next accumulation result.

Use of the dedicated &#39;PCOUT&#39; -&gt; &#39;PCIN&#39; cascade path is detected for &#39;P&#39; -&gt; &#39;C&#39;
connections (optionally, where &#39;P&#39; is right-shifted by 17-bits and used as an
input to the post-adder -- a pattern common for summing partial products to
implement wide multipliers). Limited support also exists for similar cascading
for A and B using &#39;[AB]COUT&#39; -&gt; &#39;[AB]CIN&#39;. Currently, cascade chains are limited
to a maximum length of 20 cells, corresponding to the smallest Xilinx 7 Series
device.

This pass is a no-op if the scratchpad variable &#39;xilinx_dsp.multonly&#39; is set
to 1.


Experimental feature: addition/subtractions less than 12 or 24 bits with the
&#39;(* use_dsp=&quot;simd&quot; *)&#39; attribute attached to the output wire or attached to
the add/subtract operator will cause those operations to be implemented using
the &#39;SIMD&#39; feature of DSPs.

Experimental feature: the presence of a `$ge&#39; cell attached to the registered
P output implementing the operation &quot;(P &gt;= &lt;power-of-2&gt;)&quot; will be transformed
into using the DSP48E1&#39;s pattern detector feature for overflow detection.

    -family {xcup|xcu|xc7|xc6v|xc5v|xc4v|xc6s|xc3sda}
        select the family to target
        default: xc7
</pre></div>
</div>
</div>
<div class="section" id="xilinx-srl-xilinx-shift-register-extraction">
<span id="cmd-xilinx-srl"></span><h1>xilinx_srl – Xilinx shift register extraction<a class="headerlink" href="#xilinx-srl-xilinx-shift-register-extraction" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>xilinx_srl [options] [selection]

This pass converts chains of built-in flops (bit-level: $_DFF_[NP]_, $_DFFE_*
and word-level: $dff, $dffe) as well as Xilinx flops (FDRE, FDRE_1) into a
$__XILINX_SHREG cell. Chains must be of the same cell type, clock, clock polarity,
enable, and enable polarity (where relevant).
Flops with resets cannot be mapped to Xilinx devices and will not be inferred.
    -minlen N
        min length of shift register (default = 3)

    -fixed
        infer fixed-length shift registers.

    -variable
        infer variable-length shift registers (i.e. fixed-length shifts where
        each element also fans-out to a $shiftx cell).
</pre></div>
</div>
</div>
<div class="section" id="zinit-add-inverters-so-all-ff-are-zero-initialized">
<span id="cmd-zinit"></span><h1>zinit – add inverters so all FF are zero-initialized<a class="headerlink" href="#zinit-add-inverters-so-all-ff-are-zero-initialized" title="Permalink to this headline">¶</a></h1>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">zinit</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span> <span class="p">[</span><span class="n">selection</span><span class="p">]</span>

<span class="n">Add</span> <span class="n">inverters</span> <span class="k">as</span> <span class="n">needed</span> <span class="n">to</span> <span class="n">make</span> <span class="nb">all</span> <span class="n">FFs</span> <span class="n">zero</span><span class="o">-</span><span class="n">initialized</span><span class="o">.</span>

    <span class="o">-</span><span class="nb">all</span>
        <span class="n">also</span> <span class="n">add</span> <span class="n">zero</span> <span class="n">initialization</span> <span class="n">to</span> <span class="n">uninitialized</span> <span class="n">FFs</span>
</pre></div>
</div>
</div>


        </div>
        <div class="side-doc-outline">
            <div class="side-doc-outline--content"> 
<div class="localtoc">
    <p class="caption">
      <span class="caption-text">Table Of Contents</span>
    </p>
    <ul>
<li><a class="reference internal" href="#">abc – use ABC for technology mapping</a></li>
<li><a class="reference internal" href="#abc9-use-abc9-for-technology-mapping">abc9 – use ABC9 for technology mapping</a></li>
<li><a class="reference internal" href="#abc9-exe-use-abc9-for-technology-mapping">abc9_exe – use ABC9 for technology mapping</a></li>
<li><a class="reference internal" href="#abc9-ops-helper-functions-for-abc9">abc9_ops – helper functions for ABC9</a></li>
<li><a class="reference internal" href="#add-add-objects-to-the-design">add – add objects to the design</a></li>
<li><a class="reference internal" href="#aigmap-map-logic-to-and-inverter-graph-circuit">aigmap – map logic to and-inverter-graph circuit</a></li>
<li><a class="reference internal" href="#alumacc-extract-alu-and-macc-cells">alumacc – extract ALU and MACC cells</a></li>
<li><a class="reference internal" href="#anlogic-eqn-anlogic-calculate-equations-for-luts">anlogic_eqn – Anlogic: Calculate equations for luts</a></li>
<li><a class="reference internal" href="#anlogic-fixcarry-anlogic-fix-carry-chain">anlogic_fixcarry – Anlogic: fix carry chain</a></li>
<li><a class="reference internal" href="#assertpmux-adds-asserts-for-parallel-muxes">assertpmux – adds asserts for parallel muxes</a></li>
<li><a class="reference internal" href="#async2sync-convert-async-ff-inputs-to-sync-circuits">async2sync – convert async FF inputs to sync circuits</a></li>
<li><a class="reference internal" href="#attrmap-renaming-attributes">attrmap – renaming attributes</a></li>
<li><a class="reference internal" href="#attrmvcp-move-or-copy-attributes-from-wires-to-driving-cells">attrmvcp – move or copy attributes from wires to driving cells</a></li>
<li><a class="reference internal" href="#autoname-automatically-assign-names-to-objects">autoname – automatically assign names to objects</a></li>
<li><a class="reference internal" href="#blackbox-convert-modules-into-blackbox-modules">blackbox – convert modules into blackbox modules</a></li>
<li><a class="reference internal" href="#bugpoint-minimize-testcases">bugpoint – minimize testcases</a></li>
<li><a class="reference internal" href="#cd-a-shortcut-for-select-module-name">cd – a shortcut for ’select -module &lt;name&gt;’</a></li>
<li><a class="reference internal" href="#check-check-for-obvious-problems-in-the-design">check – check for obvious problems in the design</a></li>
<li><a class="reference internal" href="#chformal-change-formal-constraints-of-the-design">chformal – change formal constraints of the design</a></li>
<li><a class="reference internal" href="#chparam-re-evaluate-modules-with-new-parameters">chparam – re-evaluate modules with new parameters</a></li>
<li><a class="reference internal" href="#chtype-change-type-of-cells-in-the-design">chtype – change type of cells in the design</a></li>
<li><a class="reference internal" href="#clean-remove-unused-cells-and-wires">clean – remove unused cells and wires</a></li>
<li><a class="reference internal" href="#clk2fflogic-convert-clocked-ffs-to-generic-ff-cells">clk2fflogic – convert clocked FFs to generic $ff cells</a></li>
<li><a class="reference internal" href="#clkbufmap-insert-global-buffers-on-clock-networks">clkbufmap – insert global buffers on clock networks</a></li>
<li><a class="reference internal" href="#connect-create-or-remove-connections">connect – create or remove connections</a></li>
<li><a class="reference internal" href="#connect-rpc-connect-to-rpc-frontend">connect_rpc – connect to RPC frontend</a></li>
<li><a class="reference internal" href="#connwrappers-match-width-of-input-output-port-pairs">connwrappers – match width of input-output port pairs</a></li>
<li><a class="reference internal" href="#coolrunner2-fixup-insert-necessary-buffer-cells-for-coolrunner-ii-architecture">coolrunner2_fixup – insert necessary buffer cells for CoolRunner-II architecture</a></li>
<li><a class="reference internal" href="#coolrunner2-sop-break-sop-cells-into-andterm-orterm-cells">coolrunner2_sop – break $sop cells into ANDTERM/ORTERM cells</a></li>
<li><a class="reference internal" href="#copy-copy-modules-in-the-design">copy – copy modules in the design</a></li>
<li><a class="reference internal" href="#cover-print-code-coverage-counters">cover – print code coverage counters</a></li>
<li><a class="reference internal" href="#cutpoint-adds-formal-cut-points-to-the-design">cutpoint – adds formal cut points to the design</a></li>
<li><a class="reference internal" href="#debug-run-command-with-debug-log-messages-enabled">debug – run command with debug log messages enabled</a></li>
<li><a class="reference internal" href="#delete-delete-objects-in-the-design">delete – delete objects in the design</a></li>
<li><a class="reference internal" href="#deminout-demote-inout-ports-to-input-or-output">deminout – demote inout ports to input or output</a></li>
<li><a class="reference internal" href="#design-save-restore-and-reset-current-design">design – save, restore and reset current design</a></li>
<li><a class="reference internal" href="#determine-init-determine-the-init-value-of-cells">determine_init – Determine the init value of cells</a></li>
<li><a class="reference internal" href="#dff2dffe-transform-dff-cells-to-dffe-cells">dff2dffe – transform $dff cells to $dffe cells</a></li>
<li><a class="reference internal" href="#dff2dffs-process-sync-set-reset-with-sr-over-ce-priority">dff2dffs – process sync set/reset with SR over CE priority</a></li>
<li><a class="reference internal" href="#dffinit-set-init-param-on-ff-cells">dffinit – set INIT param on FF cells</a></li>
<li><a class="reference internal" href="#dfflibmap-technology-mapping-of-flip-flops">dfflibmap – technology mapping of flip-flops</a></li>
<li><a class="reference internal" href="#dump-print-parts-of-the-design-in-ilang-format">dump – print parts of the design in ilang format</a></li>
<li><a class="reference internal" href="#echo-turning-echoing-back-of-commands-on-and-off">echo – turning echoing back of commands on and off</a></li>
<li><a class="reference internal" href="#ecp5-ffinit-ecp5-handle-ff-init-values">ecp5_ffinit – ECP5: handle FF init values</a></li>
<li><a class="reference internal" href="#ecp5-gsr-ecp5-handle-gsr">ecp5_gsr – ECP5: handle GSR</a></li>
<li><a class="reference internal" href="#edgetypes-list-all-types-of-edges-in-selection">edgetypes – list all types of edges in selection</a></li>
<li><a class="reference internal" href="#efinix-fixcarry-efinix-fix-carry-chain">efinix_fixcarry – Efinix: fix carry chain</a></li>
<li><a class="reference internal" href="#efinix-gbuf-efinix-insert-global-clock-buffers">efinix_gbuf – Efinix: insert global clock buffers</a></li>
<li><a class="reference internal" href="#equiv-add-add-a-equiv-cell">equiv_add – add a $equiv cell</a></li>
<li><a class="reference internal" href="#equiv-induct-proving-equiv-cells-using-temporal-induction">equiv_induct – proving $equiv cells using temporal induction</a></li>
<li><a class="reference internal" href="#equiv-make-prepare-a-circuit-for-equivalence-checking">equiv_make – prepare a circuit for equivalence checking</a></li>
<li><a class="reference internal" href="#equiv-mark-mark-equivalence-checking-regions">equiv_mark – mark equivalence checking regions</a></li>
<li><a class="reference internal" href="#equiv-miter-extract-miter-from-equiv-circuit">equiv_miter – extract miter from equiv circuit</a></li>
<li><a class="reference internal" href="#equiv-opt-prove-equivalence-for-optimized-circuit">equiv_opt – prove equivalence for optimized circuit</a></li>
<li><a class="reference internal" href="#equiv-purge-purge-equivalence-checking-module">equiv_purge – purge equivalence checking module</a></li>
<li><a class="reference internal" href="#equiv-remove-remove-equiv-cells">equiv_remove – remove $equiv cells</a></li>
<li><a class="reference internal" href="#equiv-simple-try-proving-simple-equiv-instances">equiv_simple – try proving simple $equiv instances</a></li>
<li><a class="reference internal" href="#equiv-status-print-status-of-equivalent-checking-module">equiv_status – print status of equivalent checking module</a></li>
<li><a class="reference internal" href="#equiv-struct-structural-equivalence-checking">equiv_struct – structural equivalence checking</a></li>
<li><a class="reference internal" href="#eval-evaluate-the-circuit-given-an-input">eval – evaluate the circuit given an input</a></li>
<li><a class="reference internal" href="#exec-execute-commands-in-the-operating-system-shell">exec – execute commands in the operating system shell</a></li>
<li><a class="reference internal" href="#expose-convert-internal-signals-to-module-ports">expose – convert internal signals to module ports</a></li>
<li><a class="reference internal" href="#extract-find-subcircuits-and-replace-them-with-cells">extract – find subcircuits and replace them with cells</a></li>
<li><a class="reference internal" href="#extract-counter-extract-greenpak4-counter-cells">extract_counter – Extract GreenPak4 counter cells</a></li>
<li><a class="reference internal" href="#extract-fa-find-and-extract-full-half-adders">extract_fa – find and extract full/half adders</a></li>
<li><a class="reference internal" href="#extract-reduce-converts-gate-chains-into-reduce-cells">extract_reduce – converts gate chains into $reduce_cells</a></li>
<li><a class="reference internal" href="#extractinv-extract-explicit-inverter-cells-for-invertible-cell-pins">extractinv – extract explicit inverter cells for invertible cell pins</a></li>
<li><a class="reference internal" href="#flatten-flatten-design">flatten – flatten design</a></li>
<li><a class="reference internal" href="#flowmap-pack-luts-with-flowmap">flowmap – pack LUTs with FlowMap</a></li>
<li><a class="reference internal" href="#fmcombine-combine-two-instances-of-a-cell-into-one">fmcombine – combine two instances of a cell into one</a></li>
<li><a class="reference internal" href="#fminit-set-init-values-sequences-for-formal">fminit – set init values/sequences for formal</a></li>
<li><a class="reference internal" href="#freduce-perform-functional-reduction">freduce – perform functional reduction</a></li>
<li><a class="reference internal" href="#fsm-extract-and-optimize-finite-state-machines">fsm – extract and optimize finite state machines</a></li>
<li><a class="reference internal" href="#fsm-detect-finding-fsms-in-design">fsm_detect – finding FSMs in design</a></li>
<li><a class="reference internal" href="#fsm-expand-expand-fsm-cells-by-merging-logic-into-it">fsm_expand – expand FSM cells by merging logic into it</a></li>
<li><a class="reference internal" href="#fsm-export-exporting-fsms-to-kiss2-files">fsm_export – exporting FSMs to KISS2 files</a></li>
<li><a class="reference internal" href="#fsm-extract-extracting-fsms-in-design">fsm_extract – extracting FSMs in design</a></li>
<li><a class="reference internal" href="#fsm-info-print-information-on-finite-state-machines">fsm_info – print information on finite state machines</a></li>
<li><a class="reference internal" href="#fsm-map-mapping-fsms-to-basic-logic">fsm_map – mapping FSMs to basic logic</a></li>
<li><a class="reference internal" href="#fsm-opt-optimize-finite-state-machines">fsm_opt – optimize finite state machines</a></li>
<li><a class="reference internal" href="#fsm-recode-recoding-finite-state-machines">fsm_recode – recoding finite state machines</a></li>
<li><a class="reference internal" href="#greenpak4-dffinv-merge-greenpak4-inverters-and-dff-latches">greenpak4_dffinv – merge greenpak4 inverters and DFF/latches</a></li>
<li><a class="reference internal" href="#help-display-help-messages">help – display help messages</a></li>
<li><a class="reference internal" href="#hierarchy-check-expand-and-clean-up-design-hierarchy">hierarchy – check, expand and clean up design hierarchy</a></li>
<li><a class="reference internal" href="#hilomap-technology-mapping-of-constant-hi-and-or-lo-drivers">hilomap – technology mapping of constant hi- and/or lo-drivers</a></li>
<li><a class="reference internal" href="#history-show-last-interactive-commands">history – show last interactive commands</a></li>
<li><a class="reference internal" href="#ice40-braminit-ice40-perform-sb-ram40-4k-initialization-from-file">ice40_braminit – iCE40: perform SB_RAM40_4K initialization from file</a></li>
<li><a class="reference internal" href="#ice40-dsp-ice40-map-multipliers">ice40_dsp – iCE40: map multipliers</a></li>
<li><a class="reference internal" href="#ice40-ffinit-ice40-handle-ff-init-values">ice40_ffinit – iCE40: handle FF init values</a></li>
<li><a class="reference internal" href="#ice40-ffssr-ice40-merge-synchronous-set-reset-into-ff-cells">ice40_ffssr – iCE40: merge synchronous set/reset into FF cells</a></li>
<li><a class="reference internal" href="#ice40-opt-ice40-perform-simple-optimizations">ice40_opt – iCE40: perform simple optimizations</a></li>
<li><a class="reference internal" href="#ice40-wrapcarry-ice40-wrap-carries">ice40_wrapcarry – iCE40: wrap carries</a></li>
<li><a class="reference internal" href="#insbuf-insert-buffer-cells-for-connected-wires">insbuf – insert buffer cells for connected wires</a></li>
<li><a class="reference internal" href="#iopadmap-technology-mapping-of-i-o-pads-or-buffers">iopadmap – technology mapping of i/o pads (or buffers)</a></li>
<li><a class="reference internal" href="#json-write-design-in-json-format">json – write design in JSON format</a></li>
<li><a class="reference internal" href="#log-print-text-and-log-files">log – print text and log files</a></li>
<li><a class="reference internal" href="#logger-set-logger-properties">logger – set logger properties</a></li>
<li><a class="reference internal" href="#ls-list-modules-or-objects-in-modules">ls – list modules or objects in modules</a></li>
<li><a class="reference internal" href="#ltp-print-longest-topological-path">ltp – print longest topological path</a></li>
<li><a class="reference internal" href="#lut2mux-convert-lut-to-mux">lut2mux – convert $lut to $_MUX_</a></li>
<li><a class="reference internal" href="#maccmap-mapping-macc-cells">maccmap – mapping macc cells</a></li>
<li><a class="reference internal" href="#memory-translate-memories-to-basic-cells">memory – translate memories to basic cells</a></li>
<li><a class="reference internal" href="#memory-bram-map-memories-to-block-rams">memory_bram – map memories to block rams</a></li>
<li><a class="reference internal" href="#memory-collect-creating-multi-port-memory-cells">memory_collect – creating multi-port memory cells</a></li>
<li><a class="reference internal" href="#memory-dff-merge-input-output-dffs-into-memories">memory_dff – merge input/output DFFs into memories</a></li>
<li><a class="reference internal" href="#memory-map-translate-multiport-memories-to-basic-cells">memory_map – translate multiport memories to basic cells</a></li>
<li><a class="reference internal" href="#memory-memx-emulate-vlog-sim-behavior-for-mem-ports">memory_memx – emulate vlog sim behavior for mem ports</a></li>
<li><a class="reference internal" href="#memory-nordff-extract-read-port-ffs-from-memories">memory_nordff – extract read port FFs from memories</a></li>
<li><a class="reference internal" href="#memory-share-consolidate-memory-ports">memory_share – consolidate memory ports</a></li>
<li><a class="reference internal" href="#memory-unpack-unpack-multi-port-memory-cells">memory_unpack – unpack multi-port memory cells</a></li>
<li><a class="reference internal" href="#miter-automatically-create-a-miter-circuit">miter – automatically create a miter circuit</a></li>
<li><a class="reference internal" href="#mutate-generate-or-apply-design-mutations">mutate – generate or apply design mutations</a></li>
<li><a class="reference internal" href="#muxcover-cover-trees-of-mux-cells-with-wider-muxes">muxcover – cover trees of MUX cells with wider MUXes</a></li>
<li><a class="reference internal" href="#muxpack-mux-pmux-cascades-to-pmux">muxpack – $mux/$pmux cascades to $pmux</a></li>
<li><a class="reference internal" href="#nlutmap-map-to-luts-of-different-sizes">nlutmap – map to LUTs of different sizes</a></li>
<li><a class="reference internal" href="#onehot-optimize-eq-cells-for-onehot-signals">onehot – optimize $eq cells for onehot signals</a></li>
<li><a class="reference internal" href="#opt-perform-simple-optimizations">opt – perform simple optimizations</a></li>
<li><a class="reference internal" href="#opt-clean-remove-unused-cells-and-wires">opt_clean – remove unused cells and wires</a></li>
<li><a class="reference internal" href="#opt-demorgan-optimize-reductions-with-demorgan-equivalents">opt_demorgan – Optimize reductions with DeMorgan equivalents</a></li>
<li><a class="reference internal" href="#opt-expr-perform-const-folding-and-simple-expression-rewriting">opt_expr – perform const folding and simple expression rewriting</a></li>
<li><a class="reference internal" href="#opt-lut-optimize-lut-cells">opt_lut – optimize LUT cells</a></li>
<li><a class="reference internal" href="#opt-lut-ins-discard-unused-lut-inputs">opt_lut_ins – discard unused LUT inputs</a></li>
<li><a class="reference internal" href="#opt-mem-optimize-memories">opt_mem – optimize memories</a></li>
<li><a class="reference internal" href="#opt-merge-consolidate-identical-cells">opt_merge – consolidate identical cells</a></li>
<li><a class="reference internal" href="#opt-muxtree-eliminate-dead-trees-in-multiplexer-trees">opt_muxtree – eliminate dead trees in multiplexer trees</a></li>
<li><a class="reference internal" href="#opt-reduce-simplify-large-muxes-and-and-or-gates">opt_reduce – simplify large MUXes and AND/OR gates</a></li>
<li><a class="reference internal" href="#opt-rmdff-remove-dffs-with-constant-inputs">opt_rmdff – remove DFFs with constant inputs</a></li>
<li><a class="reference internal" href="#opt-share-merge-mutually-exclusive-cells-of-the-same-type-that-share-an-input-signal">opt_share – merge mutually exclusive cells of the same type that share an input signal</a></li>
<li><a class="reference internal" href="#paramap-renaming-cell-parameters">paramap – renaming cell parameters</a></li>
<li><a class="reference internal" href="#peepopt-collection-of-peephole-optimizers">peepopt – collection of peephole optimizers</a></li>
<li><a class="reference internal" href="#plugin-load-and-list-loaded-plugins">plugin – load and list loaded plugins</a></li>
<li><a class="reference internal" href="#pmux2shiftx-transform-pmux-cells-to-shiftx-cells">pmux2shiftx – transform $pmux cells to $shiftx cells</a></li>
<li><a class="reference internal" href="#pmuxtree-transform-pmux-cells-to-trees-of-mux-cells">pmuxtree – transform $pmux cells to trees of $mux cells</a></li>
<li><a class="reference internal" href="#portlist-list-top-level-ports">portlist – list (top-level) ports</a></li>
<li><a class="reference internal" href="#prep-generic-synthesis-script">prep – generic synthesis script</a></li>
<li><a class="reference internal" href="#proc-translate-processes-to-netlists">proc – translate processes to netlists</a></li>
<li><a class="reference internal" href="#proc-arst-detect-asynchronous-resets">proc_arst – detect asynchronous resets</a></li>
<li><a class="reference internal" href="#proc-clean-remove-empty-parts-of-processes">proc_clean – remove empty parts of processes</a></li>
<li><a class="reference internal" href="#proc-dff-extract-flip-flops-from-processes">proc_dff – extract flip-flops from processes</a></li>
<li><a class="reference internal" href="#proc-dlatch-extract-latches-from-processes">proc_dlatch – extract latches from processes</a></li>
<li><a class="reference internal" href="#proc-init-convert-initial-block-to-init-attributes">proc_init – convert initial block to init attributes</a></li>
<li><a class="reference internal" href="#proc-mux-convert-decision-trees-to-multiplexers">proc_mux – convert decision trees to multiplexers</a></li>
<li><a class="reference internal" href="#proc-prune-remove-redundant-assignments">proc_prune – remove redundant assignments</a></li>
<li><a class="reference internal" href="#proc-rmdead-eliminate-dead-trees-in-decision-trees">proc_rmdead – eliminate dead trees in decision trees</a></li>
<li><a class="reference internal" href="#qwp-quadratic-wirelength-placer">qwp – quadratic wirelength placer</a></li>
<li><a class="reference internal" href="#read-load-hdl-designs">read – load HDL designs</a></li>
<li><a class="reference internal" href="#read-aiger-read-aiger-file">read_aiger – read AIGER file</a></li>
<li><a class="reference internal" href="#read-blif-read-blif-file">read_blif – read BLIF file</a></li>
<li><a class="reference internal" href="#read-ilang-read-modules-from-ilang-file">read_ilang – read modules from ilang file</a></li>
<li><a class="reference internal" href="#read-json-read-json-file">read_json – read JSON file</a></li>
<li><a class="reference internal" href="#read-liberty-read-cells-from-liberty-file">read_liberty – read cells from liberty file</a></li>
<li><a class="reference internal" href="#read-verilog-read-modules-from-verilog-file">read_verilog – read modules from Verilog file</a></li>
<li><a class="reference internal" href="#rename-rename-object-in-the-design">rename – rename object in the design</a></li>
<li><a class="reference internal" href="#rmports-remove-module-ports-with-no-connections">rmports – remove module ports with no connections</a></li>
<li><a class="reference internal" href="#sat-solve-a-sat-problem-in-the-circuit">sat – solve a SAT problem in the circuit</a></li>
<li><a class="reference internal" href="#scatter-add-additional-intermediate-nets">scatter – add additional intermediate nets</a></li>
<li><a class="reference internal" href="#scc-detect-strongly-connected-components-logic-loops">scc – detect strongly connected components (logic loops)</a></li>
<li><a class="reference internal" href="#scratchpad-get-set-values-in-the-scratchpad">scratchpad – get/set values in the scratchpad</a></li>
<li><a class="reference internal" href="#script-execute-commands-from-file-or-wire">script – execute commands from file or wire</a></li>
<li><a class="reference internal" href="#select-modify-and-view-the-list-of-selected-objects">select – modify and view the list of selected objects</a></li>
<li><a class="reference internal" href="#setattr-set-unset-attributes-on-objects">setattr – set/unset attributes on objects</a></li>
<li><a class="reference internal" href="#setparam-set-unset-parameters-on-objects">setparam – set/unset parameters on objects</a></li>
<li><a class="reference internal" href="#setundef-replace-undef-values-with-defined-constants">setundef – replace undef values with defined constants</a></li>
<li><a class="reference internal" href="#sf2-iobs-sf2-insert-io-buffers">sf2_iobs – SF2: insert IO buffers</a></li>
<li><a class="reference internal" href="#share-perform-sat-based-resource-sharing">share – perform sat-based resource sharing</a></li>
<li><a class="reference internal" href="#shell-enter-interactive-command-mode">shell – enter interactive command mode</a></li>
<li><a class="reference internal" href="#show-generate-schematics-using-graphviz">show – generate schematics using graphviz</a></li>
<li><a class="reference internal" href="#shregmap-map-shift-registers">shregmap – map shift registers</a></li>
<li><a class="reference internal" href="#sim-simulate-the-circuit">sim – simulate the circuit</a></li>
<li><a class="reference internal" href="#simplemap-mapping-simple-coarse-grain-cells">simplemap – mapping simple coarse-grain cells</a></li>
<li><a class="reference internal" href="#splice-create-explicit-splicing-cells">splice – create explicit splicing cells</a></li>
<li><a class="reference internal" href="#splitnets-split-up-multi-bit-nets">splitnets – split up multi-bit nets</a></li>
<li><a class="reference internal" href="#stat-print-some-statistics">stat – print some statistics</a></li>
<li><a class="reference internal" href="#submod-moving-part-of-a-module-to-a-new-submodule">submod – moving part of a module to a new submodule</a></li>
<li><a class="reference internal" href="#supercover-add-hi-lo-cover-cells-for-each-wire-bit">supercover – add hi/lo cover cells for each wire bit</a></li>
<li><a class="reference internal" href="#synth-generic-synthesis-script">synth – generic synthesis script</a></li>
<li><a class="reference internal" href="#synth-achronix-synthesis-for-acrhonix-speedster22i-fpgas">synth_achronix – synthesis for Acrhonix Speedster22i FPGAs.</a></li>
<li><a class="reference internal" href="#synth-anlogic-synthesis-for-anlogic-fpgas">synth_anlogic – synthesis for Anlogic FPGAs</a></li>
<li><a class="reference internal" href="#synth-coolrunner2-synthesis-for-xilinx-coolrunner-ii-cplds">synth_coolrunner2 – synthesis for Xilinx Coolrunner-II CPLDs</a></li>
<li><a class="reference internal" href="#synth-easic-synthesis-for-easic-platform">synth_easic – synthesis for eASIC platform</a></li>
<li><a class="reference internal" href="#synth-ecp5-synthesis-for-ecp5-fpgas">synth_ecp5 – synthesis for ECP5 FPGAs</a></li>
<li><a class="reference internal" href="#synth-efinix-synthesis-for-efinix-fpgas">synth_efinix – synthesis for Efinix FPGAs</a></li>
<li><a class="reference internal" href="#synth-gowin-synthesis-for-gowin-fpgas">synth_gowin – synthesis for Gowin FPGAs</a></li>
<li><a class="reference internal" href="#synth-greenpak4-synthesis-for-greenpak4-fpgas">synth_greenpak4 – synthesis for GreenPAK4 FPGAs</a></li>
<li><a class="reference internal" href="#synth-ice40-synthesis-for-ice40-fpgas">synth_ice40 – synthesis for iCE40 FPGAs</a></li>
<li><a class="reference internal" href="#synth-intel-synthesis-for-intel-altera-fpgas">synth_intel – synthesis for Intel (Altera) FPGAs.</a></li>
<li><a class="reference internal" href="#synth-sf2-synthesis-for-smartfusion2-and-igloo2-fpgas">synth_sf2 – synthesis for SmartFusion2 and IGLOO2 FPGAs</a></li>
<li><a class="reference internal" href="#synth-xilinx-synthesis-for-xilinx-fpgas">synth_xilinx – synthesis for Xilinx FPGAs</a></li>
<li><a class="reference internal" href="#tcl-execute-a-tcl-script-file">tcl – execute a TCL script file</a></li>
<li><a class="reference internal" href="#techmap-generic-technology-mapper">techmap – generic technology mapper</a></li>
<li><a class="reference internal" href="#tee-redirect-command-output-to-file">tee – redirect command output to file</a></li>
<li><a class="reference internal" href="#test-abcloop-automatically-test-handling-of-loops-in-abc-command">test_abcloop – automatically test handling of loops in abc command</a></li>
<li><a class="reference internal" href="#test-autotb-generate-simple-test-benches">test_autotb – generate simple test benches</a></li>
<li><a class="reference internal" href="#test-cell-automatically-test-the-implementation-of-a-cell-type">test_cell – automatically test the implementation of a cell type</a></li>
<li><a class="reference internal" href="#test-pmgen-test-pass-for-pmgen">test_pmgen – test pass for pmgen</a></li>
<li><a class="reference internal" href="#torder-print-cells-in-topological-order">torder – print cells in topological order</a></li>
<li><a class="reference internal" href="#trace-redirect-command-output-to-file">trace – redirect command output to file</a></li>
<li><a class="reference internal" href="#tribuf-infer-tri-state-buffers">tribuf – infer tri-state buffers</a></li>
<li><a class="reference internal" href="#uniquify-create-unique-copies-of-modules">uniquify – create unique copies of modules</a></li>
<li><a class="reference internal" href="#verific-load-verilog-and-vhdl-designs-using-verific">verific – load Verilog and VHDL designs using Verific</a></li>
<li><a class="reference internal" href="#verilog-defaults-set-default-options-for-read-verilog">verilog_defaults – set default options for read_verilog</a></li>
<li><a class="reference internal" href="#verilog-defines-define-and-undefine-verilog-defines">verilog_defines – define and undefine verilog defines</a></li>
<li><a class="reference internal" href="#wbflip-flip-the-whitebox-attribute">wbflip – flip the whitebox attribute</a></li>
<li><a class="reference internal" href="#wreduce-reduce-the-word-size-of-operations-if-possible">wreduce – reduce the word size of operations if possible</a></li>
<li><a class="reference internal" href="#write-aiger-write-design-to-aiger-file">write_aiger – write design to AIGER file</a></li>
<li><a class="reference internal" href="#write-blif-write-design-to-blif-file">write_blif – write design to BLIF file</a></li>
<li><a class="reference internal" href="#write-btor-write-design-to-btor-file">write_btor – write design to BTOR file</a></li>
<li><a class="reference internal" href="#write-cxxrtl-convert-design-to-c-rtl-simulation">write_cxxrtl – convert design to C++ RTL simulation</a></li>
<li><a class="reference internal" href="#write-edif-write-design-to-edif-netlist-file">write_edif – write design to EDIF netlist file</a></li>
<li><a class="reference internal" href="#write-file-write-a-text-to-a-file">write_file – write a text to a file</a></li>
<li><a class="reference internal" href="#write-firrtl-write-design-to-a-firrtl-file">write_firrtl – write design to a FIRRTL file</a></li>
<li><a class="reference internal" href="#write-ilang-write-design-to-ilang-file">write_ilang – write design to ilang file</a></li>
<li><a class="reference internal" href="#write-intersynth-write-design-to-intersynth-netlist-file">write_intersynth – write design to InterSynth netlist file</a></li>
<li><a class="reference internal" href="#write-json-write-design-to-a-json-file">write_json – write design to a JSON file</a></li>
<li><a class="reference internal" href="#write-simplec-convert-design-to-simple-c-code">write_simplec – convert design to simple C code</a></li>
<li><a class="reference internal" href="#write-smt2-write-design-to-smt-libv2-file">write_smt2 – write design to SMT-LIBv2 file</a></li>
<li><a class="reference internal" href="#write-smv-write-design-to-smv-file">write_smv – write design to SMV file</a></li>
<li><a class="reference internal" href="#write-spice-write-design-to-spice-netlist-file">write_spice – write design to SPICE netlist file</a></li>
<li><a class="reference internal" href="#write-table-write-design-as-connectivity-table">write_table – write design as connectivity table</a></li>
<li><a class="reference internal" href="#write-verilog-write-design-to-verilog-file">write_verilog – write design to Verilog file</a></li>
<li><a class="reference internal" href="#write-xaiger-write-design-to-xaiger-file">write_xaiger – write design to XAIGER file</a></li>
<li><a class="reference internal" href="#xilinx-dffopt-xilinx-optimize-ff-control-signal-usage">xilinx_dffopt – Xilinx: optimize FF control signal usage</a></li>
<li><a class="reference internal" href="#xilinx-dsp-xilinx-pack-resources-into-dsps">xilinx_dsp – Xilinx: pack resources into DSPs</a></li>
<li><a class="reference internal" href="#xilinx-srl-xilinx-shift-register-extraction">xilinx_srl – Xilinx shift register extraction</a></li>
<li><a class="reference internal" href="#zinit-add-inverters-so-all-ff-are-zero-initialized">zinit – add inverters so all FF are zero-initialized</a></li>
</ul>

</div>
            </div>
        </div>

      <div class="clearer"></div>
    </div><div class="pagenation">
</div>
        <footer class="mdl-mini-footer">
  <div class="mdl-mini-footer__left-section">
    <div class="mdl-logo">Yosys</div>
    <div>
      <ul>
        
        <li>
          <a href="https://symbiflow.github.io/" target="_blank">SymbiFlow</a>
        </li>
        <li>
          <a href="https://lists.librecores.org/listinfo/symbiflow" target="_blank">Mailing List</a>
        </li>
        <li>
          <a href="https://webchat.freenode.net/#symbiflow" target="_blank">IRC</a>
        </li>
        <li>
          <a href="https://join.slack.com/t/symbiflow/shared_invite/enQtNTkyMjcyNTkzOTY4LTU0MzhmYWNjOGMyMTkyNjA0MmEyMWM5OWY3ZDg5MWQ3ODlmOWQwZjk2YzBmMDBjMzkzMzNjYjkwYjAxZTMyNjQ"
            target="_blank">Slack</a>
        </li>

        <!-- This is to still take up space when none of the links above are shown in the footer -->
        <li style="visibility: hidden;">
          a
        </li>
      </ul>
    </div>
  </div>

  <div class="mdl-mini-footer__right-section">
    <div>&copy; Copyright 2012-2020, Claire Wolf.</div>
    <div>Generated by <a href="http://sphinx.pocoo.org/">Sphinx</a>
      3.3.1 using <a
        href="https://github.com/SymbiFlow/sphinx_symbiflow_theme">sphinx_symbiflow_theme</a>.</div>
  </div>
</footer>
        </main>
    </div>
  </body>
</html>