<!doctype html><html lang=en-us>
<head><meta charset=utf-8>
<meta name=viewport content="width=device-width,initial-scale=1"><meta name=description content="前提条件：
准备好Quartus与SchoolMIPS的文件，并且安装好mipssdk , 保证codescape for Eclipse 可以运行
迁移schoolMIPS至Quartus中 创建新项目 在Quartus中选择 File -&amp;gt; New Project Wizard，然后一路向下,
如图所示文件名可以随便，此处表示我的工作目录为guide, 以后如果表示工作目录将使用 guide/* 来表示，如果表示schoolMIPS(github上克隆的仓库)将用schoolMIPS/*表示。
然后接着向下，可以不用管选择的是什么实体机，反正不会用到。如果担心的话可以和我选一样的
如图所示创建成功
创建顶层文件 File -&amp;gt; New -&amp;gt; Verilog HDL File 创建一个 verilog新文件
然后打开schoolMIPS/src/sm_cpu.v 将module sm_cpu 复制到新创建的verilog文件中，一个module指的是从module sm_cpu 到 endmodule 下面一行(注意一定要下面一行)
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84  module sm_cpu ( input clk, // clock  input rst_n, // reset  input [ 4:0] regAddr, // debug access reg address  output [31:0] regData, // debug access reg data  output [31:0] imAddr, // instruction memory address  input [31:0] imData // instruction memory data ); //control wires  wire pcSrc; wire regDst; wire regWrite; wire aluSrc; wire aluZero; wire [ 2:0] aluControl; //program counter  wire [31:0] pc; wire [31:0] pcBranch; wire [31:0] pcNext = pc + 1; wire [31:0] pc_new = ~pcSrc ?"><title>A new year gift - 如何使用Quartus启动schoolMIPS</title>
<link rel=canonical href=https://blog.jhas.site/p/a-new-year-gift-%E5%A6%82%E4%BD%95%E4%BD%BF%E7%94%A8quartus%E5%90%AF%E5%8A%A8schoolmips/>
<link rel=stylesheet href=/scss/style.min.bbcfef3c56489f1f37b552146da519e6b6a74a4c92792bcc512c78e2f55f25e1.css><meta property="og:title" content="A new year gift - 如何使用Quartus启动schoolMIPS">
<meta property="og:description" content="前提条件：
准备好Quartus与SchoolMIPS的文件，并且安装好mipssdk , 保证codescape for Eclipse 可以运行
迁移schoolMIPS至Quartus中 创建新项目 在Quartus中选择 File -&amp;gt; New Project Wizard，然后一路向下,
如图所示文件名可以随便，此处表示我的工作目录为guide, 以后如果表示工作目录将使用 guide/* 来表示，如果表示schoolMIPS(github上克隆的仓库)将用schoolMIPS/*表示。
然后接着向下，可以不用管选择的是什么实体机，反正不会用到。如果担心的话可以和我选一样的
如图所示创建成功
创建顶层文件 File -&amp;gt; New -&amp;gt; Verilog HDL File 创建一个 verilog新文件
然后打开schoolMIPS/src/sm_cpu.v 将module sm_cpu 复制到新创建的verilog文件中，一个module指的是从module sm_cpu 到 endmodule 下面一行(注意一定要下面一行)
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84  module sm_cpu ( input clk, // clock  input rst_n, // reset  input [ 4:0] regAddr, // debug access reg address  output [31:0] regData, // debug access reg data  output [31:0] imAddr, // instruction memory address  input [31:0] imData // instruction memory data ); //control wires  wire pcSrc; wire regDst; wire regWrite; wire aluSrc; wire aluZero; wire [ 2:0] aluControl; //program counter  wire [31:0] pc; wire [31:0] pcBranch; wire [31:0] pcNext = pc + 1; wire [31:0] pc_new = ~pcSrc ?">
<meta property="og:url" content="https://blog.jhas.site/p/a-new-year-gift-%E5%A6%82%E4%BD%95%E4%BD%BF%E7%94%A8quartus%E5%90%AF%E5%8A%A8schoolmips/">
<meta property="og:site_name" content="Jhas's Blog">
<meta property="og:type" content="article"><meta property="article:section" content="Post"><meta property="article:published_time" content="2023-01-01T09:49:20+08:00"><meta property="article:modified_time" content="2023-01-01T09:49:20+08:00">
<meta name=twitter:title content="A new year gift - 如何使用Quartus启动schoolMIPS">
<meta name=twitter:description content="前提条件：
准备好Quartus与SchoolMIPS的文件，并且安装好mipssdk , 保证codescape for Eclipse 可以运行
迁移schoolMIPS至Quartus中 创建新项目 在Quartus中选择 File -&amp;gt; New Project Wizard，然后一路向下,
如图所示文件名可以随便，此处表示我的工作目录为guide, 以后如果表示工作目录将使用 guide/* 来表示，如果表示schoolMIPS(github上克隆的仓库)将用schoolMIPS/*表示。
然后接着向下，可以不用管选择的是什么实体机，反正不会用到。如果担心的话可以和我选一样的
如图所示创建成功
创建顶层文件 File -&amp;gt; New -&amp;gt; Verilog HDL File 创建一个 verilog新文件
然后打开schoolMIPS/src/sm_cpu.v 将module sm_cpu 复制到新创建的verilog文件中，一个module指的是从module sm_cpu 到 endmodule 下面一行(注意一定要下面一行)
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84  module sm_cpu ( input clk, // clock  input rst_n, // reset  input [ 4:0] regAddr, // debug access reg address  output [31:0] regData, // debug access reg data  output [31:0] imAddr, // instruction memory address  input [31:0] imData // instruction memory data ); //control wires  wire pcSrc; wire regDst; wire regWrite; wire aluSrc; wire aluZero; wire [ 2:0] aluControl; //program counter  wire [31:0] pc; wire [31:0] pcBranch; wire [31:0] pcNext = pc + 1; wire [31:0] pc_new = ~pcSrc ?"><link rel="shortcut icon" href=/images/favicon.ico>
</head>
<body class="article-page has-toc">
<script>(function(){const a='StackColorScheme';localStorage.getItem(a)||localStorage.setItem(a,"auto")})()</script><script>(function(){const b='StackColorScheme',a=localStorage.getItem(b),c=window.matchMedia('(prefers-color-scheme: dark)').matches===!0;a=='dark'||a==='auto'&&c?document.documentElement.dataset.scheme='dark':document.documentElement.dataset.scheme='light'})()</script>
<div class="container main-container flex
extended">
<div id=article-toolbar>
<a href=/ class=back-home><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-chevron-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="15 6 9 12 15 18"/></svg>
<span>返回</span>
</a>
</div>
<main class="main full-width">
<article class=main-article>
<header class=article-header>
<div class=article-details>
<h2 class=article-title>
<a href=/p/a-new-year-gift-%E5%A6%82%E4%BD%95%E4%BD%BF%E7%94%A8quartus%E5%90%AF%E5%8A%A8schoolmips/>A new year gift - 如何使用Quartus启动schoolMIPS</a>
</h2>
<footer class=article-time>
<div><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-calendar-time" width="56" height="56" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11.795 21H5a2 2 0 01-2-2V7a2 2 0 012-2h12a2 2 0 012 2v4"/><circle cx="18" cy="18" r="4"/><path d="M15 3v4"/><path d="M7 3v4"/><path d="M3 11h16"/><path d="M18 16.496V18l1 1"/></svg>
<time class=article-time--published>Jan 01, 2023</time>
</div>
<div><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg>
<time class=article-time--reading>
阅读时长: 6 分钟
</time>
</div>
</footer>
</div>
</header>
<section class=article-content>
<p>前提条件：</p>
<p>准备好Quartus与<a class=link href=https://github.com/MIPSfpga/schoolMIPS target=_blank rel=noopener>SchoolMIPS</a>的文件，并且安装好mipssdk , 保证codescape for Eclipse 可以运行</p>
<h2 id=迁移schoolmips至quartus中>迁移schoolMIPS至Quartus中</h2>
<h3 id=创建新项目>创建新项目</h3>
<p>在Quartus中选择 File -> New Project Wizard，然后一路向下,</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101074756076.png loading=lazy alt=image-20230101074756076></p>
<p>如图所示文件名可以随便，此处表示我的工作目录为guide, 以后如果表示工作目录将使用 guide/* 来表示，如果表示schoolMIPS(github上克隆的仓库)将用schoolMIPS/*表示。</p>
<p>然后接着向下，可以不用管选择的是什么实体机，反正不会用到。如果担心的话可以和我选一样的</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101075344143.png loading=lazy alt=image-20230101075344143></p>
<p>如图所示创建成功</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101075447827.png loading=lazy alt=image-20230101075447827></p>
<h3 id=创建顶层文件>创建顶层文件</h3>
<p>File -> New -> Verilog HDL File 创建一个 verilog新文件</p>
<p>然后打开schoolMIPS/src/sm_cpu.v 将<code>module sm_cpu</code> 复制到新创建的verilog文件中，一个module指的是从module sm_cpu 到 endmodule 下面一行(注意一定要下面一行)</p>
<div class=highlight><div style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4>
<table style=border-spacing:0;padding:0;margin:0;border:0;width:auto;overflow:auto;display:block><tr><td style=vertical-align:top;padding:0;margin:0;border:0>
<pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 1
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 2
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 3
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 4
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 5
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 6
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 7
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 8
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 9
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">10
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">11
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">12
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">13
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">14
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">15
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">16
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">17
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">18
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">19
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">20
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">21
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">22
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">23
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">24
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">25
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">26
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">27
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">28
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">29
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">30
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">31
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">32
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">33
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">34
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">35
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">36
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">37
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">38
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">39
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">40
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">41
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">42
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">43
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">44
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">45
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">46
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">47
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">48
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">49
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">50
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">51
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">52
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">53
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">54
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">55
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">56
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">57
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">58
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">59
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">60
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">61
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">62
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">63
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">64
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">65
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">66
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">67
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">68
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">69
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">70
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">71
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">72
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">73
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">74
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">75
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">76
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">77
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">78
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">79
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">80
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">81
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">82
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">83
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">84
</span></code></pre></td>
<td style=vertical-align:top;padding:0;margin:0;border:0;width:100%>
<pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=color:#66d9ef>module</span> sm_cpu
(
    <span style=color:#66d9ef>input</span>           clk,        <span style=color:#75715e>// clock
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>           rst_n,      <span style=color:#75715e>// reset
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>   [ <span style=color:#ae81ff>4</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]  regAddr,    <span style=color:#75715e>// debug access reg address
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>  [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]  regData,    <span style=color:#75715e>// debug access reg data
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>  [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]  imAddr,     <span style=color:#75715e>// instruction memory address
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>   [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]  imData      <span style=color:#75715e>// instruction memory data
</span><span style=color:#75715e></span>);
    <span style=color:#75715e>//control wires
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>wire</span>        pcSrc;
    <span style=color:#66d9ef>wire</span>        regDst;
    <span style=color:#66d9ef>wire</span>        regWrite;
    <span style=color:#66d9ef>wire</span>        aluSrc;
    <span style=color:#66d9ef>wire</span>        aluZero;
    <span style=color:#66d9ef>wire</span> [ <span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] aluControl;

    <span style=color:#75715e>//program counter
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pc;
    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pcBranch;
    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pcNext  <span style=color:#f92672>=</span> pc <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;
    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pc_new   <span style=color:#f92672>=</span> <span style=color:#f92672>~</span>pcSrc <span style=color:#f92672>?</span> pcNext <span style=color:#f92672>:</span> pcBranch;
    sm_register r_pc(clk ,rst_n, pc_new, pc);

    <span style=color:#75715e>//program memory access
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>assign</span> imAddr <span style=color:#f92672>=</span> pc;
    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] instr <span style=color:#f92672>=</span> imData;

    <span style=color:#75715e>//debug register access
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] rd0;
    <span style=color:#66d9ef>assign</span> regData <span style=color:#f92672>=</span> (regAddr <span style=color:#f92672>!=</span> <span style=color:#ae81ff>0</span>) <span style=color:#f92672>?</span> rd0 <span style=color:#f92672>:</span> pc;

    <span style=color:#75715e>//register file
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>wire</span> [ <span style=color:#ae81ff>4</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] a3  <span style=color:#f92672>=</span> regDst <span style=color:#f92672>?</span> instr[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>11</span>] <span style=color:#f92672>:</span> instr[<span style=color:#ae81ff>20</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>];
    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] rd1;
    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] rd2;
    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] wd3;

    sm_register_file rf
    (
        .clk        ( clk          ),
        .a0         ( regAddr      ),
        .a1         ( instr[<span style=color:#ae81ff>25</span><span style=color:#f92672>:</span><span style=color:#ae81ff>21</span>] ),
        .a2         ( instr[<span style=color:#ae81ff>20</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>] ),
        .a3         ( a3           ),
        .rd0        ( rd0          ),
        .rd1        ( rd1          ),
        .rd2        ( rd2          ),
        .wd3        ( wd3          ),
        .we3        ( regWrite     )
    );

    <span style=color:#75715e>//sign extension
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] signImm <span style=color:#f92672>=</span> { {<span style=color:#ae81ff>16</span> { instr[<span style=color:#ae81ff>15</span>] }}, instr[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] };
    <span style=color:#66d9ef>assign</span> pcBranch <span style=color:#f92672>=</span> pcNext <span style=color:#f92672>+</span> signImm;

    <span style=color:#75715e>//alu
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] srcB <span style=color:#f92672>=</span> aluSrc <span style=color:#f92672>?</span> signImm <span style=color:#f92672>:</span> rd2;

    sm_alu alu
    (
        .srcA       ( rd1          ),
        .srcB       ( srcB         ),
        .oper       ( aluControl   ),
        .shift      ( instr[<span style=color:#ae81ff>10</span><span style=color:#f92672>:</span><span style=color:#ae81ff>6</span> ] ),
        .zero       ( aluZero      ),
        .result     ( wd3          ) 
    );

    <span style=color:#75715e>//control
</span><span style=color:#75715e></span>    sm_control sm_control
    (
        .cmdOper    ( instr[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>26</span>] ),
        .cmdFunk    ( instr[ <span style=color:#ae81ff>5</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span> ] ),
        .aluZero    ( aluZero      ),
        .pcSrc      ( pcSrc        ), 
        .regDst     ( regDst       ), 
        .regWrite   ( regWrite     ), 
        .aluSrc     ( aluSrc       ),
        .aluControl ( aluControl   )
    );

<span style=color:#66d9ef>endmodule</span>

</code></pre></td></tr></table>
</div>
</div><p>大概是这么多</p>
<p>接下来我们进行一些小改造,把输入输出的imAddr和imData删掉,同时修改模块名,模块头变为</p>
<div class=highlight><div style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4>
<table style=border-spacing:0;padding:0;margin:0;border:0;width:auto;overflow:auto;display:block><tr><td style=vertical-align:top;padding:0;margin:0;border:0>
<pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">2
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">3
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">4
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">5
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">6
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">7
</span></code></pre></td>
<td style=vertical-align:top;padding:0;margin:0;border:0;width:100%>
<pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=color:#66d9ef>module</span> top
(
    <span style=color:#66d9ef>input</span>           clk,        <span style=color:#75715e>// clock
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>           rst_n,      <span style=color:#75715e>// reset
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>   [ <span style=color:#ae81ff>4</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]  regAddr,    <span style=color:#75715e>// debug access reg address
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>  [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]  regData    <span style=color:#75715e>// debug access reg data
</span><span style=color:#75715e></span>);
</code></pre></td></tr></table>
</div>
</div><p>然后把program memory access 部分修改为</p>
<div class=highlight><div style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4>
<table style=border-spacing:0;padding:0;margin:0;border:0;width:auto;overflow:auto;display:block><tr><td style=vertical-align:top;padding:0;margin:0;border:0>
<pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">2
</span></code></pre></td>
<td style=vertical-align:top;padding:0;margin:0;border:0;width:100%>
<pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] instr;
sm_rom reset_rom(pc,instr);
</code></pre></td></tr></table>
</div>
</div><p>然后保存为 top.v ,在左边选择它，右键 set as top-level entity，此步完成</p>
<p>最后的代码是这样的</p>
<div class=highlight><div style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4>
<table style=border-spacing:0;padding:0;margin:0;border:0;width:auto;overflow:auto;display:block><tr><td style=vertical-align:top;padding:0;margin:0;border:0>
<pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 1
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 2
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 3
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 4
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 5
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 6
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 7
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 8
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 9
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">10
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">11
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">12
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">13
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">14
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">15
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">16
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">17
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">18
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">19
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">20
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">21
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">22
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">23
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">24
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">25
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">26
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">27
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">28
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">29
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">30
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">31
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">32
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">33
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">34
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">35
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">36
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">37
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">38
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">39
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">40
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">41
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">42
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">43
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">44
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">45
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">46
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">47
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">48
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">49
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">50
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">51
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">52
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">53
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">54
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">55
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">56
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">57
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">58
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">59
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">60
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">61
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">62
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">63
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">64
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">65
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">66
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">67
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">68
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">69
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">70
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">71
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">72
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">73
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">74
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">75
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">76
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">77
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">78
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">79
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">80
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">81
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">82
</span></code></pre></td>
<td style=vertical-align:top;padding:0;margin:0;border:0;width:100%>
<pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=color:#66d9ef>module</span> top
(
    <span style=color:#66d9ef>input</span>           clk,        <span style=color:#75715e>// clock
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>           rst_n,      <span style=color:#75715e>// reset
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>   [ <span style=color:#ae81ff>4</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]  regAddr,    <span style=color:#75715e>// debug access reg address
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>  [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>]  regData    <span style=color:#75715e>// debug access reg data
</span><span style=color:#75715e></span>);
    <span style=color:#75715e>//control wires
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>wire</span>        pcSrc;
    <span style=color:#66d9ef>wire</span>        regDst;
    <span style=color:#66d9ef>wire</span>        regWrite;
    <span style=color:#66d9ef>wire</span>        aluSrc;
    <span style=color:#66d9ef>wire</span>        aluZero;
    <span style=color:#66d9ef>wire</span> [ <span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] aluControl;

    <span style=color:#75715e>//program counter
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pc;
    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pcBranch;
    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pcNext  <span style=color:#f92672>=</span> pc <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;
    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] pc_new   <span style=color:#f92672>=</span> <span style=color:#f92672>~</span>pcSrc <span style=color:#f92672>?</span> pcNext <span style=color:#f92672>:</span> pcBranch;
    sm_register r_pc(clk ,rst_n, pc_new, pc);

    <span style=color:#75715e>//program memory access
</span><span style=color:#75715e></span>	 <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] instr;
    sm_rom reset_rom(pc,instr);

    <span style=color:#75715e>//debug register access
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] rd0;
    <span style=color:#66d9ef>assign</span> regData <span style=color:#f92672>=</span> (regAddr <span style=color:#f92672>!=</span> <span style=color:#ae81ff>0</span>) <span style=color:#f92672>?</span> rd0 <span style=color:#f92672>:</span> pc;

    <span style=color:#75715e>//register file
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>wire</span> [ <span style=color:#ae81ff>4</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] a3  <span style=color:#f92672>=</span> regDst <span style=color:#f92672>?</span> instr[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>11</span>] <span style=color:#f92672>:</span> instr[<span style=color:#ae81ff>20</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>];
    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] rd1;
    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] rd2;
    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] wd3;

    sm_register_file rf
    (
        .clk        ( clk          ),
        .a0         ( regAddr      ),
        .a1         ( instr[<span style=color:#ae81ff>25</span><span style=color:#f92672>:</span><span style=color:#ae81ff>21</span>] ),
        .a2         ( instr[<span style=color:#ae81ff>20</span><span style=color:#f92672>:</span><span style=color:#ae81ff>16</span>] ),
        .a3         ( a3           ),
        .rd0        ( rd0          ),
        .rd1        ( rd1          ),
        .rd2        ( rd2          ),
        .wd3        ( wd3          ),
        .we3        ( regWrite     )
    );

    <span style=color:#75715e>//sign extension
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] signImm <span style=color:#f92672>=</span> { {<span style=color:#ae81ff>16</span> { instr[<span style=color:#ae81ff>15</span>] }}, instr[<span style=color:#ae81ff>15</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] };
    <span style=color:#66d9ef>assign</span> pcBranch <span style=color:#f92672>=</span> pcNext <span style=color:#f92672>+</span> signImm;

    <span style=color:#75715e>//alu
</span><span style=color:#75715e></span>    <span style=color:#66d9ef>wire</span> [<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] srcB <span style=color:#f92672>=</span> aluSrc <span style=color:#f92672>?</span> signImm <span style=color:#f92672>:</span> rd2;

    sm_alu alu
    (
        .srcA       ( rd1          ),
        .srcB       ( srcB         ),
        .oper       ( aluControl   ),
        .shift      ( instr[<span style=color:#ae81ff>10</span><span style=color:#f92672>:</span><span style=color:#ae81ff>6</span> ] ),
        .zero       ( aluZero      ),
        .result     ( wd3          ) 
    );

    <span style=color:#75715e>//control
</span><span style=color:#75715e></span>    sm_control sm_control
    (
        .cmdOper    ( instr[<span style=color:#ae81ff>31</span><span style=color:#f92672>:</span><span style=color:#ae81ff>26</span>] ),
        .cmdFunk    ( instr[ <span style=color:#ae81ff>5</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span> ] ),
        .aluZero    ( aluZero      ),
        .pcSrc      ( pcSrc        ), 
        .regDst     ( regDst       ), 
        .regWrite   ( regWrite     ), 
        .aluSrc     ( aluSrc       ),
        .aluControl ( aluControl   )
    );

<span style=color:#66d9ef>endmodule</span>

</code></pre></td></tr></table>
</div>
</div><h3 id=一点小知识>一点小知识</h3>
<p>我们需要补充一些verilog的小知识</p>
<ol>
<li>module我们可以类比为一个类</li>
<li>wire指的是一条实际的电路连线</li>
<li>input 与 output指的是输入输出，它们都需要提供一个外部连线</li>
<li>模块名 名字(wire wire) 指的是实例化一个模块，比如<code>sm_register r_pc(clk ,rst_n, pc_new, pc);</code></li>
</ol>
<p>基于上述四点，我们可以发现我们如果想启动sm_cpu,还需要sm_register ,rom,sm_register_file,sm_alu,sm_control五个模块</p>
<h3 id=sm_register模块>sm_register模块</h3>
<p>File -> New -> Verilog HDL File 创建一个 verilog新文件</p>
<p>然后打开schoolMIPS/src/sm_register.v ，复制<code>module sm_register</code> 的内容进去</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101083051309.png loading=lazy alt=image-20230101083051309></p>
<p>保存为register.v</p>
<h3 id=rom模块>rom模块</h3>
<p>File -> New -> Verilog HDL File 创建一个 verilog新文件</p>
<p>然后打开schoolMIPS/src/sm_rom.v ，复制<code>module sm_rom</code> 的内容进去</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101083325552.png loading=lazy alt=image-20230101083325552></p>
<p>保存为rom.v</p>
<p>在guide/ 下创建一个 program.hex的空白新文件</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101083819572.png loading=lazy alt=image-20230101083819572></p>
<h3 id=sm_register_file模块>sm_register_file模块</h3>
<p>File -> New -> Verilog HDL File 创建一个 verilog 新文件</p>
<p>然后打开schoolMIPS/src/sm_cpu.v ，复制<code>sm_register_file</code> 的内容进去</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101083619222.png loading=lazy alt=image-20230101083619222></p>
<p>保存为 register_file.v</p>
<h3 id=sm_cpuvh>sm_cpu.vh</h3>
<p>直接把 schoolMIPS/src/sm_cpu.vh 复制到 guide/ 下</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101084209476.png loading=lazy alt=image-20230101084209476></p>
<p>点到左边的files右键
<img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101084306644.png loading=lazy></p>
<p>增加文件</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101084441116.png loading=lazy alt=image-20230101084441116></p>
<p>调整到other sources file 选择 sm_cpu.vh</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101084538989.png loading=lazy alt=image-20230101084538989></p>
<p>然后apply把它添加进去</p>
<h3 id=sm_alu-模块>sm_alu 模块</h3>
<p>File -> New -> Verilog HDL File 创建一个 verilog 新文件</p>
<p>然后打开schoolMIPS/src/sm_cpu.v ，复制<code>module sm_alu</code> 的内容进去</p>
<p>注意在首行加入 ```include &ldquo;sm_cpu.vh&rdquo;``</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101085213642.png loading=lazy alt=image-20230101085213642></p>
<p>保存为alu.v</p>
<h3 id=sm_control模块>sm_control模块</h3>
<p>File -> New -> Verilog HDL File 创建一个 verilog 新文件</p>
<p>然后打开schoolMIPS/src/sm_cpu.v ，复制<code>module sm_alu</code> 的内容进去</p>
<p>同样注意在首行加入 ```include &ldquo;sm_cpu.vh&rdquo;``</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101084937750.png loading=lazy alt=image-20230101084937750></p>
<p>保存为control.v</p>
<p>至此，五模块完成</p>
<h3 id=验证迁移是否完成>验证迁移是否完成</h3>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101085334387.png loading=lazy alt=image-20230101085334387></p>
<p>跑完后是这样的则为成功</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101085753694.png loading=lazy alt=image-20230101085753694></p>
<h2 id=程序验证>程序验证</h2>
<h3 id=编写程序>编写程序</h3>
<p>启动codescape for Eclipse</p>
<p>File -> new -> C Project</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101085942725.png loading=lazy alt=image-20230101085942725></p>
<p>随便写个项目名</p>
<p>下面的配置如图</p>
<p>注意一定要选择MTI GNU GCC</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101090212345.png loading=lazy alt=image-20230101090212345></p>
<p>然后创建一个makefile文件</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101094536693.png loading=lazy alt=image-20230101094536693></p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101094611136.png loading=lazy alt=image-20230101094611136></p>
<p>把下面的内容贴进去</p>
<div class=highlight><div style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4>
<table style=border-spacing:0;padding:0;margin:0;border:0;width:auto;overflow:auto;display:block><tr><td style=vertical-align:top;padding:0;margin:0;border:0>
<pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 1
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 2
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 3
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 4
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 5
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 6
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 7
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 8
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 9
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">10
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">11
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">12
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">13
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">14
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">15
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">16
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">17
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">18
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">19
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">20
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">21
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">22
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">23
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">24
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">25
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">26
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">27
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">28
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">29
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">30
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">31
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">32
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">33
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">34
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">35
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">36
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">37
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">38
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">39
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">40
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">41
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">42
</span></code></pre></td>
<td style=vertical-align:top;padding:0;margin:0;border:0;width:100%>
<pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-makefile data-lang=makefile>CC<span style=color:#f92672>=</span>mips-mti-elf-gcc
LD<span style=color:#f92672>=</span>mips-mti-elf-gcc
OD<span style=color:#f92672>=</span>mips-mti-elf-objdump
OC<span style=color:#f92672>=</span>mips-mti-elf-objcopy
SZ<span style=color:#f92672>=</span>mips-mti-elf-size

CFLAGS<span style=color:#f92672>=</span> -nostdlib -EL -march<span style=color:#f92672>=</span>mips32
LDFLAGS <span style=color:#f92672>=</span> -nostdlib -EL -march<span style=color:#f92672>=</span>mips32 -T program.ld
ASOURCES<span style=color:#f92672>=</span><span style=color:#ae81ff>\
</span><span style=color:#ae81ff></span><span style=color:#960050;background-color:#1e0010>main.S</span>
AOBJECTS<span style=color:#f92672>=</span><span style=color:#66d9ef>$(</span>ASOURCES:.S<span style=color:#f92672>=</span>.o<span style=color:#66d9ef>)</span>
<span style=color:#a6e22e>.S.o</span><span style=color:#f92672>:</span>
	<span style=color:#66d9ef>$(</span>CC<span style=color:#66d9ef>)</span> -c <span style=color:#66d9ef>$(</span>CFLAGS<span style=color:#66d9ef>)</span> $&lt; -o $@
<span style=color:#a6e22e>.PHONY</span><span style=color:#f92672>:</span> clean sim

<span style=color:#a6e22e>all</span><span style=color:#f92672>:</span> build size disasm

<span style=color:#a6e22e>build</span><span style=color:#f92672>:</span> program.elf
<span style=color:#a6e22e>disasm</span><span style=color:#f92672>:</span> program.dis

<span style=color:#a6e22e>program.elf</span><span style=color:#f92672>:</span><span style=color:#66d9ef>$(</span>AOBJECTS<span style=color:#66d9ef>)</span>
	<span style=color:#66d9ef>$(</span>LD<span style=color:#66d9ef>)</span> <span style=color:#66d9ef>$(</span>LDFLAGS<span style=color:#66d9ef>)</span> <span style=color:#66d9ef>$(</span>AOBJECTS<span style=color:#66d9ef>)</span> -o program.elf

<span style=color:#a6e22e>program.dis</span><span style=color:#f92672>:</span>program.elf
	<span style=color:#66d9ef>$(</span>OD<span style=color:#66d9ef>)</span> -M no-aliases -Dz program.elf &gt; program.dis
	
<span style=color:#a6e22e>size</span><span style=color:#f92672>:</span>program.elf
	<span style=color:#66d9ef>$(</span>SZ<span style=color:#66d9ef>)</span> program.elf
	
<span style=color:#a6e22e>board</span><span style=color:#f92672>:</span> program.hex
	rm -f ../../board/program/program.hex
	cp ./program.hex ../../board/program
	
<span style=color:#a6e22e>clean</span><span style=color:#f92672>:</span>
	rm -rf sim
	rm -f *.o
	rm -f program.elf
	rm -f program.map
	rm -f program.dis
	rm -f program.hex
	rm -f program.rec

</code></pre></td></tr></table>
</div>
</div><p>然后创建一个program.ld文件,把下面的内容丢进去</p>
<div class=highlight><div style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4>
<table style=border-spacing:0;padding:0;margin:0;border:0;width:auto;overflow:auto;display:block><tr><td style=vertical-align:top;padding:0;margin:0;border:0>
<pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 1
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 2
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 3
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 4
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 5
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 6
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 7
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 8
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 9
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">10
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">11
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">12
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">13
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">14
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">15
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">16
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">17
</span></code></pre></td>
<td style=vertical-align:top;padding:0;margin:0;border:0;width:100%>
<pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-fallback data-lang=fallback>OUTPUT_ARCH(mips)

hwreset = 0x0;
ENTRY(hwreset)

SECTIONS
{
	.text = .;
	/DISCARD/ :
	{
		*(.MIPS.abiflags)
		*(.reginfo)
		*(.gnu.attributes)
	}
	
	
}
</code></pre></td></tr></table>
</div>
</div><p>然后创建一个main.S,开始编写代码</p>
<p>未经我们扩展的schoolMIPS提供了 addiu, beq, lui ,bne, addu ,or, srl ,sltu ,subu 九个指令使用，</p>
<p>我们写一个简易计数器</p>
<div class=highlight><div style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4>
<table style=border-spacing:0;padding:0;margin:0;border:0;width:auto;overflow:auto;display:block><tr><td style=vertical-align:top;padding:0;margin:0;border:0>
<pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">2
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">3
</span><span style="margin-right:.4em;padding:0 .4em;color:#7f7f7f">4
</span></code></pre></td>
<td style=vertical-align:top;padding:0;margin:0;border:0;width:100%>
<pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-fallback data-lang=fallback>.text
counter:
	addiu $v0,$v0,1
	beq $0,$0,counter
</code></pre></td></tr></table>
</div>
</div><p>选择project -> build all</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101094642289.png loading=lazy alt=image-20230101094642289></p>
<p>完成后能看到 program.dis 文件，这是我们需要的东西</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101091026229.png loading=lazy alt=image-20230101091026229></p>
<p>至此，程序编写完毕</p>
<h3 id=系统验证>系统验证</h3>
<p>打开 program.hex，把刚刚编译出来的机器指令复制进去</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101091632582.png loading=lazy alt=image-20230101091632582></p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101091646083.png loading=lazy alt=image-20230101091646083></p>
<p>保存，启动编译</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101091725726.png loading=lazy alt=image-20230101091725726></p>
<p>如果刚刚的验证成功，编译也不会出什么问题</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101091902281.png loading=lazy alt=image-20230101091902281></p>
<p>编译成功后，选择File -> new -> University Program VWF 创建波形文件</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101092129342.png loading=lazy alt=image-20230101092129342></p>
<p>双击该区域选择输入输出</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101092201896.png loading=lazy alt=image-20230101092201896></p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101092229310.png loading=lazy alt=image-20230101092229310></p>
<p>选成我这样的</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101092325519.png loading=lazy alt=image-20230101092325519></p>
<p>把中间两个调整成16进制会好看点</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101092338710.png loading=lazy alt=image-20230101092338710></p>
<p>点击clk选择时钟信号</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101092612531.png loading=lazy alt=image-20230101092612531></p>
<p>个人比较喜欢50ns 和 25ns offset</p>
<p>点击rst_n ，调整成1</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101092752479.png loading=lazy alt=image-20230101092752479></p>
<p>接下来调整regAddr的数值，这步比较关键,该数值影响regData的显示，regAddr如果是00则为PC的数值，其它则为寄存器编号，此处参考<a class=link href=https://blog.csdn.net/u011057409/article/details/122151867 target=_blank rel=noopener>mips寄存器</a></p>
<p>我们先调整为02，点击regAddr ，选择红圈内容,然后调整为02</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101093127160.png loading=lazy alt=image-20230101093127160></p>
<p>都调完后开始模拟</p>
<p>simulation -> Run Functional Simulation</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101093225481.png loading=lazy alt=image-20230101093225481></p>
<p>一般需要保存，不要修改默认位置!!!!!!(如果是计组课上留下的Quartus,这点非常重要)</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101093254968.png loading=lazy alt=image-20230101093254968></p>
<p>出结果，可以看到regAddr递增，程序正常运行</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101093526773.png loading=lazy alt=image-20230101093526773></p>
<p>把regAddr调成00，看一下结果</p>
<p>分析可知，在上升沿时，程序执行，然后在PC为1时执行跳转命令PC = 0，无限重复该过程。</p>
<p><img src=https://image-1255315175.cos.ap-shanghai.myqcloud.com/image-20230101093710326.png loading=lazy alt=image-20230101093710326></p>
<p>至此，Quartus启动SchoolMIPS完成</p>
<h2 id=后记>后记</h2>
<p>本实验非常感谢我可爱的女朋友的陪伴</p>
<p>看到各位哀声叹气我十分难过，仅以此贡献自己微薄之力。</p>
<p>看完全文你会发现这篇教程只讲如何Quartus启动schoolMIPS，因为指令扩充还在做(要陪女朋友的)。</p>
<p>这篇东西应该会首先发在朋友圈，如果各位对指令扩充有需求的话，欢迎朋友圈点赞催更，点越多做越快吧.</p>
</section>
<footer class=article-footer>
<section class=article-copyright><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-copyright" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><path d="M14.5 9a3.5 4 0 100 6"/></svg>
<span>Licensed under CC BY-NC-SA 4.0</span>
</section>
</footer>
<link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.13.13/dist/katex.min.css integrity=sha384-RZU/ijkSsFbcmivfdRBQDtwuwVqK7GMOw6IMvKyeWL2K5UAlyp6WonmB8m7Jd0Hn crossorigin=anonymous><script src=https://cdn.jsdelivr.net/npm/katex@0.13.13/dist/katex.min.js integrity=sha384-pK1WpvzWVBQiP0/GjnvRxV4mOb0oxFuyRxJlk6vVw146n3egcN5C925NCP7a7BY8 crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/katex@0.13.13/dist/contrib/auto-render.min.js integrity=sha384-vZTG03m+2yp6N6BNi5iM4rW4oIwk5DfcNdFfxkk9ZWpDriOkXX8voJBFrAO7MpVl crossorigin=anonymous defer></script><script>window.addEventListener("DOMContentLoaded",()=>{renderMathInElement(document.querySelector(`.article-content`),{delimiters:[{left:"$$",right:"$$",display:!0},{left:"$",right:"$",display:!1},{left:"\\(",right:"\\)",display:!1},{left:"\\[",right:"\\]",display:!0}]})})</script>
</article>
<aside class=related-contents--wrapper>
</aside>
<div id=gitalk-container></div>
<link rel=stylesheet href=https://cdn.jsdelivr.net/npm/gitalk@1.7.2/dist/gitalk.css>
<script src=https://cdn.jsdelivr.net/npm/gitalk@1.7.2/dist/gitalk.min.js></script>
<script src=https://cdn.jsdelivr.net/npm/blueimp-md5@2.18.0/js/md5.min.js></script>
<script>const gitalk=new Gitalk({clientID:"d439650e6c430aa38020",clientSecret:"49c9d30ea12f8a3caa33c3f77ecdba4aa1a87422",repo:"648759528ass.github.io",owner:"648759528ass",admin:["648759528ass"],distractionFreeMode:!1,id:md5(location.pathname)});(function(){if(["localhost","127.0.0.1"].indexOf(window.location.hostname)!=-1){document.getElementById("gitalk-container").innerHTML="Gitalk comments not available by default when the website is previewed locally.";return}gitalk.render("gitalk-container")})()</script>
<footer class=site-footer>
<section class=copyright>
&copy;
2022 -
2023 Jhas's Blog
</section>
<section class=powerby>
Built with <a href=https://gohugo.io/ target=_blank rel=noopener>Hugo</a> <br>
Theme <b><a href=https://github.com/CaiJimmy/hugo-theme-stack target=_blank rel=noopener data-version=3.8.0>Stack</a></b> designed by <a href=https://jimmycai.com target=_blank rel=noopener>Jimmy</a>
</section>
</footer>
<div class=pswp tabindex=-1 role=dialog aria-hidden=true>
<div class=pswp__bg></div>
<div class=pswp__scroll-wrap>
<div class=pswp__container>
<div class=pswp__item></div>
<div class=pswp__item></div>
<div class=pswp__item></div>
</div>
<div class="pswp__ui pswp__ui--hidden">
<div class=pswp__top-bar>
<div class=pswp__counter></div>
<button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
<button class="pswp__button pswp__button--share" title=Share></button>
<button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
<button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button>
<div class=pswp__preloader>
<div class=pswp__preloader__icn>
<div class=pswp__preloader__cut>
<div class=pswp__preloader__donut></div>
</div>
</div>
</div>
</div>
<div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap">
<div class=pswp__share-tooltip></div>
</div>
<button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
</button>
<button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)">
</button>
<div class=pswp__caption>
<div class=pswp__caption__center></div>
</div>
</div>
</div>
</div><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.js integrity="sha256-ePwmChbbvXbsO02lbM3HoHbSHTHFAeChekF1xKJdleo=" crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe-ui-default.min.js integrity="sha256-UKkzOn/w1mBxRmLLGrSeyB4e1xbrp4xylgAWb3M42pU=" crossorigin=anonymous defer></script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/default-skin/default-skin.css integrity="sha256-c0uckgykQ9v5k+IqViZOZKc47Jn7KQil4/MP3ySA3F8=" crossorigin=anonymous><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.css integrity="sha256-SBLU4vv6CA6lHsZ1XyTdhyjJxCjPif/TRkjnsyGAGnE=" crossorigin=anonymous>
</main>
<aside class="sidebar right-sidebar sticky">
<section class="widget archives">
<div class=widget-icon><svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-hash" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><line x1="5" y1="9" x2="19" y2="9"/><line x1="5" y1="15" x2="19" y2="15"/><line x1="11" y1="4" x2="7" y2="20"/><line x1="17" y1="4" x2="13" y2="20"/></svg>
</div>
<h2 class="widget-title section-title">目录</h2>
<div class=widget--toc>
<nav id=TableOfContents>
<ol>
<li><a href=#迁移schoolmips至quartus中>迁移schoolMIPS至Quartus中</a>
<ol>
<li><a href=#创建新项目>创建新项目</a></li>
<li><a href=#创建顶层文件>创建顶层文件</a></li>
<li><a href=#一点小知识>一点小知识</a></li>
<li><a href=#sm_register模块>sm_register模块</a></li>
<li><a href=#rom模块>rom模块</a></li>
<li><a href=#sm_register_file模块>sm_register_file模块</a></li>
<li><a href=#sm_cpuvh>sm_cpu.vh</a></li>
<li><a href=#sm_alu-模块>sm_alu 模块</a></li>
<li><a href=#sm_control模块>sm_control模块</a></li>
<li><a href=#验证迁移是否完成>验证迁移是否完成</a></li>
</ol>
</li>
<li><a href=#程序验证>程序验证</a>
<ol>
<li><a href=#编写程序>编写程序</a></li>
<li><a href=#系统验证>系统验证</a></li>
</ol>
</li>
<li><a href=#后记>后记</a></li>
</ol>
</nav>
</div>
</section>
</aside>
</div>
<script src=https://cdn.jsdelivr.net/npm/node-vibrant@3.1.5/dist/vibrant.min.js integrity="sha256-5NovOZc4iwiAWTYIFiIM7DxKUXKWvpVEuMEPLzcm5/g=" crossorigin=anonymous></script><script type=text/javascript src=/ts/main.js defer></script>
<script>(function(){const a=document.createElement('link');a.href="https://fonts.googleapis.com/css2?family=Lato:wght@300;400;700&display=swap",a.type="text/css",a.rel="stylesheet",document.head.appendChild(a)})()</script>
</body>
</html>