// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fft_top_fftStageKernelS2S_7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fftOutData_local2_dout,
        fftOutData_local2_empty_n,
        fftOutData_local2_read,
        fftOutData_local2_num_data_valid,
        fftOutData_local2_fifo_cap,
        fftOutData_local_din,
        fftOutData_local_full_n,
        fftOutData_local_write,
        fftOutData_local_num_data_valid,
        fftOutData_local_fifo_cap
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state7 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] fftOutData_local2_dout;
input   fftOutData_local2_empty_n;
output   fftOutData_local2_read;
input  [3:0] fftOutData_local2_num_data_valid;
input  [3:0] fftOutData_local2_fifo_cap;
output  [63:0] fftOutData_local_din;
input   fftOutData_local_full_n;
output   fftOutData_local_write;
input  [3:0] fftOutData_local_num_data_valid;
input  [3:0] fftOutData_local_fifo_cap;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fftOutData_local2_read;
reg fftOutData_local_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fftOutData_local2_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln151_fu_178_p2;
wire   [0:0] tmp_nbreadreq_fu_108_p3;
reg    fftOutData_local_blk_n;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp0_stage0_grp1;
reg   [0:0] icmp_ln151_reg_715;
reg   [0:0] icmp_ln151_reg_715_pp0_iter2_reg;
reg   [0:0] tmp_reg_719;
reg   [0:0] tmp_reg_719_pp0_iter2_reg;
reg    ap_block_pp0_stage0_subdone_grp1_done_reg;
reg    ap_block_pp0_stage0_subdone_grp1;
reg    ap_block_pp0_stage0_subdone;
reg   [31:0] k_reg_141;
wire   [7:0] f_fu_162_p2;
reg   [7:0] f_reg_710;
wire    ap_CS_fsm_state2;
reg    ap_predicate_op28_read_state3;
reg    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op107_write_state6;
reg    ap_block_state6_pp0_stage0_iter3_grp1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln151_reg_715_pp0_iter1_reg;
reg   [0:0] tmp_reg_719_pp0_iter1_reg;
wire  signed [15:0] p_complexOp1_M_real_fu_191_p1;
reg  signed [15:0] p_complexOp1_M_real_reg_723;
reg  signed [15:0] p_complexOp1_M_imag_reg_729;
reg  signed [15:0] p_complexOp1_M_real_2_reg_735;
reg  signed [15:0] p_complexOp1_M_imag_2_reg_741;
wire   [1:0] trunc_ln177_fu_225_p1;
reg   [1:0] trunc_ln177_reg_747;
wire   [15:0] imagSinVal_fu_271_p3;
reg   [15:0] imagSinVal_reg_753;
reg   [15:0] imagSinVal_reg_753_pp0_iter1_reg;
wire   [31:0] k_6_fu_279_p2;
reg  signed [14:0] trunc_ln_reg_763;
reg    ap_block_pp0_stage0_11001_grp1;
reg  signed [14:0] trunc_ln_reg_763_pp0_iter2_reg;
reg  signed [14:0] trunc_ln95_s_reg_769;
reg  signed [14:0] trunc_ln95_s_reg_769_pp0_iter2_reg;
reg   [14:0] trunc_ln95_3_reg_775;
reg   [14:0] trunc_ln95_4_reg_780;
wire   [15:0] realCosVal_fu_539_p3;
reg   [15:0] realCosVal_reg_785;
reg   [15:0] real1_reg_790;
reg   [15:0] real2_reg_795;
reg   [15:0] imag1_reg_800;
reg   [15:0] imag2_reg_805;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg   [7:0] f_11_reg_129;
reg    ap_block_state1;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln149_fu_704_p2;
reg   [31:0] ap_phi_mux_k_1_phi_fu_155_p4;
wire   [31:0] k_5_fu_184_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_k_1_reg_152;
reg    ap_block_pp0_stage0_01001_grp1;
wire   [30:0] tmp_13_fu_168_p4;
wire   [0:0] icmp_ln111_fu_237_p2;
wire   [0:0] icmp_ln111_2_fu_243_p2;
wire   [0:0] output_saturation_control_imag_fu_249_p2;
wire   [0:0] output_negate_control_imag_fu_229_p3;
wire   [15:0] select_ln123_fu_263_p3;
wire   [15:0] temp_out_sin_fu_255_p3;
wire   [30:0] p_shl5_fu_288_p3;
wire  signed [30:0] sext_ln35_fu_285_p1;
wire   [30:0] sub_ln35_fu_295_p2;
wire   [30:0] p_shl7_fu_314_p3;
wire  signed [30:0] sext_ln40_fu_311_p1;
wire   [30:0] sub_ln40_fu_321_p2;
wire   [30:0] p_shl8_fu_340_p3;
wire  signed [30:0] sext_ln35_5_fu_337_p1;
wire   [30:0] sub_ln35_4_fu_347_p2;
wire   [30:0] p_shl9_fu_366_p3;
wire  signed [30:0] sext_ln40_2_fu_363_p1;
wire   [30:0] sub_ln40_4_fu_373_p2;
wire   [15:0] real1_8_fu_353_p4;
wire   [15:0] real1_7_fu_301_p4;
wire   [15:0] imag2_8_fu_379_p4;
wire   [15:0] imag2_7_fu_327_p4;
wire   [15:0] p_r_M_real_4_fu_389_p2;
wire   [15:0] p_r_M_imag_4_fu_395_p2;
wire   [30:0] sub_ln35_5_fu_421_p2;
wire   [30:0] sub_ln40_5_fu_437_p2;
wire   [15:0] real1_9_fu_427_p4;
wire   [15:0] imag2_9_fu_443_p4;
wire   [15:0] p_r_M_real_6_fu_453_p2;
wire   [15:0] p_r_M_imag_6_fu_459_p2;
wire   [9:0] index_fu_485_p3;
wire   [9:0] index_cos_fu_492_p2;
wire   [0:0] icmp_ln129_fu_506_p2;
wire   [0:0] icmp_ln129_2_fu_512_p2;
wire   [0:0] output_saturation_control_real_fu_517_p2;
wire   [0:0] output_negate_control_real_fu_498_p3;
wire   [15:0] select_ln139_fu_531_p3;
wire   [15:0] temp_out_cos_fu_523_p3;
wire  signed [15:0] mul_ln35_fu_553_p0;
wire  signed [30:0] sext_ln35_8_fu_550_p1;
wire  signed [14:0] mul_ln35_fu_553_p1;
wire  signed [30:0] sext_ln35_7_fu_547_p1;
wire   [30:0] mul_ln35_fu_553_p2;
wire  signed [15:0] mul_ln36_fu_575_p0;
wire  signed [30:0] sext_ln36_2_fu_572_p1;
wire  signed [14:0] mul_ln36_fu_575_p1;
wire  signed [30:0] sext_ln36_fu_569_p1;
wire   [30:0] mul_ln36_fu_575_p2;
wire  signed [15:0] mul_ln39_fu_591_p0;
wire  signed [14:0] mul_ln39_fu_591_p1;
wire   [30:0] mul_ln39_fu_591_p2;
wire  signed [15:0] mul_ln40_fu_607_p0;
wire  signed [14:0] mul_ln40_fu_607_p1;
wire   [30:0] mul_ln40_fu_607_p2;
wire   [29:0] tmp_14_fu_626_p3;
wire  signed [30:0] sext_ln35_9_fu_633_p1;
wire  signed [30:0] sext_ln35_6_fu_623_p1;
wire   [30:0] sub_ln35_6_fu_637_p2;
wire   [29:0] tmp_15_fu_656_p3;
wire  signed [30:0] sext_ln40_3_fu_663_p1;
wire  signed [30:0] sext_ln37_fu_653_p1;
wire   [30:0] sub_ln40_6_fu_667_p2;
wire   [15:0] imag_out_fu_687_p2;
wire   [15:0] real_out_fu_683_p2;
wire   [15:0] imag2_10_fu_673_p4;
wire   [15:0] real1_10_fu_643_p4;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp1_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U148(
    .din0(mul_ln35_fu_553_p0),
    .din1(mul_ln35_fu_553_p1),
    .dout(mul_ln35_fu_553_p2)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U149(
    .din0(mul_ln36_fu_575_p0),
    .din1(mul_ln36_fu_575_p1),
    .dout(mul_ln36_fu_575_p2)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U150(
    .din0(mul_ln39_fu_591_p0),
    .din1(mul_ln39_fu_591_p1),
    .dout(mul_ln39_fu_591_p2)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U151(
    .din0(mul_ln40_fu_607_p0),
    .din1(mul_ln40_fu_607_p1),
    .dout(mul_ln40_fu_607_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp1)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln149_fu_704_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln149_fu_704_p2 == 1'd0))) begin
        f_11_reg_129 <= f_reg_710;
    end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        f_11_reg_129 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_fu_178_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_reg_141 <= k_6_fu_279_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        k_reg_141 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        f_reg_710 <= f_fu_162_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln151_reg_715 <= icmp_ln151_fu_178_p2;
        icmp_ln151_reg_715_pp0_iter1_reg <= icmp_ln151_reg_715;
        imagSinVal_reg_753 <= imagSinVal_fu_271_p3;
        imagSinVal_reg_753_pp0_iter1_reg <= imagSinVal_reg_753;
        p_complexOp1_M_imag_2_reg_741 <= {{fftOutData_local2_dout[63:48]}};
        p_complexOp1_M_imag_reg_729 <= {{fftOutData_local2_dout[31:16]}};
        p_complexOp1_M_real_2_reg_735 <= {{fftOutData_local2_dout[47:32]}};
        p_complexOp1_M_real_reg_723 <= p_complexOp1_M_real_fu_191_p1;
        tmp_reg_719 <= tmp_nbreadreq_fu_108_p3;
        tmp_reg_719_pp0_iter1_reg <= tmp_reg_719;
        trunc_ln177_reg_747 <= trunc_ln177_fu_225_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln151_reg_715_pp0_iter2_reg <= icmp_ln151_reg_715_pp0_iter1_reg;
        tmp_reg_719_pp0_iter2_reg <= tmp_reg_719_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        imag1_reg_800 <= {{mul_ln39_fu_591_p2[30:15]}};
        imag2_reg_805 <= {{mul_ln40_fu_607_p2[30:15]}};
        real1_reg_790 <= {{mul_ln35_fu_553_p2[30:15]}};
        real2_reg_795 <= {{mul_ln36_fu_575_p2[30:15]}};
        trunc_ln95_s_reg_769_pp0_iter2_reg <= trunc_ln95_s_reg_769;
        trunc_ln_reg_763_pp0_iter2_reg <= trunc_ln_reg_763;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        realCosVal_reg_785 <= realCosVal_fu_539_p3;
        trunc_ln95_3_reg_775 <= {{p_r_M_real_6_fu_453_p2[15:1]}};
        trunc_ln95_4_reg_780 <= {{p_r_M_imag_6_fu_459_p2[15:1]}};
        trunc_ln95_s_reg_769 <= {{p_r_M_imag_4_fu_395_p2[15:1]}};
        trunc_ln_reg_763 <= {{p_r_M_real_4_fu_389_p2[15:1]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((icmp_ln151_fu_178_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln149_fu_704_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln151_fu_178_p2 == 1'd1)) begin
        if ((tmp_nbreadreq_fu_108_p3 == 1'd1)) begin
            ap_phi_mux_k_1_phi_fu_155_p4 = k_reg_141;
        end else if ((tmp_nbreadreq_fu_108_p3 == 1'd0)) begin
            ap_phi_mux_k_1_phi_fu_155_p4 = k_5_fu_184_p2;
        end else begin
            ap_phi_mux_k_1_phi_fu_155_p4 = ap_phi_reg_pp0_iter0_k_1_reg_152;
        end
    end else begin
        ap_phi_mux_k_1_phi_fu_155_p4 = ap_phi_reg_pp0_iter0_k_1_reg_152;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln149_fu_704_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_108_p3 == 1'd1) & (icmp_ln151_fu_178_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fftOutData_local2_blk_n = fftOutData_local2_empty_n;
    end else begin
        fftOutData_local2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op28_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fftOutData_local2_read = 1'b1;
    end else begin
        fftOutData_local2_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_719_pp0_iter2_reg == 1'd1) & (icmp_ln151_reg_715_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        fftOutData_local_blk_n = fftOutData_local_full_n;
    end else begin
        fftOutData_local_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_predicate_op107_write_state6 == 1'b1))) begin
        fftOutData_local_write = 1'b1;
    end else begin
        fftOutData_local_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln151_fu_178_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0)) | ((icmp_ln151_fu_178_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln149_fu_704_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state6_pp0_stage0_iter3_grp1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state6_pp0_stage0_iter3_grp1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state6_pp0_stage0_iter3_grp1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state6_pp0_stage0_iter3_grp1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp1 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state6_pp0_stage0_iter3_grp1));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter0 = ((ap_predicate_op28_read_state3 == 1'b1) & (fftOutData_local2_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter3_grp1 = ((fftOutData_local_full_n == 1'b0) & (ap_predicate_op107_write_state6 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_k_1_reg_152 = 'bx;

always @ (*) begin
    ap_predicate_op107_write_state6 = ((tmp_reg_719_pp0_iter2_reg == 1'd1) & (icmp_ln151_reg_715_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op28_read_state3 = ((tmp_nbreadreq_fu_108_p3 == 1'd1) & (icmp_ln151_fu_178_p2 == 1'd1));
end

assign f_fu_162_p2 = (f_11_reg_129 + 8'd1);

assign fftOutData_local_din = {{{{imag_out_fu_687_p2}, {real_out_fu_683_p2}}, {imag2_10_fu_673_p4}}, {real1_10_fu_643_p4}};

assign icmp_ln111_2_fu_243_p2 = ((trunc_ln177_fu_225_p1 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln111_fu_237_p2 = ((trunc_ln177_fu_225_p1 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln129_2_fu_512_p2 = ((trunc_ln177_reg_747 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_506_p2 = ((index_cos_fu_492_p2 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln149_fu_704_p2 = ((f_11_reg_129 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_178_p2 = (($signed(tmp_13_fu_168_p4) < $signed(31'd1)) ? 1'b1 : 1'b0);

assign imag2_10_fu_673_p4 = {{sub_ln40_6_fu_667_p2[30:15]}};

assign imag2_7_fu_327_p4 = {{sub_ln40_fu_321_p2[30:15]}};

assign imag2_8_fu_379_p4 = {{sub_ln40_4_fu_373_p2[30:15]}};

assign imag2_9_fu_443_p4 = {{sub_ln40_5_fu_437_p2[30:15]}};

assign imagSinVal_fu_271_p3 = ((output_negate_control_imag_fu_229_p3[0:0] == 1'b1) ? select_ln123_fu_263_p3 : temp_out_sin_fu_255_p3);

assign imag_out_fu_687_p2 = (imag2_reg_805 + imag1_reg_800);

assign index_cos_fu_492_p2 = ($signed(index_fu_485_p3) + $signed(10'd768));

assign index_fu_485_p3 = {{trunc_ln177_reg_747}, {8'd0}};

assign k_5_fu_184_p2 = ($signed(k_reg_141) + $signed(32'd4294967295));

assign k_6_fu_279_p2 = (ap_phi_mux_k_1_phi_fu_155_p4 + 32'd1);

assign mul_ln35_fu_553_p0 = sext_ln35_8_fu_550_p1;

assign mul_ln35_fu_553_p1 = sext_ln35_7_fu_547_p1;

assign mul_ln36_fu_575_p0 = sext_ln36_2_fu_572_p1;

assign mul_ln36_fu_575_p1 = sext_ln36_fu_569_p1;

assign mul_ln39_fu_591_p0 = sext_ln36_2_fu_572_p1;

assign mul_ln39_fu_591_p1 = sext_ln35_7_fu_547_p1;

assign mul_ln40_fu_607_p0 = sext_ln35_8_fu_550_p1;

assign mul_ln40_fu_607_p1 = sext_ln36_fu_569_p1;

assign output_negate_control_imag_fu_229_p3 = k_reg_141[32'd1];

assign output_negate_control_real_fu_498_p3 = index_cos_fu_492_p2[32'd9];

assign output_saturation_control_imag_fu_249_p2 = (icmp_ln111_fu_237_p2 | icmp_ln111_2_fu_243_p2);

assign output_saturation_control_real_fu_517_p2 = (icmp_ln129_fu_506_p2 | icmp_ln129_2_fu_512_p2);

assign p_complexOp1_M_real_fu_191_p1 = fftOutData_local2_dout[15:0];

assign p_r_M_imag_4_fu_395_p2 = (imag2_8_fu_379_p4 + imag2_7_fu_327_p4);

assign p_r_M_imag_6_fu_459_p2 = (imag2_9_fu_443_p4 + imag2_7_fu_327_p4);

assign p_r_M_real_4_fu_389_p2 = (real1_8_fu_353_p4 + real1_7_fu_301_p4);

assign p_r_M_real_6_fu_453_p2 = (real1_9_fu_427_p4 + real1_7_fu_301_p4);

assign p_shl5_fu_288_p3 = {{p_complexOp1_M_real_reg_723}, {15'd0}};

assign p_shl7_fu_314_p3 = {{p_complexOp1_M_imag_reg_729}, {15'd0}};

assign p_shl8_fu_340_p3 = {{p_complexOp1_M_real_2_reg_735}, {15'd0}};

assign p_shl9_fu_366_p3 = {{p_complexOp1_M_imag_2_reg_741}, {15'd0}};

assign real1_10_fu_643_p4 = {{sub_ln35_6_fu_637_p2[30:15]}};

assign real1_7_fu_301_p4 = {{sub_ln35_fu_295_p2[30:15]}};

assign real1_8_fu_353_p4 = {{sub_ln35_4_fu_347_p2[30:15]}};

assign real1_9_fu_427_p4 = {{sub_ln35_5_fu_421_p2[30:15]}};

assign realCosVal_fu_539_p3 = ((output_negate_control_real_fu_498_p3[0:0] == 1'b1) ? select_ln139_fu_531_p3 : temp_out_cos_fu_523_p3);

assign real_out_fu_683_p2 = (real1_reg_790 - real2_reg_795);

assign select_ln123_fu_263_p3 = ((output_saturation_control_imag_fu_249_p2[0:0] == 1'b1) ? 16'd32767 : 16'd0);

assign select_ln139_fu_531_p3 = ((output_saturation_control_real_fu_517_p2[0:0] == 1'b1) ? 16'd32767 : 16'd0);

assign sext_ln35_5_fu_337_p1 = p_complexOp1_M_real_2_reg_735;

assign sext_ln35_6_fu_623_p1 = trunc_ln_reg_763_pp0_iter2_reg;

assign sext_ln35_7_fu_547_p1 = $signed(trunc_ln95_3_reg_775);

assign sext_ln35_8_fu_550_p1 = $signed(realCosVal_reg_785);

assign sext_ln35_9_fu_633_p1 = $signed(tmp_14_fu_626_p3);

assign sext_ln35_fu_285_p1 = p_complexOp1_M_real_reg_723;

assign sext_ln36_2_fu_572_p1 = $signed(imagSinVal_reg_753_pp0_iter1_reg);

assign sext_ln36_fu_569_p1 = $signed(trunc_ln95_4_reg_780);

assign sext_ln37_fu_653_p1 = trunc_ln95_s_reg_769_pp0_iter2_reg;

assign sext_ln40_2_fu_363_p1 = p_complexOp1_M_imag_2_reg_741;

assign sext_ln40_3_fu_663_p1 = $signed(tmp_15_fu_656_p3);

assign sext_ln40_fu_311_p1 = p_complexOp1_M_imag_reg_729;

assign sub_ln35_4_fu_347_p2 = ($signed(p_shl8_fu_340_p3) - $signed(sext_ln35_5_fu_337_p1));

assign sub_ln35_5_fu_421_p2 = (31'd0 - p_shl8_fu_340_p3);

assign sub_ln35_6_fu_637_p2 = ($signed(sext_ln35_9_fu_633_p1) - $signed(sext_ln35_6_fu_623_p1));

assign sub_ln35_fu_295_p2 = ($signed(p_shl5_fu_288_p3) - $signed(sext_ln35_fu_285_p1));

assign sub_ln40_4_fu_373_p2 = ($signed(p_shl9_fu_366_p3) - $signed(sext_ln40_2_fu_363_p1));

assign sub_ln40_5_fu_437_p2 = (31'd0 - p_shl9_fu_366_p3);

assign sub_ln40_6_fu_667_p2 = ($signed(sext_ln40_3_fu_663_p1) - $signed(sext_ln37_fu_653_p1));

assign sub_ln40_fu_321_p2 = ($signed(p_shl7_fu_314_p3) - $signed(sext_ln40_fu_311_p1));

assign temp_out_cos_fu_523_p3 = ((output_saturation_control_real_fu_517_p2[0:0] == 1'b1) ? 16'd32768 : 16'd0);

assign temp_out_sin_fu_255_p3 = ((output_saturation_control_imag_fu_249_p2[0:0] == 1'b1) ? 16'd32768 : 16'd0);

assign tmp_13_fu_168_p4 = {{k_reg_141[31:1]}};

assign tmp_14_fu_626_p3 = {{trunc_ln_reg_763_pp0_iter2_reg}, {15'd0}};

assign tmp_15_fu_656_p3 = {{trunc_ln95_s_reg_769_pp0_iter2_reg}, {15'd0}};

assign tmp_nbreadreq_fu_108_p3 = fftOutData_local2_empty_n;

assign trunc_ln177_fu_225_p1 = k_reg_141[1:0];

endmodule //fft_top_fftStageKernelS2S_7
