

================================================================
== Vitis HLS Report for 'store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'
================================================================
* Date:           Mon Oct 13 17:12:23 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1_VITIS_LOOP_77_2  |        ?|        ?|        10|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 13 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [fmm_hls_greedy_potential.cpp:76]   --->   Operation 14 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln76_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln76"   --->   Operation 16 'read' 'sext_ln76_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%A_dram_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A_dram"   --->   Operation 17 'read' 'A_dram_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bound_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %bound"   --->   Operation 18 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 19 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln76_cast = sext i32 %sext_ln76_read"   --->   Operation 20 'sext' 'sext_ln76_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 65536, void @empty_10, void @empty_14, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.14ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%store_ln76 = store i31 0, i31 %r" [fmm_hls_greedy_potential.cpp:76]   --->   Operation 23 'store' 'store_ln76' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 24 [1/1] (1.14ns)   --->   "%store_ln77 = store i31 0, i31 %c" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 24 'store' 'store_ln77' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%c_1 = load i31 %c" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 26 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i62 %indvar_flatten" [fmm_hls_greedy_potential.cpp:76]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i31 %c_1" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 28 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.91ns)   --->   "%icmp_ln77 = icmp_slt  i32 %zext_ln77, i32 %cols_read" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 29 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.60ns)   --->   "%icmp_ln76 = icmp_eq  i62 %indvar_flatten_load, i62 %bound_read" [fmm_hls_greedy_potential.cpp:76]   --->   Operation 30 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.60ns)   --->   "%add_ln76_1 = add i62 %indvar_flatten_load, i62 1" [fmm_hls_greedy_potential.cpp:76]   --->   Operation 31 'add' 'add_ln76_1' <Predicate = true> <Delay = 2.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc15.i, void %store_matrix_to_dram_safe.exit.exitStub" [fmm_hls_greedy_potential.cpp:76]   --->   Operation 32 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%r_load = load i31 %r" [fmm_hls_greedy_potential.cpp:76]   --->   Operation 33 'load' 'r_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.89ns)   --->   "%add_ln76 = add i31 %r_load, i31 1" [fmm_hls_greedy_potential.cpp:76]   --->   Operation 34 'add' 'add_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.62ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i31 %c_1, i31 0" [fmm_hls_greedy_potential.cpp:76]   --->   Operation 35 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.62ns)   --->   "%select_ln76_1 = select i1 %icmp_ln77, i31 %r_load, i31 %add_ln76" [fmm_hls_greedy_potential.cpp:76]   --->   Operation 36 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i31 %select_ln76_1" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 37 'trunc' 'trunc_ln81' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln81, i8 0" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 38 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln81_1 = trunc i31 %select_ln76_1" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 39 'trunc' 'trunc_ln81_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln81_1, i6 0" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 40 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.02ns)   --->   "%add_ln81_2 = add i35 %p_shl, i35 %p_shl1" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 41 'add' 'add_ln81_2' <Predicate = (!icmp_ln76)> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln81_2 = trunc i35 %add_ln81_2" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 42 'trunc' 'trunc_ln81_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln81_3 = trunc i31 %select_ln76" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 43 'trunc' 'trunc_ln81_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.89ns)   --->   "%add_ln77 = add i31 %select_ln76, i31 1" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 44 'add' 'add_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.14ns)   --->   "%store_ln76 = store i62 %add_ln76_1, i62 %indvar_flatten" [fmm_hls_greedy_potential.cpp:76]   --->   Operation 45 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.14>
ST_2 : Operation 46 [1/1] (1.14ns)   --->   "%store_ln76 = store i31 %select_ln76_1, i31 %r" [fmm_hls_greedy_potential.cpp:76]   --->   Operation 46 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.14>
ST_2 : Operation 47 [1/1] (1.14ns)   --->   "%store_ln77 = store i31 %add_ln77, i31 %c" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 47 'store' 'store_ln77' <Predicate = (!icmp_ln76)> <Delay = 1.14>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.body6.i" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 48 'br' 'br_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.21>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i31 %select_ln76_1" [fmm_hls_greedy_potential.cpp:76]   --->   Operation 49 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (6.21ns)   --->   "%empty = mul i62 %sext_ln76_cast, i62 %zext_ln76" [fmm_hls_greedy_potential.cpp:76]   --->   Operation 50 'mul' 'empty' <Predicate = true> <Delay = 6.21> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.65ns)   --->   "%add_ln81_1 = add i17 %trunc_ln81_2, i17 %trunc_ln81_3" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 51 'add' 'add_ln81_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.25>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_76_1_VITIS_LOOP_77_2_str"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i17 %add_ln81_1" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 53 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln81" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 54 'getelementptr' 'M_e_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i31 %select_ln76" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 55 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:78]   --->   Operation 56 'specpipeline' 'specpipeline_ln78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (2.60ns)   --->   "%add_ln79 = add i62 %empty, i62 %zext_ln77_1" [fmm_hls_greedy_potential.cpp:79]   --->   Operation 57 'add' 'add_ln79' <Predicate = true> <Delay = 2.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i62.i32.i32, i62 %add_ln79, i32 16, i32 31" [fmm_hls_greedy_potential.cpp:80]   --->   Operation 58 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.63ns)   --->   "%icmp_ln80 = icmp_eq  i16 %tmp, i16 0" [fmm_hls_greedy_potential.cpp:80]   --->   Operation 59 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.inc.i, void %if.then.i" [fmm_hls_greedy_potential.cpp:80]   --->   Operation 60 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (2.41ns)   --->   "%M_e_load = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 61 'load' 'M_e_load' <Predicate = (icmp_ln80)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln79, i2 0" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.64ns)   --->   "%add_ln81 = add i64 %shl_ln, i64 %A_dram_read" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 63 'add' 'add_ln81' <Predicate = (icmp_ln80)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln81, i32 2, i32 63" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 64 'partselect' 'trunc_ln1' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i62 %trunc_ln1" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 65 'sext' 'sext_ln81' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln81" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 66 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 67 [1/2] ( I:2.41ns O:2.41ns )   --->   "%M_e_load = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 67 'load' 'M_e_load' <Predicate = (icmp_ln80)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 68 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 68 'writereq' 'gmem_addr_req' <Predicate = (icmp_ln80)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 69 [1/1] (7.30ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %M_e_load, i4 15" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 69 'write' 'write_ln81' <Predicate = (icmp_ln80)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 70 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 70 'writeresp' 'gmem_addr_resp' <Predicate = (icmp_ln80)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 71 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 71 'writeresp' 'gmem_addr_resp' <Predicate = (icmp_ln80)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 72 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 72 'writeresp' 'gmem_addr_resp' <Predicate = (icmp_ln80)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 73 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 73 'writeresp' 'gmem_addr_resp' <Predicate = (icmp_ln80)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 76 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln76)> <Delay = 1.14>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 74 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 74 'writeresp' 'gmem_addr_resp' <Predicate = (icmp_ln80)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.inc.i" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 75 'br' 'br_ln82' <Predicate = (icmp_ln80)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.146ns
The critical path consists of the following:
	'alloca' operation 62 bit ('indvar_flatten') [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [16]  (1.146 ns)

 <State 2>: 5.582ns
The critical path consists of the following:
	'load' operation 31 bit ('c', fmm_hls_greedy_potential.cpp:77) on local variable 'c', fmm_hls_greedy_potential.cpp:77 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln77', fmm_hls_greedy_potential.cpp:77) [24]  (1.916 ns)
	'select' operation 31 bit ('select_ln76', fmm_hls_greedy_potential.cpp:76) [32]  (0.621 ns)
	'add' operation 31 bit ('add_ln77', fmm_hls_greedy_potential.cpp:77) [64]  (1.898 ns)
	'store' operation 0 bit ('store_ln77', fmm_hls_greedy_potential.cpp:77) of variable 'add_ln77', fmm_hls_greedy_potential.cpp:77 on local variable 'c', fmm_hls_greedy_potential.cpp:77 [67]  (1.146 ns)

 <State 3>: 6.210ns
The critical path consists of the following:
	'mul' operation 62 bit ('empty', fmm_hls_greedy_potential.cpp:76) [41]  (6.210 ns)

 <State 4>: 5.257ns
The critical path consists of the following:
	'add' operation 62 bit ('add_ln79', fmm_hls_greedy_potential.cpp:79) [48]  (2.608 ns)
	'add' operation 64 bit ('add_ln81', fmm_hls_greedy_potential.cpp:81) [55]  (2.649 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_addr_req', fmm_hls_greedy_potential.cpp:81) on port 'gmem' (fmm_hls_greedy_potential.cpp:81) [59]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln81', fmm_hls_greedy_potential.cpp:81) on port 'gmem' (fmm_hls_greedy_potential.cpp:81) [60]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fmm_hls_greedy_potential.cpp:81) on port 'gmem' (fmm_hls_greedy_potential.cpp:81) [61]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fmm_hls_greedy_potential.cpp:81) on port 'gmem' (fmm_hls_greedy_potential.cpp:81) [61]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fmm_hls_greedy_potential.cpp:81) on port 'gmem' (fmm_hls_greedy_potential.cpp:81) [61]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fmm_hls_greedy_potential.cpp:81) on port 'gmem' (fmm_hls_greedy_potential.cpp:81) [61]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', fmm_hls_greedy_potential.cpp:81) on port 'gmem' (fmm_hls_greedy_potential.cpp:81) [61]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
